-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

-- DATE "12/01/2020 19:53:10"

-- 
-- Device: Altera 5CEBA4F23C7 Package FBGA484
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	clock : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(6 DOWNTO 0);
	HEX5 : OUT std_logic_vector(6 DOWNTO 0);
	saida_PC : OUT std_logic_vector(31 DOWNTO 0);
	saida : OUT std_logic_vector(31 DOWNTO 0);
	inA : OUT std_logic_vector(31 DOWNTO 0);
	inB : OUT std_logic_vector(31 DOWNTO 0);
	inB_inv : OUT std_logic_vector(31 DOWNTO 0);
	saidaMegaMux : OUT std_logic_vector(31 DOWNTO 0);
	habEscritaReg : OUT std_logic;
	end_A : OUT std_logic_vector(4 DOWNTO 0);
	end_B : OUT std_logic_vector(4 DOWNTO 0);
	end_C : OUT std_logic_vector(4 DOWNTO 0)
	);
END TopLevel;

ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_clock : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX5 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_saida_PC : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saida : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inA : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inB : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_inB_inv : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_saidaMegaMux : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_habEscritaReg : std_logic;
SIGNAL ww_end_A : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_end_B : std_logic_vector(4 DOWNTO 0);
SIGNAL ww_end_C : std_logic_vector(4 DOWNTO 0);
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \LEDR[0]~output_o\ : std_logic;
SIGNAL \LEDR[1]~output_o\ : std_logic;
SIGNAL \LEDR[2]~output_o\ : std_logic;
SIGNAL \LEDR[3]~output_o\ : std_logic;
SIGNAL \LEDR[4]~output_o\ : std_logic;
SIGNAL \LEDR[5]~output_o\ : std_logic;
SIGNAL \LEDR[6]~output_o\ : std_logic;
SIGNAL \LEDR[7]~output_o\ : std_logic;
SIGNAL \LEDR[8]~output_o\ : std_logic;
SIGNAL \LEDR[9]~output_o\ : std_logic;
SIGNAL \HEX0[0]~output_o\ : std_logic;
SIGNAL \HEX0[1]~output_o\ : std_logic;
SIGNAL \HEX0[2]~output_o\ : std_logic;
SIGNAL \HEX0[3]~output_o\ : std_logic;
SIGNAL \HEX0[4]~output_o\ : std_logic;
SIGNAL \HEX0[5]~output_o\ : std_logic;
SIGNAL \HEX0[6]~output_o\ : std_logic;
SIGNAL \HEX1[0]~output_o\ : std_logic;
SIGNAL \HEX1[1]~output_o\ : std_logic;
SIGNAL \HEX1[2]~output_o\ : std_logic;
SIGNAL \HEX1[3]~output_o\ : std_logic;
SIGNAL \HEX1[4]~output_o\ : std_logic;
SIGNAL \HEX1[5]~output_o\ : std_logic;
SIGNAL \HEX1[6]~output_o\ : std_logic;
SIGNAL \HEX2[0]~output_o\ : std_logic;
SIGNAL \HEX2[1]~output_o\ : std_logic;
SIGNAL \HEX2[2]~output_o\ : std_logic;
SIGNAL \HEX2[3]~output_o\ : std_logic;
SIGNAL \HEX2[4]~output_o\ : std_logic;
SIGNAL \HEX2[5]~output_o\ : std_logic;
SIGNAL \HEX2[6]~output_o\ : std_logic;
SIGNAL \HEX3[0]~output_o\ : std_logic;
SIGNAL \HEX3[1]~output_o\ : std_logic;
SIGNAL \HEX3[2]~output_o\ : std_logic;
SIGNAL \HEX3[3]~output_o\ : std_logic;
SIGNAL \HEX3[4]~output_o\ : std_logic;
SIGNAL \HEX3[5]~output_o\ : std_logic;
SIGNAL \HEX3[6]~output_o\ : std_logic;
SIGNAL \HEX4[0]~output_o\ : std_logic;
SIGNAL \HEX4[1]~output_o\ : std_logic;
SIGNAL \HEX4[2]~output_o\ : std_logic;
SIGNAL \HEX4[3]~output_o\ : std_logic;
SIGNAL \HEX4[4]~output_o\ : std_logic;
SIGNAL \HEX4[5]~output_o\ : std_logic;
SIGNAL \HEX4[6]~output_o\ : std_logic;
SIGNAL \HEX5[0]~output_o\ : std_logic;
SIGNAL \HEX5[1]~output_o\ : std_logic;
SIGNAL \HEX5[2]~output_o\ : std_logic;
SIGNAL \HEX5[3]~output_o\ : std_logic;
SIGNAL \HEX5[4]~output_o\ : std_logic;
SIGNAL \HEX5[5]~output_o\ : std_logic;
SIGNAL \HEX5[6]~output_o\ : std_logic;
SIGNAL \saida_PC[0]~output_o\ : std_logic;
SIGNAL \saida_PC[1]~output_o\ : std_logic;
SIGNAL \saida_PC[2]~output_o\ : std_logic;
SIGNAL \saida_PC[3]~output_o\ : std_logic;
SIGNAL \saida_PC[4]~output_o\ : std_logic;
SIGNAL \saida_PC[5]~output_o\ : std_logic;
SIGNAL \saida_PC[6]~output_o\ : std_logic;
SIGNAL \saida_PC[7]~output_o\ : std_logic;
SIGNAL \saida_PC[8]~output_o\ : std_logic;
SIGNAL \saida_PC[9]~output_o\ : std_logic;
SIGNAL \saida_PC[10]~output_o\ : std_logic;
SIGNAL \saida_PC[11]~output_o\ : std_logic;
SIGNAL \saida_PC[12]~output_o\ : std_logic;
SIGNAL \saida_PC[13]~output_o\ : std_logic;
SIGNAL \saida_PC[14]~output_o\ : std_logic;
SIGNAL \saida_PC[15]~output_o\ : std_logic;
SIGNAL \saida_PC[16]~output_o\ : std_logic;
SIGNAL \saida_PC[17]~output_o\ : std_logic;
SIGNAL \saida_PC[18]~output_o\ : std_logic;
SIGNAL \saida_PC[19]~output_o\ : std_logic;
SIGNAL \saida_PC[20]~output_o\ : std_logic;
SIGNAL \saida_PC[21]~output_o\ : std_logic;
SIGNAL \saida_PC[22]~output_o\ : std_logic;
SIGNAL \saida_PC[23]~output_o\ : std_logic;
SIGNAL \saida_PC[24]~output_o\ : std_logic;
SIGNAL \saida_PC[25]~output_o\ : std_logic;
SIGNAL \saida_PC[26]~output_o\ : std_logic;
SIGNAL \saida_PC[27]~output_o\ : std_logic;
SIGNAL \saida_PC[28]~output_o\ : std_logic;
SIGNAL \saida_PC[29]~output_o\ : std_logic;
SIGNAL \saida_PC[30]~output_o\ : std_logic;
SIGNAL \saida_PC[31]~output_o\ : std_logic;
SIGNAL \saida[0]~output_o\ : std_logic;
SIGNAL \saida[1]~output_o\ : std_logic;
SIGNAL \saida[2]~output_o\ : std_logic;
SIGNAL \saida[3]~output_o\ : std_logic;
SIGNAL \saida[4]~output_o\ : std_logic;
SIGNAL \saida[5]~output_o\ : std_logic;
SIGNAL \saida[6]~output_o\ : std_logic;
SIGNAL \saida[7]~output_o\ : std_logic;
SIGNAL \saida[8]~output_o\ : std_logic;
SIGNAL \saida[9]~output_o\ : std_logic;
SIGNAL \saida[10]~output_o\ : std_logic;
SIGNAL \saida[11]~output_o\ : std_logic;
SIGNAL \saida[12]~output_o\ : std_logic;
SIGNAL \saida[13]~output_o\ : std_logic;
SIGNAL \saida[14]~output_o\ : std_logic;
SIGNAL \saida[15]~output_o\ : std_logic;
SIGNAL \saida[16]~output_o\ : std_logic;
SIGNAL \saida[17]~output_o\ : std_logic;
SIGNAL \saida[18]~output_o\ : std_logic;
SIGNAL \saida[19]~output_o\ : std_logic;
SIGNAL \saida[20]~output_o\ : std_logic;
SIGNAL \saida[21]~output_o\ : std_logic;
SIGNAL \saida[22]~output_o\ : std_logic;
SIGNAL \saida[23]~output_o\ : std_logic;
SIGNAL \saida[24]~output_o\ : std_logic;
SIGNAL \saida[25]~output_o\ : std_logic;
SIGNAL \saida[26]~output_o\ : std_logic;
SIGNAL \saida[27]~output_o\ : std_logic;
SIGNAL \saida[28]~output_o\ : std_logic;
SIGNAL \saida[29]~output_o\ : std_logic;
SIGNAL \saida[30]~output_o\ : std_logic;
SIGNAL \saida[31]~output_o\ : std_logic;
SIGNAL \inA[0]~output_o\ : std_logic;
SIGNAL \inA[1]~output_o\ : std_logic;
SIGNAL \inA[2]~output_o\ : std_logic;
SIGNAL \inA[3]~output_o\ : std_logic;
SIGNAL \inA[4]~output_o\ : std_logic;
SIGNAL \inA[5]~output_o\ : std_logic;
SIGNAL \inA[6]~output_o\ : std_logic;
SIGNAL \inA[7]~output_o\ : std_logic;
SIGNAL \inA[8]~output_o\ : std_logic;
SIGNAL \inA[9]~output_o\ : std_logic;
SIGNAL \inA[10]~output_o\ : std_logic;
SIGNAL \inA[11]~output_o\ : std_logic;
SIGNAL \inA[12]~output_o\ : std_logic;
SIGNAL \inA[13]~output_o\ : std_logic;
SIGNAL \inA[14]~output_o\ : std_logic;
SIGNAL \inA[15]~output_o\ : std_logic;
SIGNAL \inA[16]~output_o\ : std_logic;
SIGNAL \inA[17]~output_o\ : std_logic;
SIGNAL \inA[18]~output_o\ : std_logic;
SIGNAL \inA[19]~output_o\ : std_logic;
SIGNAL \inA[20]~output_o\ : std_logic;
SIGNAL \inA[21]~output_o\ : std_logic;
SIGNAL \inA[22]~output_o\ : std_logic;
SIGNAL \inA[23]~output_o\ : std_logic;
SIGNAL \inA[24]~output_o\ : std_logic;
SIGNAL \inA[25]~output_o\ : std_logic;
SIGNAL \inA[26]~output_o\ : std_logic;
SIGNAL \inA[27]~output_o\ : std_logic;
SIGNAL \inA[28]~output_o\ : std_logic;
SIGNAL \inA[29]~output_o\ : std_logic;
SIGNAL \inA[30]~output_o\ : std_logic;
SIGNAL \inA[31]~output_o\ : std_logic;
SIGNAL \inB[0]~output_o\ : std_logic;
SIGNAL \inB[1]~output_o\ : std_logic;
SIGNAL \inB[2]~output_o\ : std_logic;
SIGNAL \inB[3]~output_o\ : std_logic;
SIGNAL \inB[4]~output_o\ : std_logic;
SIGNAL \inB[5]~output_o\ : std_logic;
SIGNAL \inB[6]~output_o\ : std_logic;
SIGNAL \inB[7]~output_o\ : std_logic;
SIGNAL \inB[8]~output_o\ : std_logic;
SIGNAL \inB[9]~output_o\ : std_logic;
SIGNAL \inB[10]~output_o\ : std_logic;
SIGNAL \inB[11]~output_o\ : std_logic;
SIGNAL \inB[12]~output_o\ : std_logic;
SIGNAL \inB[13]~output_o\ : std_logic;
SIGNAL \inB[14]~output_o\ : std_logic;
SIGNAL \inB[15]~output_o\ : std_logic;
SIGNAL \inB[16]~output_o\ : std_logic;
SIGNAL \inB[17]~output_o\ : std_logic;
SIGNAL \inB[18]~output_o\ : std_logic;
SIGNAL \inB[19]~output_o\ : std_logic;
SIGNAL \inB[20]~output_o\ : std_logic;
SIGNAL \inB[21]~output_o\ : std_logic;
SIGNAL \inB[22]~output_o\ : std_logic;
SIGNAL \inB[23]~output_o\ : std_logic;
SIGNAL \inB[24]~output_o\ : std_logic;
SIGNAL \inB[25]~output_o\ : std_logic;
SIGNAL \inB[26]~output_o\ : std_logic;
SIGNAL \inB[27]~output_o\ : std_logic;
SIGNAL \inB[28]~output_o\ : std_logic;
SIGNAL \inB[29]~output_o\ : std_logic;
SIGNAL \inB[30]~output_o\ : std_logic;
SIGNAL \inB[31]~output_o\ : std_logic;
SIGNAL \inB_inv[0]~output_o\ : std_logic;
SIGNAL \inB_inv[1]~output_o\ : std_logic;
SIGNAL \inB_inv[2]~output_o\ : std_logic;
SIGNAL \inB_inv[3]~output_o\ : std_logic;
SIGNAL \inB_inv[4]~output_o\ : std_logic;
SIGNAL \inB_inv[5]~output_o\ : std_logic;
SIGNAL \inB_inv[6]~output_o\ : std_logic;
SIGNAL \inB_inv[7]~output_o\ : std_logic;
SIGNAL \inB_inv[8]~output_o\ : std_logic;
SIGNAL \inB_inv[9]~output_o\ : std_logic;
SIGNAL \inB_inv[10]~output_o\ : std_logic;
SIGNAL \inB_inv[11]~output_o\ : std_logic;
SIGNAL \inB_inv[12]~output_o\ : std_logic;
SIGNAL \inB_inv[13]~output_o\ : std_logic;
SIGNAL \inB_inv[14]~output_o\ : std_logic;
SIGNAL \inB_inv[15]~output_o\ : std_logic;
SIGNAL \inB_inv[16]~output_o\ : std_logic;
SIGNAL \inB_inv[17]~output_o\ : std_logic;
SIGNAL \inB_inv[18]~output_o\ : std_logic;
SIGNAL \inB_inv[19]~output_o\ : std_logic;
SIGNAL \inB_inv[20]~output_o\ : std_logic;
SIGNAL \inB_inv[21]~output_o\ : std_logic;
SIGNAL \inB_inv[22]~output_o\ : std_logic;
SIGNAL \inB_inv[23]~output_o\ : std_logic;
SIGNAL \inB_inv[24]~output_o\ : std_logic;
SIGNAL \inB_inv[25]~output_o\ : std_logic;
SIGNAL \inB_inv[26]~output_o\ : std_logic;
SIGNAL \inB_inv[27]~output_o\ : std_logic;
SIGNAL \inB_inv[28]~output_o\ : std_logic;
SIGNAL \inB_inv[29]~output_o\ : std_logic;
SIGNAL \inB_inv[30]~output_o\ : std_logic;
SIGNAL \inB_inv[31]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[0]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[1]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[2]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[3]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[4]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[5]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[6]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[7]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[8]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[9]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[10]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[11]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[12]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[13]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[14]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[15]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[16]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[17]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[18]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[19]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[20]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[21]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[22]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[23]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[24]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[25]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[26]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[27]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[28]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[29]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[30]~output_o\ : std_logic;
SIGNAL \saidaMegaMux[31]~output_o\ : std_logic;
SIGNAL \habEscritaReg~output_o\ : std_logic;
SIGNAL \end_A[0]~output_o\ : std_logic;
SIGNAL \end_A[1]~output_o\ : std_logic;
SIGNAL \end_A[2]~output_o\ : std_logic;
SIGNAL \end_A[3]~output_o\ : std_logic;
SIGNAL \end_A[4]~output_o\ : std_logic;
SIGNAL \end_B[0]~output_o\ : std_logic;
SIGNAL \end_B[1]~output_o\ : std_logic;
SIGNAL \end_B[2]~output_o\ : std_logic;
SIGNAL \end_B[3]~output_o\ : std_logic;
SIGNAL \end_B[4]~output_o\ : std_logic;
SIGNAL \end_C[0]~output_o\ : std_logic;
SIGNAL \end_C[1]~output_o\ : std_logic;
SIGNAL \end_C[2]~output_o\ : std_logic;
SIGNAL \end_C[3]~output_o\ : std_logic;
SIGNAL \end_C[4]~output_o\ : std_logic;
SIGNAL \clock~input_o\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2235_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~26_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~4_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~5_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[9]~0_combout\ : std_logic;
SIGNAL \processador|UC|Equal3~0_combout\ : std_logic;
SIGNAL \processador|UC|Equal3~1_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~24_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[9]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2210_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~25_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2221_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~458_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2222_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~522_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~27_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1601_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2215_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~298_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2212_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2216_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~330_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2217_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~394_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1599_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2220_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~266_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1600_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2211_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~42_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2213_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~74_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2214_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~138_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1598_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[4]~104_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~14_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~20_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~137_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2234_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~393_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~265_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~521_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1597_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1588_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~73_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2233_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~329_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2219_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~201_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~457_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1596_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~41_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~297_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1595_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[3]~108_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~13_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2232_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~456_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~520_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1594_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~296_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~328_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2231_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~392_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1592_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~200_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~264_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1593_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~40_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~72_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~136_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1591_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[2]~112_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~19_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~9_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~6_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~5_combout\ : std_logic;
SIGNAL \processador|UC|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~199_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~263_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~11_combout\ : std_logic;
SIGNAL \processador|FD|Equal3~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~18_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|saida_MUX[2]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~16_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|saida_MUX[4]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~71_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~135_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1547_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2230_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~455_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~519_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2229_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~327_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~391_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~295_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1551_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2223_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2224_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2225_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~711_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2226_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~775_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1555_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2227_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~967_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2228_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1031_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2190_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1559_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~15_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|saida_MUX[3]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1563_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[1]~4_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~4_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~165_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~421_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~293_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~549_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1697_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~69_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~325_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1695_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~101_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~357_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~229_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~485_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1696_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[31]~4_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~10_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[21]~16_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[21]~17_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~996_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1060_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1726_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~740_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~804_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1722_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~548_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~356_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~420_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~324_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1718_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~228_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~292_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~100_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~164_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~68_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1714_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1078_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[30]~99_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~995_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1059_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1742_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~739_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~803_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1738_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~483_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~547_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~355_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~419_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~323_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1734_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~227_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~291_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~99_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~67_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1730_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1094_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[29]~95_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~994_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1058_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1758_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~738_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~802_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1754_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~546_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~354_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~418_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~322_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1750_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~226_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~290_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~98_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~162_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~66_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1746_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1110_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[28]~91_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~993_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1057_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1774_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~737_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~801_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1770_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~481_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~545_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~353_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~417_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~321_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1766_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~225_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~289_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~97_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~65_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1762_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1126_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[27]~87_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~992_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1056_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1790_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~736_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~800_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1786_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~544_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~352_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~416_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~320_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1782_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~224_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~288_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~96_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~160_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~64_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1778_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1142_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[26]~83_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~991_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1055_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1806_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~735_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~799_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1802_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~479_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~543_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~351_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~415_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~319_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1798_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~223_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~287_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~95_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~63_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1794_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1158_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[25]~79_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~990_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1054_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1822_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~734_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~798_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1818_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~542_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~350_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~414_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~318_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1814_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~222_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~286_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~94_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~158_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~62_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1810_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1174_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[24]~75_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~989_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1053_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1838_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~733_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~797_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1834_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~477_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~541_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~349_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~413_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~317_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1830_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~221_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~285_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~93_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~61_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1826_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1190_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[23]~71_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~988_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1052_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1854_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~732_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~796_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1850_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1214_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~540_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~348_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~412_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~316_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1846_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1210_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~220_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~284_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~92_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~156_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~60_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1842_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1206_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[22]~67_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~987_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1051_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1870_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1234_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~731_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~795_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1866_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1230_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~475_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~539_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~347_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~411_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~315_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1862_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1226_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~219_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~283_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~91_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~59_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1858_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1222_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[21]~63_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~986_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1050_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1886_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1250_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~730_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~794_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1882_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1246_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~538_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~346_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~410_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~314_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1878_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1242_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~218_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~282_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~90_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~154_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~58_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1874_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1238_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[20]~59_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[20]~14_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[20]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~985_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1049_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1902_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1266_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~729_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~793_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1898_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1262_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~473_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~537_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~345_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~409_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~313_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1894_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1258_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~217_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~281_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~89_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~57_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1890_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1254_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[19]~55_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~29_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~30_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[19]~12_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[19]~13_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~984_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1048_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1918_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1282_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~728_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~792_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1914_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1278_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~536_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~344_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~408_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~312_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1910_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1274_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~216_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~280_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~88_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~152_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~56_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1906_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1270_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[18]~51_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~12_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[18]~10_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[18]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~983_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1047_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1934_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1298_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~727_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~791_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1930_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1294_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~471_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~535_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~343_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~407_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~311_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1926_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1290_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~215_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~279_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~87_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~55_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1922_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1286_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[17]~47_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~8_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[17]~8_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[17]~9_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~982_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1046_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1950_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1314_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~726_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~790_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1946_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1310_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~470_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~534_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~342_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~406_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~310_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1942_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1306_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~214_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~278_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~86_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~150_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1938_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1302_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[16]~43_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~6_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[16]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~981_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1045_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1966_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1330_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~725_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~789_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1962_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1326_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~469_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~533_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~341_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~405_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~309_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1958_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1322_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~213_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~277_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~85_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~149_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1954_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1318_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[15]~39_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~980_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1044_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1982_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1346_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~724_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~788_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1978_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1342_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~532_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~340_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~404_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~308_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1974_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1338_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~212_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~276_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~84_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~148_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~52_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1970_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1334_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[14]~35_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~979_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1043_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1998_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1362_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~723_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~787_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1994_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1358_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~467_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~531_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~339_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~403_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~307_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1990_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1354_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~211_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~275_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~83_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~51_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1986_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1350_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[13]~31_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~978_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1042_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2014_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1378_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~722_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~786_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2010_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1374_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~530_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~338_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~402_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~306_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2006_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1370_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~210_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~274_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~82_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~146_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~50_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2002_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1366_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[12]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~977_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1041_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2030_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1394_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~721_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~785_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2026_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1390_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~465_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~529_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~337_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~401_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~305_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2022_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1386_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~209_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~273_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~81_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~49_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2018_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1382_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[11]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~976_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1040_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2046_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1410_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~720_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~784_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2042_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1406_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~528_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~336_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~400_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~304_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2038_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1402_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~208_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~272_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~80_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~144_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~48_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2034_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1398_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[10]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~207_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~271_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~79_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~47_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2050_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1414_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~463_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~527_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~335_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~399_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~303_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2054_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1418_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~719_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~783_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2058_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1422_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~975_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1039_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2062_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1426_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1430_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[9]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~974_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1038_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2078_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1443_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~718_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~782_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1439_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~526_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~334_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~398_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~302_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2070_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1435_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~206_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~270_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~78_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~142_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~46_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2066_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1431_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[8]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~141_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~397_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~269_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~525_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1611_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~45_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~301_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1609_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~77_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~333_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~461_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1610_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[7]~92_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~460_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~524_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1608_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~300_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~332_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~396_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1606_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~268_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1607_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~44_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~76_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~140_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1605_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[6]~96_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~139_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~395_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~267_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~523_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1604_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~43_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~299_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1602_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~75_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~331_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~459_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1603_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[5]~100_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~110\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~106\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~102\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~98\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~125_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|comb~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[8]~9_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~4_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~0_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[0]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~130_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~74_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~131_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~42_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~106_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~2\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~6\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~10\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~14\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~18\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~198_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~262_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~70_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~134_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1564_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~454_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~518_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~326_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~390_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~294_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1568_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~710_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~774_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1572_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~966_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1030_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2206_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1576_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1580_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|UC|Equal0~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~1_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~2_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~3_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~4_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~5_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~6_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[11]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~22\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[15]~0_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[15]~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[8]~10_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~462_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1615_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1613_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1614_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1612_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[8]~88_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~94\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[9]~10_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~75_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~43_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~107_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~26\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[9]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~143_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1618_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1616_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1617_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[9]~84_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~90\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[10]~11_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~76_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~44_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~108_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~30\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[10]~12_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~464_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1622_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1620_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1621_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1619_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[10]~80_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~86\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[11]~12_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~77_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~45_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~109_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~34\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[11]~13_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~145_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1625_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1623_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1624_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[11]~76_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~82\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[12]~13_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~78_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~46_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~110_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~38\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[12]~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~466_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1629_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1627_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1628_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1626_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[12]~72_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~78\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[13]~14_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~79_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~47_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~111_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~42\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[13]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~147_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1632_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1630_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1631_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[13]~68_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~74\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[14]~15_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~80_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~48_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~112_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~46\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[14]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~468_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1636_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1634_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1635_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1633_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[14]~64_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~70\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~81_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~49_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~113_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~50\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[15]~17_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~53_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1637_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1638_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1639_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1640_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[15]~0_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~66\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[16]~17_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~82_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~50_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~114_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~54\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[16]~18_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~54_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1641_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1642_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1643_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1644_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1645_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[16]~1_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~62\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[17]~18_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~83_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~51_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~115_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~58\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[17]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~151_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1648_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1646_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1647_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[17]~60_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~58\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[18]~19_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~84_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~52_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~116_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~62\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[18]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~472_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1652_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1650_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1651_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1649_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[18]~56_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~54\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[19]~20_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~85_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~53_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~117_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~66\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[19]~21_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~153_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1655_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1653_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1654_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[19]~52_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~50\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[20]~21_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~86_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~54_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~118_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~70\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[20]~22_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~474_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1659_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1657_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1658_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1656_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[20]~48_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~46\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[21]~22_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~87_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~55_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~119_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~74\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[21]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~155_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1662_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1660_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1661_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[21]~44_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~42\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~88_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~56_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~120_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[12]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~26_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~78\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[22]~24_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~476_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1666_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1664_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1665_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1663_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[22]~40_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~38\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[23]~24_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~89_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~57_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~121_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~17_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~27_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~82\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[23]~25_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~157_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1669_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1667_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1668_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[23]~36_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~34\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[24]~25_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~90_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~58_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~122_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~28_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~86\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[24]~26_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~478_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1673_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1671_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1672_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1670_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[24]~32_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~30\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[25]~26_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~91_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~59_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~123_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~29_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~90\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[25]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~159_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1676_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1674_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1675_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[25]~28_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~26\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[26]~27_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~92_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~60_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~124_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~30_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~94\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[26]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~480_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1680_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1678_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1679_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1677_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[26]~24_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~22\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[27]~28_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~93_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~61_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~125_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~31_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~98\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[27]~29_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~161_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1683_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1681_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1682_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[27]~20_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~18\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[28]~29_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~94_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~62_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~126_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~8_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~9_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~10_combout\ : std_logic;
SIGNAL \processador|FD|Equal0~11_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~33_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~102\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[28]~30_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~482_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1687_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1685_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1686_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1684_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[28]~16_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~14\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[29]~30_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~95_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~63_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~127_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~35_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~106\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[29]~31_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~163_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1690_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1688_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1689_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[29]~12_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~10\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[30]~31_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~96_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~64_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~128_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~37_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~110\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[30]~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~484_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1694_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1692_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1693_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1691_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[30]~8_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~6\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[31]~32_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~97_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~65_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~129_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~39_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~114\ : std_logic;
SIGNAL \processador|FD|SOMA|Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[31]~33_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~997_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1061_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1710_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~741_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~805_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1706_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1070_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1702_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1066_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1698_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1062_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[31]~103_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|result_slt[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~66_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~34_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~98_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~38_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1581_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1582_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1583_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1584_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1585_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~126\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~121_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaB[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~67_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~35_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~99_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~39_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1586_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1587_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1589_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1590_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~122\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~118\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~114\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[4]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~70_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~38_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~102_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[4]~6_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~202_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1498_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1502_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~714_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~778_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1506_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~970_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1034_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2142_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1510_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1514_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[4]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~21_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~22_combout\ : std_logic;
SIGNAL \processador|FD|saida_ext[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[6]~7_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~72_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~40_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~104_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[6]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~204_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1464_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1468_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~716_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~780_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1472_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~972_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1036_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2110_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1476_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1480_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[6]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ULActrl[2]~4_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[7]~8_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~73_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~41_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~105_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[7]~9_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~205_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1447_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1451_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~717_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~781_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1455_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~973_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1037_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2094_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1459_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1463_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[7]~6_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \processador|UC|palavraControle[8]~5_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[5]~6_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~71_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~39_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~103_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[5]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~203_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1481_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1485_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~715_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~779_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1489_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~971_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1035_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2126_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1493_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1497_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[5]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final~33_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[3]~4_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~69_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~37_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~101_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[3]~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~969_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1033_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2158_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1527_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~713_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~777_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1523_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1519_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1515_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[3]~11_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|memROM~0_combout\ : std_logic;
SIGNAL \processador|FD|Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|saidaULA_final[2]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~68_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~36_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ram~100_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~968_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1032_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2174_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1543_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~712_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~776_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1539_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1535_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~2162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|registrador~1531_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[2]~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|saidaA[0]~5_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~129_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~130\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~133_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~134\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~137_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~138\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~141_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~142\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~145_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~146\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~149_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~150\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~153_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~154\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~157_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~158\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~161_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~162\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~165_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~166\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~169_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~170\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~173_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~174\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~177_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~178\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~181_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~182\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~185_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~186\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~189_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~190\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~193_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~194\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~197_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~198\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~201_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~202\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~205_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~206\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~209_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~210\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~213_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~214\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~217_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~218\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~221_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~222\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~225_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~226\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~229_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~230\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~233_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~234\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~237_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~238\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~241_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~242\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~245_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~246\ : std_logic;
SIGNAL \processador|FD|soma1inv|Add0~249_sumout\ : std_logic;
SIGNAL \processador|UC|palavraControle\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \processador|FD|result_slt\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \processador|UC|UC_ULA|Functcrtl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \processador|FD|fetchInstruction|PC|DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \processador|FD|ALT_INV_saidaULA_final~33_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[8]~5_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[9]~4_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~4_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~6_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2224_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2223_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[0]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2212_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2210_combout\ : std_logic;
SIGNAL \processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~4_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~3_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_comb~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1030_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~966_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~774_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~710_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1031_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~967_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~775_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~711_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1032_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~968_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~776_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~712_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1033_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~969_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~777_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~713_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1034_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~970_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~778_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~714_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1035_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~971_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~779_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~715_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1036_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~972_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~780_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~716_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1037_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~973_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~781_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~717_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1038_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~974_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~782_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~718_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1039_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~975_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~783_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~719_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1040_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~976_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~784_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~720_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1041_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~977_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~785_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~721_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1042_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~978_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~786_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~722_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1043_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~979_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~787_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~723_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1044_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~980_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~788_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~724_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1045_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~981_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~789_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~725_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1046_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~982_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~790_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~726_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1047_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~983_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~791_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~727_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1048_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~984_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~792_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~728_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1049_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~985_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~793_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~729_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1050_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~986_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~794_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~730_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1051_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~987_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~795_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~731_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1052_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~988_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~796_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~732_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1053_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~989_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~797_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~733_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1054_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~990_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~798_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~734_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1055_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~991_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~799_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~735_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1056_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~992_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~800_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~736_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1057_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~993_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~801_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~737_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1058_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~994_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~802_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~738_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1059_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~995_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~803_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~739_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1060_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~996_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~804_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~740_q\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1061_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~997_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~805_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~741_q\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[31]~38_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[30]~36_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[29]~34_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[28]~32_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~11_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~10_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~9_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~8_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~7_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[11]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[12]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle\ : std_logic_vector(14 DOWNTO 14);
SIGNAL \processador|FD|memRAM|ALT_INV_ram~129_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~65_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~97_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~128_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~64_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~96_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~127_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~63_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~95_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~126_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~62_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~94_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~125_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~61_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~93_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~124_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~60_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~92_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~123_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~59_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~91_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~122_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~58_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~90_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~121_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~57_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~89_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~120_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~56_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~88_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~119_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~55_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~87_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~118_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~54_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~86_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~117_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~53_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~85_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~116_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~52_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~84_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~115_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~51_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~83_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~114_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~50_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~82_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~113_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~49_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~81_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~112_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~48_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~80_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~111_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~47_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~79_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~110_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~46_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~78_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~109_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~45_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~77_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~108_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~44_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~76_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~107_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~43_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~75_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~106_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~42_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~74_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~105_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~41_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~73_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~104_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~40_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~72_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~103_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~39_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~71_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[4]~6_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~102_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~38_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~70_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[3]~5_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~101_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~37_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~69_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[2]~4_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~100_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~36_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~68_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~99_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~35_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~67_q\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_palavraControle[9]~0_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~98_combout\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~34_q\ : std_logic;
SIGNAL \processador|FD|memRAM|ALT_INV_ram~66_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_result_slt\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1697_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~549_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~293_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~421_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~165_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1696_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~485_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~229_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~357_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~101_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1695_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~325_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~69_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1694_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~548_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~484_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1693_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~292_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~228_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1692_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~420_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~356_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~324_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1691_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~164_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~100_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~68_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1690_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~547_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~291_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~419_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~163_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1689_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~483_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~227_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~355_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~99_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1688_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~323_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~67_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1687_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~546_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~482_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1686_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~290_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~226_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1685_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~418_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~354_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~322_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1684_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~162_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~98_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~66_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1683_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~545_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~289_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~417_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~161_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1682_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~481_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~225_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~353_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~97_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1681_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~321_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~65_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1680_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~544_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~480_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1679_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~288_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~224_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1678_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~416_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~352_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~320_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1677_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~160_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~96_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~64_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1676_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~543_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~287_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~415_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~159_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1675_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~479_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~223_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~351_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~95_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1674_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~319_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~63_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1673_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~542_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~478_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1672_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~286_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~222_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1671_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~414_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~350_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~318_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1670_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~158_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~94_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~62_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1669_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~541_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~285_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~413_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~157_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1668_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~477_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~221_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~349_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~93_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1667_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~317_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~61_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1666_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~540_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~476_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1665_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~284_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~220_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1664_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~412_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~348_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~316_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1663_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~156_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~92_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~60_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1662_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~539_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~283_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~411_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~155_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1661_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~475_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~219_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~347_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~91_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1660_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~315_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~59_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[21]~17_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[21]~16_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[20]~15_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[20]~14_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1659_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~538_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~474_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1658_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~282_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~218_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1657_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~410_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~346_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~314_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1656_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~154_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~90_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~58_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[19]~13_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[19]~12_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1655_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~537_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~281_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~409_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~153_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1654_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~473_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~217_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~345_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~89_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1653_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~313_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~57_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[18]~11_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[18]~10_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1652_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~536_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~472_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1651_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~280_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~216_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1650_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~408_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~344_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~312_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1649_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~152_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~88_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~56_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[17]~9_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[17]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1648_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~535_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~279_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~407_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~151_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1647_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~471_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~215_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~343_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~87_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1646_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~311_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~55_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[16]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[16]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1645_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1644_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~534_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~470_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1643_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~278_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~214_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1642_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~406_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~342_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~310_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1641_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~150_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~86_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~54_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[15]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1640_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1639_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~533_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~277_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~405_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~149_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1638_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~469_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~213_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~341_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~85_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1637_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~309_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~53_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1636_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~532_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~468_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1635_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~276_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~212_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1634_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~404_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~340_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~308_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1633_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~148_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~84_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~52_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1632_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~531_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~275_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~403_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~147_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1631_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~467_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~211_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~339_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~83_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1630_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~307_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~51_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1629_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~530_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~466_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1628_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~274_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~210_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1627_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~402_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~338_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~306_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1626_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~146_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~82_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~50_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1625_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~529_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~273_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~401_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~145_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1624_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~465_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~209_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~337_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~81_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1623_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~305_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~49_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1622_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~528_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~464_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1621_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~272_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~208_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1620_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~400_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~336_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~304_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1619_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~144_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~80_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~48_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1618_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~527_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~271_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~399_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~143_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1617_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~463_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~207_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~335_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~79_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1616_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~303_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~47_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1615_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~526_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~462_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1614_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~270_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~206_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1613_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~398_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~334_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~302_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1612_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~142_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~78_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~46_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1611_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~525_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~269_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~397_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~141_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1610_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~461_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~205_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~333_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~77_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1609_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~301_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~45_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1608_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~524_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~460_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1607_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~268_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~204_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1606_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~396_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~332_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~300_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1605_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~140_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~76_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~44_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[6]~6_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1604_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~523_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~267_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~395_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~139_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1603_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~459_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~203_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~331_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~75_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1602_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~299_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~43_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[5]~5_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[4]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1601_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~522_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~458_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1600_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~266_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~202_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1599_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~394_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~330_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~298_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1598_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~138_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~74_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~42_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[3]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1597_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~521_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~265_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~393_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~137_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1596_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~457_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~201_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~329_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~73_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1595_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~297_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~41_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[2]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1594_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~520_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~456_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1593_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~264_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~200_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1592_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~392_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~328_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~296_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1591_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~136_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~72_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~40_q\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1590_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1589_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~519_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~263_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~391_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~135_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1588_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1587_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~455_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~199_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~327_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~71_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1586_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~295_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~39_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[1]~1_combout\ : std_logic;
SIGNAL \processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1585_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1584_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~518_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~454_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1583_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~262_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~198_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1582_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~390_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~326_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~294_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1581_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~134_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~70_q\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~38_q\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saida_ext[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[31]~32_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[30]~31_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[29]~30_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[28]~29_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[27]~28_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[26]~27_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[25]~26_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[24]~25_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[23]~24_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[22]~23_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[21]~22_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[20]~21_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[19]~20_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[18]~19_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[17]~18_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[16]~17_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[15]~16_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[14]~15_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[13]~14_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[12]~13_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[11]~12_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[10]~11_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[9]~10_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[8]~9_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[7]~8_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[6]~7_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[5]~6_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[4]~5_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1126_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1110_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1094_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1078_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1070_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1066_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1062_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1431_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1426_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1422_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1418_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1414_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1410_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1406_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1402_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1398_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1394_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1390_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1386_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1382_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1378_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1374_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1370_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1366_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1362_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1358_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1354_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1350_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1346_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1342_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1338_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1334_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1330_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1326_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1322_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1318_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1314_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1310_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1306_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1302_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1298_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1294_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1290_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1286_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1282_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1278_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1274_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1270_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1266_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1262_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1258_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1254_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1250_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1246_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1242_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1238_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1234_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1230_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1226_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1222_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1218_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1214_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1210_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1206_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1190_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1174_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1158_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1142_combout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1576_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1572_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1568_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1564_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1559_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1555_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1551_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1547_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1543_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1539_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1535_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1531_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1527_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1523_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1519_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1515_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1510_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1506_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1502_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1498_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1493_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1489_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1485_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1481_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1476_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1472_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1468_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1464_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1459_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1455_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1451_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1447_combout\ : std_logic;
SIGNAL \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1443_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1439_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1435_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1706_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1702_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1698_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~85_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~81_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~77_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~73_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~69_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~65_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \processador|FD|SOMA|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2106_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2102_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2098_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2094_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2090_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2086_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2082_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2078_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2074_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2070_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2066_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2062_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2058_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2054_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2050_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2046_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2042_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2038_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2034_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2030_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2026_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2022_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2018_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2014_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2010_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2006_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2002_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1998_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1994_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1990_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1986_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1982_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1978_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1974_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1970_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1966_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1962_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1958_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1954_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1950_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1946_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1942_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1938_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1934_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1930_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1926_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1922_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1918_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1914_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1910_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1906_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1902_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1898_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1894_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1890_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1886_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1882_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1878_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1874_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1870_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1866_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1862_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1858_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1854_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1850_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1846_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1842_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1838_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1834_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1830_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1826_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1822_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1818_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1814_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1810_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1806_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1802_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1798_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1794_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1790_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1786_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1782_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1778_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1774_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1770_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1766_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1762_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1758_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1754_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1750_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1746_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1742_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1738_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1734_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1730_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1726_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1722_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1718_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1714_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1710_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[2]~112_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[3]~108_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[4]~104_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[5]~100_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[6]~96_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[7]~92_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[8]~88_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[9]~84_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[10]~80_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[11]~76_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[12]~72_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[13]~68_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[14]~64_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[17]~60_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[18]~56_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[19]~52_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[20]~48_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[21]~44_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[22]~40_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[23]~36_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[24]~32_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[25]~28_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[26]~24_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[27]~20_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[28]~16_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[29]~12_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[30]~8_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaB[31]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2206_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2202_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2198_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2194_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2190_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2186_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2182_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2178_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2174_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2170_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2166_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2162_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2158_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2154_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2150_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2146_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2142_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2138_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2134_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2130_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2126_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2122_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2118_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2114_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~2110_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[3]~4_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[2]~3_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[1]~2_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit0|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_result_slt[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\ : std_logic;
SIGNAL \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1580_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[1]~4_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1563_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1514_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1497_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1480_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1463_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_registrador~1430_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\ : std_logic;
SIGNAL \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\ : std_logic;
SIGNAL \processador|FD|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\ : std_logic;
SIGNAL \processador|UC|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\ : std_logic;

BEGIN

ww_clock <= clock;
ww_SW <= SW;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
HEX0 <= ww_HEX0;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
HEX5 <= ww_HEX5;
saida_PC <= ww_saida_PC;
saida <= ww_saida;
inA <= ww_inA;
inB <= ww_inB;
inB_inv <= ww_inB_inv;
saidaMegaMux <= ww_saidaMegaMux;
habEscritaReg <= ww_habEscritaReg;
end_A <= ww_end_A;
end_B <= ww_end_B;
end_C <= ww_end_C;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(2) <= NOT \processador|UC|UC_ULA|Functcrtl\(2);
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(1) <= NOT \processador|UC|UC_ULA|Functcrtl\(1);
\processador|UC|UC_ULA|ALT_INV_Functcrtl\(0) <= NOT \processador|UC|UC_ULA|Functcrtl\(0);
\processador|FD|ALT_INV_saidaULA_final~33_combout\ <= NOT \processador|FD|saidaULA_final~33_combout\;
\processador|UC|ALT_INV_palavraControle[8]~5_combout\ <= NOT \processador|UC|palavraControle[8]~5_combout\;
\processador|UC|ALT_INV_palavraControle[9]~4_combout\ <= NOT \processador|UC|palavraControle[9]~4_combout\;
\processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\ <= NOT \processador|FD|mux_R31|saida_MUX[3]~3_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~4_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~4_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~3_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~3_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~2_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~2_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~1_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~6_combout\ <= NOT \processador|UC|UC_ULA|comb~6_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~5_combout\ <= NOT \processador|UC|UC_ULA|comb~5_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2224_combout\ <= NOT \processador|FD|BancoReg|registrador~2224_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2223_combout\ <= NOT \processador|FD|BancoReg|registrador~2223_combout\;
\processador|UC|ALT_INV_palavraControle[0]~3_combout\ <= NOT \processador|UC|palavraControle[0]~3_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[0]~2_combout\ <= NOT \processador|FD|BancoReg|saidaB[0]~2_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2218_combout\ <= NOT \processador|FD|BancoReg|registrador~2218_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2212_combout\ <= NOT \processador|FD|BancoReg|registrador~2212_combout\;
\processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \processador|FD|mux_R31|saida_MUX[0]~2_combout\;
\processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \processador|FD|mux_R31|saida_MUX[1]~1_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2210_combout\ <= NOT \processador|FD|BancoReg|registrador~2210_combout\;
\processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\ <= NOT \processador|FD|mux_R31|saida_MUX[2]~0_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~4_combout\ <= NOT \processador|UC|UC_ULA|comb~4_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~3_combout\ <= NOT \processador|UC|UC_ULA|comb~3_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~2_combout\ <= NOT \processador|UC|UC_ULA|comb~2_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~1_combout\ <= NOT \processador|UC|UC_ULA|comb~1_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~3_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl[2]~3_combout\;
\processador|UC|UC_ULA|ALT_INV_comb~0_combout\ <= NOT \processador|UC|UC_ULA|comb~0_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl[2]~2_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl~1_combout\;
\processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\ <= NOT \processador|UC|UC_ULA|Functcrtl~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1030_q\ <= NOT \processador|FD|BancoReg|registrador~1030_q\;
\processador|FD|BancoReg|ALT_INV_registrador~966_q\ <= NOT \processador|FD|BancoReg|registrador~966_q\;
\processador|FD|BancoReg|ALT_INV_registrador~774_q\ <= NOT \processador|FD|BancoReg|registrador~774_q\;
\processador|FD|BancoReg|ALT_INV_registrador~710_q\ <= NOT \processador|FD|BancoReg|registrador~710_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1031_q\ <= NOT \processador|FD|BancoReg|registrador~1031_q\;
\processador|FD|BancoReg|ALT_INV_registrador~967_q\ <= NOT \processador|FD|BancoReg|registrador~967_q\;
\processador|FD|BancoReg|ALT_INV_registrador~775_q\ <= NOT \processador|FD|BancoReg|registrador~775_q\;
\processador|FD|BancoReg|ALT_INV_registrador~711_q\ <= NOT \processador|FD|BancoReg|registrador~711_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1032_q\ <= NOT \processador|FD|BancoReg|registrador~1032_q\;
\processador|FD|BancoReg|ALT_INV_registrador~968_q\ <= NOT \processador|FD|BancoReg|registrador~968_q\;
\processador|FD|BancoReg|ALT_INV_registrador~776_q\ <= NOT \processador|FD|BancoReg|registrador~776_q\;
\processador|FD|BancoReg|ALT_INV_registrador~712_q\ <= NOT \processador|FD|BancoReg|registrador~712_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1033_q\ <= NOT \processador|FD|BancoReg|registrador~1033_q\;
\processador|FD|BancoReg|ALT_INV_registrador~969_q\ <= NOT \processador|FD|BancoReg|registrador~969_q\;
\processador|FD|BancoReg|ALT_INV_registrador~777_q\ <= NOT \processador|FD|BancoReg|registrador~777_q\;
\processador|FD|BancoReg|ALT_INV_registrador~713_q\ <= NOT \processador|FD|BancoReg|registrador~713_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1034_q\ <= NOT \processador|FD|BancoReg|registrador~1034_q\;
\processador|FD|BancoReg|ALT_INV_registrador~970_q\ <= NOT \processador|FD|BancoReg|registrador~970_q\;
\processador|FD|BancoReg|ALT_INV_registrador~778_q\ <= NOT \processador|FD|BancoReg|registrador~778_q\;
\processador|FD|BancoReg|ALT_INV_registrador~714_q\ <= NOT \processador|FD|BancoReg|registrador~714_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1035_q\ <= NOT \processador|FD|BancoReg|registrador~1035_q\;
\processador|FD|BancoReg|ALT_INV_registrador~971_q\ <= NOT \processador|FD|BancoReg|registrador~971_q\;
\processador|FD|BancoReg|ALT_INV_registrador~779_q\ <= NOT \processador|FD|BancoReg|registrador~779_q\;
\processador|FD|BancoReg|ALT_INV_registrador~715_q\ <= NOT \processador|FD|BancoReg|registrador~715_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1036_q\ <= NOT \processador|FD|BancoReg|registrador~1036_q\;
\processador|FD|BancoReg|ALT_INV_registrador~972_q\ <= NOT \processador|FD|BancoReg|registrador~972_q\;
\processador|FD|BancoReg|ALT_INV_registrador~780_q\ <= NOT \processador|FD|BancoReg|registrador~780_q\;
\processador|FD|BancoReg|ALT_INV_registrador~716_q\ <= NOT \processador|FD|BancoReg|registrador~716_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1037_q\ <= NOT \processador|FD|BancoReg|registrador~1037_q\;
\processador|FD|BancoReg|ALT_INV_registrador~973_q\ <= NOT \processador|FD|BancoReg|registrador~973_q\;
\processador|FD|BancoReg|ALT_INV_registrador~781_q\ <= NOT \processador|FD|BancoReg|registrador~781_q\;
\processador|FD|BancoReg|ALT_INV_registrador~717_q\ <= NOT \processador|FD|BancoReg|registrador~717_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1038_q\ <= NOT \processador|FD|BancoReg|registrador~1038_q\;
\processador|FD|BancoReg|ALT_INV_registrador~974_q\ <= NOT \processador|FD|BancoReg|registrador~974_q\;
\processador|FD|BancoReg|ALT_INV_registrador~782_q\ <= NOT \processador|FD|BancoReg|registrador~782_q\;
\processador|FD|BancoReg|ALT_INV_registrador~718_q\ <= NOT \processador|FD|BancoReg|registrador~718_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1039_q\ <= NOT \processador|FD|BancoReg|registrador~1039_q\;
\processador|FD|BancoReg|ALT_INV_registrador~975_q\ <= NOT \processador|FD|BancoReg|registrador~975_q\;
\processador|FD|BancoReg|ALT_INV_registrador~783_q\ <= NOT \processador|FD|BancoReg|registrador~783_q\;
\processador|FD|BancoReg|ALT_INV_registrador~719_q\ <= NOT \processador|FD|BancoReg|registrador~719_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1040_q\ <= NOT \processador|FD|BancoReg|registrador~1040_q\;
\processador|FD|BancoReg|ALT_INV_registrador~976_q\ <= NOT \processador|FD|BancoReg|registrador~976_q\;
\processador|FD|BancoReg|ALT_INV_registrador~784_q\ <= NOT \processador|FD|BancoReg|registrador~784_q\;
\processador|FD|BancoReg|ALT_INV_registrador~720_q\ <= NOT \processador|FD|BancoReg|registrador~720_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1041_q\ <= NOT \processador|FD|BancoReg|registrador~1041_q\;
\processador|FD|BancoReg|ALT_INV_registrador~977_q\ <= NOT \processador|FD|BancoReg|registrador~977_q\;
\processador|FD|BancoReg|ALT_INV_registrador~785_q\ <= NOT \processador|FD|BancoReg|registrador~785_q\;
\processador|FD|BancoReg|ALT_INV_registrador~721_q\ <= NOT \processador|FD|BancoReg|registrador~721_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1042_q\ <= NOT \processador|FD|BancoReg|registrador~1042_q\;
\processador|FD|BancoReg|ALT_INV_registrador~978_q\ <= NOT \processador|FD|BancoReg|registrador~978_q\;
\processador|FD|BancoReg|ALT_INV_registrador~786_q\ <= NOT \processador|FD|BancoReg|registrador~786_q\;
\processador|FD|BancoReg|ALT_INV_registrador~722_q\ <= NOT \processador|FD|BancoReg|registrador~722_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1043_q\ <= NOT \processador|FD|BancoReg|registrador~1043_q\;
\processador|FD|BancoReg|ALT_INV_registrador~979_q\ <= NOT \processador|FD|BancoReg|registrador~979_q\;
\processador|FD|BancoReg|ALT_INV_registrador~787_q\ <= NOT \processador|FD|BancoReg|registrador~787_q\;
\processador|FD|BancoReg|ALT_INV_registrador~723_q\ <= NOT \processador|FD|BancoReg|registrador~723_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1044_q\ <= NOT \processador|FD|BancoReg|registrador~1044_q\;
\processador|FD|BancoReg|ALT_INV_registrador~980_q\ <= NOT \processador|FD|BancoReg|registrador~980_q\;
\processador|FD|BancoReg|ALT_INV_registrador~788_q\ <= NOT \processador|FD|BancoReg|registrador~788_q\;
\processador|FD|BancoReg|ALT_INV_registrador~724_q\ <= NOT \processador|FD|BancoReg|registrador~724_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1045_q\ <= NOT \processador|FD|BancoReg|registrador~1045_q\;
\processador|FD|BancoReg|ALT_INV_registrador~981_q\ <= NOT \processador|FD|BancoReg|registrador~981_q\;
\processador|FD|BancoReg|ALT_INV_registrador~789_q\ <= NOT \processador|FD|BancoReg|registrador~789_q\;
\processador|FD|BancoReg|ALT_INV_registrador~725_q\ <= NOT \processador|FD|BancoReg|registrador~725_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1046_q\ <= NOT \processador|FD|BancoReg|registrador~1046_q\;
\processador|FD|BancoReg|ALT_INV_registrador~982_q\ <= NOT \processador|FD|BancoReg|registrador~982_q\;
\processador|FD|BancoReg|ALT_INV_registrador~790_q\ <= NOT \processador|FD|BancoReg|registrador~790_q\;
\processador|FD|BancoReg|ALT_INV_registrador~726_q\ <= NOT \processador|FD|BancoReg|registrador~726_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1047_q\ <= NOT \processador|FD|BancoReg|registrador~1047_q\;
\processador|FD|BancoReg|ALT_INV_registrador~983_q\ <= NOT \processador|FD|BancoReg|registrador~983_q\;
\processador|FD|BancoReg|ALT_INV_registrador~791_q\ <= NOT \processador|FD|BancoReg|registrador~791_q\;
\processador|FD|BancoReg|ALT_INV_registrador~727_q\ <= NOT \processador|FD|BancoReg|registrador~727_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1048_q\ <= NOT \processador|FD|BancoReg|registrador~1048_q\;
\processador|FD|BancoReg|ALT_INV_registrador~984_q\ <= NOT \processador|FD|BancoReg|registrador~984_q\;
\processador|FD|BancoReg|ALT_INV_registrador~792_q\ <= NOT \processador|FD|BancoReg|registrador~792_q\;
\processador|FD|BancoReg|ALT_INV_registrador~728_q\ <= NOT \processador|FD|BancoReg|registrador~728_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1049_q\ <= NOT \processador|FD|BancoReg|registrador~1049_q\;
\processador|FD|BancoReg|ALT_INV_registrador~985_q\ <= NOT \processador|FD|BancoReg|registrador~985_q\;
\processador|FD|BancoReg|ALT_INV_registrador~793_q\ <= NOT \processador|FD|BancoReg|registrador~793_q\;
\processador|FD|BancoReg|ALT_INV_registrador~729_q\ <= NOT \processador|FD|BancoReg|registrador~729_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1050_q\ <= NOT \processador|FD|BancoReg|registrador~1050_q\;
\processador|FD|BancoReg|ALT_INV_registrador~986_q\ <= NOT \processador|FD|BancoReg|registrador~986_q\;
\processador|FD|BancoReg|ALT_INV_registrador~794_q\ <= NOT \processador|FD|BancoReg|registrador~794_q\;
\processador|FD|BancoReg|ALT_INV_registrador~730_q\ <= NOT \processador|FD|BancoReg|registrador~730_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1051_q\ <= NOT \processador|FD|BancoReg|registrador~1051_q\;
\processador|FD|BancoReg|ALT_INV_registrador~987_q\ <= NOT \processador|FD|BancoReg|registrador~987_q\;
\processador|FD|BancoReg|ALT_INV_registrador~795_q\ <= NOT \processador|FD|BancoReg|registrador~795_q\;
\processador|FD|BancoReg|ALT_INV_registrador~731_q\ <= NOT \processador|FD|BancoReg|registrador~731_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1052_q\ <= NOT \processador|FD|BancoReg|registrador~1052_q\;
\processador|FD|BancoReg|ALT_INV_registrador~988_q\ <= NOT \processador|FD|BancoReg|registrador~988_q\;
\processador|FD|BancoReg|ALT_INV_registrador~796_q\ <= NOT \processador|FD|BancoReg|registrador~796_q\;
\processador|FD|BancoReg|ALT_INV_registrador~732_q\ <= NOT \processador|FD|BancoReg|registrador~732_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1053_q\ <= NOT \processador|FD|BancoReg|registrador~1053_q\;
\processador|FD|BancoReg|ALT_INV_registrador~989_q\ <= NOT \processador|FD|BancoReg|registrador~989_q\;
\processador|FD|BancoReg|ALT_INV_registrador~797_q\ <= NOT \processador|FD|BancoReg|registrador~797_q\;
\processador|FD|BancoReg|ALT_INV_registrador~733_q\ <= NOT \processador|FD|BancoReg|registrador~733_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1054_q\ <= NOT \processador|FD|BancoReg|registrador~1054_q\;
\processador|FD|BancoReg|ALT_INV_registrador~990_q\ <= NOT \processador|FD|BancoReg|registrador~990_q\;
\processador|FD|BancoReg|ALT_INV_registrador~798_q\ <= NOT \processador|FD|BancoReg|registrador~798_q\;
\processador|FD|BancoReg|ALT_INV_registrador~734_q\ <= NOT \processador|FD|BancoReg|registrador~734_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1055_q\ <= NOT \processador|FD|BancoReg|registrador~1055_q\;
\processador|FD|BancoReg|ALT_INV_registrador~991_q\ <= NOT \processador|FD|BancoReg|registrador~991_q\;
\processador|FD|BancoReg|ALT_INV_registrador~799_q\ <= NOT \processador|FD|BancoReg|registrador~799_q\;
\processador|FD|BancoReg|ALT_INV_registrador~735_q\ <= NOT \processador|FD|BancoReg|registrador~735_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1056_q\ <= NOT \processador|FD|BancoReg|registrador~1056_q\;
\processador|FD|BancoReg|ALT_INV_registrador~992_q\ <= NOT \processador|FD|BancoReg|registrador~992_q\;
\processador|FD|BancoReg|ALT_INV_registrador~800_q\ <= NOT \processador|FD|BancoReg|registrador~800_q\;
\processador|FD|BancoReg|ALT_INV_registrador~736_q\ <= NOT \processador|FD|BancoReg|registrador~736_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1057_q\ <= NOT \processador|FD|BancoReg|registrador~1057_q\;
\processador|FD|BancoReg|ALT_INV_registrador~993_q\ <= NOT \processador|FD|BancoReg|registrador~993_q\;
\processador|FD|BancoReg|ALT_INV_registrador~801_q\ <= NOT \processador|FD|BancoReg|registrador~801_q\;
\processador|FD|BancoReg|ALT_INV_registrador~737_q\ <= NOT \processador|FD|BancoReg|registrador~737_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1058_q\ <= NOT \processador|FD|BancoReg|registrador~1058_q\;
\processador|FD|BancoReg|ALT_INV_registrador~994_q\ <= NOT \processador|FD|BancoReg|registrador~994_q\;
\processador|FD|BancoReg|ALT_INV_registrador~802_q\ <= NOT \processador|FD|BancoReg|registrador~802_q\;
\processador|FD|BancoReg|ALT_INV_registrador~738_q\ <= NOT \processador|FD|BancoReg|registrador~738_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1059_q\ <= NOT \processador|FD|BancoReg|registrador~1059_q\;
\processador|FD|BancoReg|ALT_INV_registrador~995_q\ <= NOT \processador|FD|BancoReg|registrador~995_q\;
\processador|FD|BancoReg|ALT_INV_registrador~803_q\ <= NOT \processador|FD|BancoReg|registrador~803_q\;
\processador|FD|BancoReg|ALT_INV_registrador~739_q\ <= NOT \processador|FD|BancoReg|registrador~739_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1060_q\ <= NOT \processador|FD|BancoReg|registrador~1060_q\;
\processador|FD|BancoReg|ALT_INV_registrador~996_q\ <= NOT \processador|FD|BancoReg|registrador~996_q\;
\processador|FD|BancoReg|ALT_INV_registrador~804_q\ <= NOT \processador|FD|BancoReg|registrador~804_q\;
\processador|FD|BancoReg|ALT_INV_registrador~740_q\ <= NOT \processador|FD|BancoReg|registrador~740_q\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[2]~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1061_q\ <= NOT \processador|FD|BancoReg|registrador~1061_q\;
\processador|FD|BancoReg|ALT_INV_registrador~997_q\ <= NOT \processador|FD|BancoReg|registrador~997_q\;
\processador|FD|BancoReg|ALT_INV_registrador~805_q\ <= NOT \processador|FD|BancoReg|registrador~805_q\;
\processador|FD|BancoReg|ALT_INV_registrador~741_q\ <= NOT \processador|FD|BancoReg|registrador~741_q\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[31]~38_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[30]~36_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[29]~34_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[28]~32_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\;
\processador|FD|ALT_INV_Equal0~11_combout\ <= NOT \processador|FD|Equal0~11_combout\;
\processador|FD|ALT_INV_Equal0~10_combout\ <= NOT \processador|FD|Equal0~10_combout\;
\processador|FD|ALT_INV_Equal0~9_combout\ <= NOT \processador|FD|Equal0~9_combout\;
\processador|FD|ALT_INV_Equal0~8_combout\ <= NOT \processador|FD|Equal0~8_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~25_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~24_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~23_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~22_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\ <= NOT \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\;
\processador|FD|ALT_INV_Equal0~7_combout\ <= NOT \processador|FD|Equal0~7_combout\;
\processador|FD|ALT_INV_Equal0~6_combout\ <= NOT \processador|FD|Equal0~6_combout\;
\processador|FD|ALT_INV_Equal0~5_combout\ <= NOT \processador|FD|Equal0~5_combout\;
\processador|FD|ALT_INV_Equal0~4_combout\ <= NOT \processador|FD|Equal0~4_combout\;
\processador|FD|ALT_INV_Equal0~3_combout\ <= NOT \processador|FD|Equal0~3_combout\;
\processador|FD|ALT_INV_Equal0~2_combout\ <= NOT \processador|FD|Equal0~2_combout\;
\processador|FD|ALT_INV_Equal0~1_combout\ <= NOT \processador|FD|Equal0~1_combout\;
\processador|FD|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|Equal0~0_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\;
\processador|UC|ALT_INV_palavraControle[11]~2_combout\ <= NOT \processador|UC|palavraControle[11]~2_combout\;
\processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\ <= NOT \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\;
\processador|UC|ALT_INV_palavraControle[12]~1_combout\ <= NOT \processador|UC|palavraControle[12]~1_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~0_combout\ <= NOT \processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\;
\processador|UC|ALT_INV_Equal0~1_combout\ <= NOT \processador|UC|Equal0~1_combout\;
\processador|UC|ALT_INV_palavraControle\(14) <= NOT \processador|UC|palavraControle\(14);
\processador|FD|memRAM|ALT_INV_ram~129_combout\ <= NOT \processador|FD|memRAM|ram~129_combout\;
\processador|FD|memRAM|ALT_INV_ram~65_q\ <= NOT \processador|FD|memRAM|ram~65_q\;
\processador|FD|memRAM|ALT_INV_ram~97_q\ <= NOT \processador|FD|memRAM|ram~97_q\;
\processador|FD|memRAM|ALT_INV_ram~128_combout\ <= NOT \processador|FD|memRAM|ram~128_combout\;
\processador|FD|memRAM|ALT_INV_ram~64_q\ <= NOT \processador|FD|memRAM|ram~64_q\;
\processador|FD|memRAM|ALT_INV_ram~96_q\ <= NOT \processador|FD|memRAM|ram~96_q\;
\processador|FD|memRAM|ALT_INV_ram~127_combout\ <= NOT \processador|FD|memRAM|ram~127_combout\;
\processador|FD|memRAM|ALT_INV_ram~63_q\ <= NOT \processador|FD|memRAM|ram~63_q\;
\processador|FD|memRAM|ALT_INV_ram~95_q\ <= NOT \processador|FD|memRAM|ram~95_q\;
\processador|FD|memRAM|ALT_INV_ram~126_combout\ <= NOT \processador|FD|memRAM|ram~126_combout\;
\processador|FD|memRAM|ALT_INV_ram~62_q\ <= NOT \processador|FD|memRAM|ram~62_q\;
\processador|FD|memRAM|ALT_INV_ram~94_q\ <= NOT \processador|FD|memRAM|ram~94_q\;
\processador|FD|memRAM|ALT_INV_ram~125_combout\ <= NOT \processador|FD|memRAM|ram~125_combout\;
\processador|FD|memRAM|ALT_INV_ram~61_q\ <= NOT \processador|FD|memRAM|ram~61_q\;
\processador|FD|memRAM|ALT_INV_ram~93_q\ <= NOT \processador|FD|memRAM|ram~93_q\;
\processador|FD|memRAM|ALT_INV_ram~124_combout\ <= NOT \processador|FD|memRAM|ram~124_combout\;
\processador|FD|memRAM|ALT_INV_ram~60_q\ <= NOT \processador|FD|memRAM|ram~60_q\;
\processador|FD|memRAM|ALT_INV_ram~92_q\ <= NOT \processador|FD|memRAM|ram~92_q\;
\processador|FD|memRAM|ALT_INV_ram~123_combout\ <= NOT \processador|FD|memRAM|ram~123_combout\;
\processador|FD|memRAM|ALT_INV_ram~59_q\ <= NOT \processador|FD|memRAM|ram~59_q\;
\processador|FD|memRAM|ALT_INV_ram~91_q\ <= NOT \processador|FD|memRAM|ram~91_q\;
\processador|FD|memRAM|ALT_INV_ram~122_combout\ <= NOT \processador|FD|memRAM|ram~122_combout\;
\processador|FD|memRAM|ALT_INV_ram~58_q\ <= NOT \processador|FD|memRAM|ram~58_q\;
\processador|FD|memRAM|ALT_INV_ram~90_q\ <= NOT \processador|FD|memRAM|ram~90_q\;
\processador|FD|memRAM|ALT_INV_ram~121_combout\ <= NOT \processador|FD|memRAM|ram~121_combout\;
\processador|FD|memRAM|ALT_INV_ram~57_q\ <= NOT \processador|FD|memRAM|ram~57_q\;
\processador|FD|memRAM|ALT_INV_ram~89_q\ <= NOT \processador|FD|memRAM|ram~89_q\;
\processador|FD|memRAM|ALT_INV_ram~120_combout\ <= NOT \processador|FD|memRAM|ram~120_combout\;
\processador|FD|memRAM|ALT_INV_ram~56_q\ <= NOT \processador|FD|memRAM|ram~56_q\;
\processador|FD|memRAM|ALT_INV_ram~88_q\ <= NOT \processador|FD|memRAM|ram~88_q\;
\processador|FD|memRAM|ALT_INV_ram~119_combout\ <= NOT \processador|FD|memRAM|ram~119_combout\;
\processador|FD|memRAM|ALT_INV_ram~55_q\ <= NOT \processador|FD|memRAM|ram~55_q\;
\processador|FD|memRAM|ALT_INV_ram~87_q\ <= NOT \processador|FD|memRAM|ram~87_q\;
\processador|FD|memRAM|ALT_INV_ram~118_combout\ <= NOT \processador|FD|memRAM|ram~118_combout\;
\processador|FD|memRAM|ALT_INV_ram~54_q\ <= NOT \processador|FD|memRAM|ram~54_q\;
\processador|FD|memRAM|ALT_INV_ram~86_q\ <= NOT \processador|FD|memRAM|ram~86_q\;
\processador|FD|memRAM|ALT_INV_ram~117_combout\ <= NOT \processador|FD|memRAM|ram~117_combout\;
\processador|FD|memRAM|ALT_INV_ram~53_q\ <= NOT \processador|FD|memRAM|ram~53_q\;
\processador|FD|memRAM|ALT_INV_ram~85_q\ <= NOT \processador|FD|memRAM|ram~85_q\;
\processador|FD|memRAM|ALT_INV_ram~116_combout\ <= NOT \processador|FD|memRAM|ram~116_combout\;
\processador|FD|memRAM|ALT_INV_ram~52_q\ <= NOT \processador|FD|memRAM|ram~52_q\;
\processador|FD|memRAM|ALT_INV_ram~84_q\ <= NOT \processador|FD|memRAM|ram~84_q\;
\processador|FD|memRAM|ALT_INV_ram~115_combout\ <= NOT \processador|FD|memRAM|ram~115_combout\;
\processador|FD|memRAM|ALT_INV_ram~51_q\ <= NOT \processador|FD|memRAM|ram~51_q\;
\processador|FD|memRAM|ALT_INV_ram~83_q\ <= NOT \processador|FD|memRAM|ram~83_q\;
\processador|FD|memRAM|ALT_INV_ram~114_combout\ <= NOT \processador|FD|memRAM|ram~114_combout\;
\processador|FD|memRAM|ALT_INV_ram~50_q\ <= NOT \processador|FD|memRAM|ram~50_q\;
\processador|FD|memRAM|ALT_INV_ram~82_q\ <= NOT \processador|FD|memRAM|ram~82_q\;
\processador|FD|memRAM|ALT_INV_ram~113_combout\ <= NOT \processador|FD|memRAM|ram~113_combout\;
\processador|FD|memRAM|ALT_INV_ram~49_q\ <= NOT \processador|FD|memRAM|ram~49_q\;
\processador|FD|memRAM|ALT_INV_ram~81_q\ <= NOT \processador|FD|memRAM|ram~81_q\;
\processador|FD|memRAM|ALT_INV_ram~112_combout\ <= NOT \processador|FD|memRAM|ram~112_combout\;
\processador|FD|memRAM|ALT_INV_ram~48_q\ <= NOT \processador|FD|memRAM|ram~48_q\;
\processador|FD|memRAM|ALT_INV_ram~80_q\ <= NOT \processador|FD|memRAM|ram~80_q\;
\processador|FD|memRAM|ALT_INV_ram~111_combout\ <= NOT \processador|FD|memRAM|ram~111_combout\;
\processador|FD|memRAM|ALT_INV_ram~47_q\ <= NOT \processador|FD|memRAM|ram~47_q\;
\processador|FD|memRAM|ALT_INV_ram~79_q\ <= NOT \processador|FD|memRAM|ram~79_q\;
\processador|FD|memRAM|ALT_INV_ram~110_combout\ <= NOT \processador|FD|memRAM|ram~110_combout\;
\processador|FD|memRAM|ALT_INV_ram~46_q\ <= NOT \processador|FD|memRAM|ram~46_q\;
\processador|FD|memRAM|ALT_INV_ram~78_q\ <= NOT \processador|FD|memRAM|ram~78_q\;
\processador|FD|memRAM|ALT_INV_ram~109_combout\ <= NOT \processador|FD|memRAM|ram~109_combout\;
\processador|FD|memRAM|ALT_INV_ram~45_q\ <= NOT \processador|FD|memRAM|ram~45_q\;
\processador|FD|memRAM|ALT_INV_ram~77_q\ <= NOT \processador|FD|memRAM|ram~77_q\;
\processador|FD|memRAM|ALT_INV_ram~108_combout\ <= NOT \processador|FD|memRAM|ram~108_combout\;
\processador|FD|memRAM|ALT_INV_ram~44_q\ <= NOT \processador|FD|memRAM|ram~44_q\;
\processador|FD|memRAM|ALT_INV_ram~76_q\ <= NOT \processador|FD|memRAM|ram~76_q\;
\processador|FD|memRAM|ALT_INV_ram~107_combout\ <= NOT \processador|FD|memRAM|ram~107_combout\;
\processador|FD|memRAM|ALT_INV_ram~43_q\ <= NOT \processador|FD|memRAM|ram~43_q\;
\processador|FD|memRAM|ALT_INV_ram~75_q\ <= NOT \processador|FD|memRAM|ram~75_q\;
\processador|FD|memRAM|ALT_INV_ram~106_combout\ <= NOT \processador|FD|memRAM|ram~106_combout\;
\processador|FD|memRAM|ALT_INV_ram~42_q\ <= NOT \processador|FD|memRAM|ram~42_q\;
\processador|FD|memRAM|ALT_INV_ram~74_q\ <= NOT \processador|FD|memRAM|ram~74_q\;
\processador|FD|memRAM|ALT_INV_ram~105_combout\ <= NOT \processador|FD|memRAM|ram~105_combout\;
\processador|FD|memRAM|ALT_INV_ram~41_q\ <= NOT \processador|FD|memRAM|ram~41_q\;
\processador|FD|memRAM|ALT_INV_ram~73_q\ <= NOT \processador|FD|memRAM|ram~73_q\;
\processador|FD|memRAM|ALT_INV_ram~104_combout\ <= NOT \processador|FD|memRAM|ram~104_combout\;
\processador|FD|memRAM|ALT_INV_ram~40_q\ <= NOT \processador|FD|memRAM|ram~40_q\;
\processador|FD|memRAM|ALT_INV_ram~72_q\ <= NOT \processador|FD|memRAM|ram~72_q\;
\processador|FD|memRAM|ALT_INV_ram~103_combout\ <= NOT \processador|FD|memRAM|ram~103_combout\;
\processador|FD|memRAM|ALT_INV_ram~39_q\ <= NOT \processador|FD|memRAM|ram~39_q\;
\processador|FD|memRAM|ALT_INV_ram~71_q\ <= NOT \processador|FD|memRAM|ram~71_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[4]~6_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[4]~6_combout\;
\processador|FD|memRAM|ALT_INV_ram~102_combout\ <= NOT \processador|FD|memRAM|ram~102_combout\;
\processador|FD|memRAM|ALT_INV_ram~38_q\ <= NOT \processador|FD|memRAM|ram~38_q\;
\processador|FD|memRAM|ALT_INV_ram~70_q\ <= NOT \processador|FD|memRAM|ram~70_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[3]~5_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[3]~5_combout\;
\processador|FD|memRAM|ALT_INV_ram~101_combout\ <= NOT \processador|FD|memRAM|ram~101_combout\;
\processador|FD|memRAM|ALT_INV_ram~37_q\ <= NOT \processador|FD|memRAM|ram~37_q\;
\processador|FD|memRAM|ALT_INV_ram~69_q\ <= NOT \processador|FD|memRAM|ram~69_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[2]~4_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[2]~4_combout\;
\processador|FD|memRAM|ALT_INV_ram~100_combout\ <= NOT \processador|FD|memRAM|ram~100_combout\;
\processador|FD|memRAM|ALT_INV_ram~36_q\ <= NOT \processador|FD|memRAM|ram~36_q\;
\processador|FD|memRAM|ALT_INV_ram~68_q\ <= NOT \processador|FD|memRAM|ram~68_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[1]~3_combout\;
\processador|FD|memRAM|ALT_INV_ram~99_combout\ <= NOT \processador|FD|memRAM|ram~99_combout\;
\processador|FD|memRAM|ALT_INV_ram~35_q\ <= NOT \processador|FD|memRAM|ram~35_q\;
\processador|FD|memRAM|ALT_INV_ram~67_q\ <= NOT \processador|FD|memRAM|ram~67_q\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[15]~1_combout\;
\processador|UC|ALT_INV_Equal3~1_combout\ <= NOT \processador|UC|Equal3~1_combout\;
\processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\ <= NOT \processador|FD|muxULAram|saida_MUX[15]~0_combout\;
\processador|UC|ALT_INV_Equal3~0_combout\ <= NOT \processador|UC|Equal3~0_combout\;
\processador|UC|ALT_INV_palavraControle[9]~0_combout\ <= NOT \processador|UC|palavraControle[9]~0_combout\;
\processador|FD|memRAM|ALT_INV_ram~98_combout\ <= NOT \processador|FD|memRAM|ram~98_combout\;
\processador|FD|memRAM|ALT_INV_ram~34_q\ <= NOT \processador|FD|memRAM|ram~34_q\;
\processador|FD|memRAM|ALT_INV_ram~66_q\ <= NOT \processador|FD|memRAM|ram~66_q\;
\processador|FD|ALT_INV_result_slt\(0) <= NOT \processador|FD|result_slt\(0);
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\;
\processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit30|soma|Add1~0_combout\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add1~1_combout\;
\processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit30|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1697_combout\ <= NOT \processador|FD|BancoReg|registrador~1697_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~549_q\ <= NOT \processador|FD|BancoReg|registrador~549_q\;
\processador|FD|BancoReg|ALT_INV_registrador~293_q\ <= NOT \processador|FD|BancoReg|registrador~293_q\;
\processador|FD|BancoReg|ALT_INV_registrador~421_q\ <= NOT \processador|FD|BancoReg|registrador~421_q\;
\processador|FD|BancoReg|ALT_INV_registrador~165_q\ <= NOT \processador|FD|BancoReg|registrador~165_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1696_combout\ <= NOT \processador|FD|BancoReg|registrador~1696_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~485_q\ <= NOT \processador|FD|BancoReg|registrador~485_q\;
\processador|FD|BancoReg|ALT_INV_registrador~229_q\ <= NOT \processador|FD|BancoReg|registrador~229_q\;
\processador|FD|BancoReg|ALT_INV_registrador~357_q\ <= NOT \processador|FD|BancoReg|registrador~357_q\;
\processador|FD|BancoReg|ALT_INV_registrador~101_q\ <= NOT \processador|FD|BancoReg|registrador~101_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1695_combout\ <= NOT \processador|FD|BancoReg|registrador~1695_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~325_q\ <= NOT \processador|FD|BancoReg|registrador~325_q\;
\processador|FD|BancoReg|ALT_INV_registrador~69_q\ <= NOT \processador|FD|BancoReg|registrador~69_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1694_combout\ <= NOT \processador|FD|BancoReg|registrador~1694_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~548_q\ <= NOT \processador|FD|BancoReg|registrador~548_q\;
\processador|FD|BancoReg|ALT_INV_registrador~484_q\ <= NOT \processador|FD|BancoReg|registrador~484_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1693_combout\ <= NOT \processador|FD|BancoReg|registrador~1693_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~292_q\ <= NOT \processador|FD|BancoReg|registrador~292_q\;
\processador|FD|BancoReg|ALT_INV_registrador~228_q\ <= NOT \processador|FD|BancoReg|registrador~228_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1692_combout\ <= NOT \processador|FD|BancoReg|registrador~1692_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~420_q\ <= NOT \processador|FD|BancoReg|registrador~420_q\;
\processador|FD|BancoReg|ALT_INV_registrador~356_q\ <= NOT \processador|FD|BancoReg|registrador~356_q\;
\processador|FD|BancoReg|ALT_INV_registrador~324_q\ <= NOT \processador|FD|BancoReg|registrador~324_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1691_combout\ <= NOT \processador|FD|BancoReg|registrador~1691_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~164_q\ <= NOT \processador|FD|BancoReg|registrador~164_q\;
\processador|FD|BancoReg|ALT_INV_registrador~100_q\ <= NOT \processador|FD|BancoReg|registrador~100_q\;
\processador|FD|BancoReg|ALT_INV_registrador~68_q\ <= NOT \processador|FD|BancoReg|registrador~68_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1690_combout\ <= NOT \processador|FD|BancoReg|registrador~1690_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~547_q\ <= NOT \processador|FD|BancoReg|registrador~547_q\;
\processador|FD|BancoReg|ALT_INV_registrador~291_q\ <= NOT \processador|FD|BancoReg|registrador~291_q\;
\processador|FD|BancoReg|ALT_INV_registrador~419_q\ <= NOT \processador|FD|BancoReg|registrador~419_q\;
\processador|FD|BancoReg|ALT_INV_registrador~163_q\ <= NOT \processador|FD|BancoReg|registrador~163_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1689_combout\ <= NOT \processador|FD|BancoReg|registrador~1689_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~483_q\ <= NOT \processador|FD|BancoReg|registrador~483_q\;
\processador|FD|BancoReg|ALT_INV_registrador~227_q\ <= NOT \processador|FD|BancoReg|registrador~227_q\;
\processador|FD|BancoReg|ALT_INV_registrador~355_q\ <= NOT \processador|FD|BancoReg|registrador~355_q\;
\processador|FD|BancoReg|ALT_INV_registrador~99_q\ <= NOT \processador|FD|BancoReg|registrador~99_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1688_combout\ <= NOT \processador|FD|BancoReg|registrador~1688_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~323_q\ <= NOT \processador|FD|BancoReg|registrador~323_q\;
\processador|FD|BancoReg|ALT_INV_registrador~67_q\ <= NOT \processador|FD|BancoReg|registrador~67_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1687_combout\ <= NOT \processador|FD|BancoReg|registrador~1687_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~546_q\ <= NOT \processador|FD|BancoReg|registrador~546_q\;
\processador|FD|BancoReg|ALT_INV_registrador~482_q\ <= NOT \processador|FD|BancoReg|registrador~482_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1686_combout\ <= NOT \processador|FD|BancoReg|registrador~1686_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~290_q\ <= NOT \processador|FD|BancoReg|registrador~290_q\;
\processador|FD|BancoReg|ALT_INV_registrador~226_q\ <= NOT \processador|FD|BancoReg|registrador~226_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1685_combout\ <= NOT \processador|FD|BancoReg|registrador~1685_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~418_q\ <= NOT \processador|FD|BancoReg|registrador~418_q\;
\processador|FD|BancoReg|ALT_INV_registrador~354_q\ <= NOT \processador|FD|BancoReg|registrador~354_q\;
\processador|FD|BancoReg|ALT_INV_registrador~322_q\ <= NOT \processador|FD|BancoReg|registrador~322_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1684_combout\ <= NOT \processador|FD|BancoReg|registrador~1684_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~162_q\ <= NOT \processador|FD|BancoReg|registrador~162_q\;
\processador|FD|BancoReg|ALT_INV_registrador~98_q\ <= NOT \processador|FD|BancoReg|registrador~98_q\;
\processador|FD|BancoReg|ALT_INV_registrador~66_q\ <= NOT \processador|FD|BancoReg|registrador~66_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1683_combout\ <= NOT \processador|FD|BancoReg|registrador~1683_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~545_q\ <= NOT \processador|FD|BancoReg|registrador~545_q\;
\processador|FD|BancoReg|ALT_INV_registrador~289_q\ <= NOT \processador|FD|BancoReg|registrador~289_q\;
\processador|FD|BancoReg|ALT_INV_registrador~417_q\ <= NOT \processador|FD|BancoReg|registrador~417_q\;
\processador|FD|BancoReg|ALT_INV_registrador~161_q\ <= NOT \processador|FD|BancoReg|registrador~161_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1682_combout\ <= NOT \processador|FD|BancoReg|registrador~1682_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~481_q\ <= NOT \processador|FD|BancoReg|registrador~481_q\;
\processador|FD|BancoReg|ALT_INV_registrador~225_q\ <= NOT \processador|FD|BancoReg|registrador~225_q\;
\processador|FD|BancoReg|ALT_INV_registrador~353_q\ <= NOT \processador|FD|BancoReg|registrador~353_q\;
\processador|FD|BancoReg|ALT_INV_registrador~97_q\ <= NOT \processador|FD|BancoReg|registrador~97_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1681_combout\ <= NOT \processador|FD|BancoReg|registrador~1681_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~321_q\ <= NOT \processador|FD|BancoReg|registrador~321_q\;
\processador|FD|BancoReg|ALT_INV_registrador~65_q\ <= NOT \processador|FD|BancoReg|registrador~65_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1680_combout\ <= NOT \processador|FD|BancoReg|registrador~1680_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~544_q\ <= NOT \processador|FD|BancoReg|registrador~544_q\;
\processador|FD|BancoReg|ALT_INV_registrador~480_q\ <= NOT \processador|FD|BancoReg|registrador~480_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1679_combout\ <= NOT \processador|FD|BancoReg|registrador~1679_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~288_q\ <= NOT \processador|FD|BancoReg|registrador~288_q\;
\processador|FD|BancoReg|ALT_INV_registrador~224_q\ <= NOT \processador|FD|BancoReg|registrador~224_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1678_combout\ <= NOT \processador|FD|BancoReg|registrador~1678_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~416_q\ <= NOT \processador|FD|BancoReg|registrador~416_q\;
\processador|FD|BancoReg|ALT_INV_registrador~352_q\ <= NOT \processador|FD|BancoReg|registrador~352_q\;
\processador|FD|BancoReg|ALT_INV_registrador~320_q\ <= NOT \processador|FD|BancoReg|registrador~320_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1677_combout\ <= NOT \processador|FD|BancoReg|registrador~1677_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~160_q\ <= NOT \processador|FD|BancoReg|registrador~160_q\;
\processador|FD|BancoReg|ALT_INV_registrador~96_q\ <= NOT \processador|FD|BancoReg|registrador~96_q\;
\processador|FD|BancoReg|ALT_INV_registrador~64_q\ <= NOT \processador|FD|BancoReg|registrador~64_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1676_combout\ <= NOT \processador|FD|BancoReg|registrador~1676_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~543_q\ <= NOT \processador|FD|BancoReg|registrador~543_q\;
\processador|FD|BancoReg|ALT_INV_registrador~287_q\ <= NOT \processador|FD|BancoReg|registrador~287_q\;
\processador|FD|BancoReg|ALT_INV_registrador~415_q\ <= NOT \processador|FD|BancoReg|registrador~415_q\;
\processador|FD|BancoReg|ALT_INV_registrador~159_q\ <= NOT \processador|FD|BancoReg|registrador~159_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1675_combout\ <= NOT \processador|FD|BancoReg|registrador~1675_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~479_q\ <= NOT \processador|FD|BancoReg|registrador~479_q\;
\processador|FD|BancoReg|ALT_INV_registrador~223_q\ <= NOT \processador|FD|BancoReg|registrador~223_q\;
\processador|FD|BancoReg|ALT_INV_registrador~351_q\ <= NOT \processador|FD|BancoReg|registrador~351_q\;
\processador|FD|BancoReg|ALT_INV_registrador~95_q\ <= NOT \processador|FD|BancoReg|registrador~95_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1674_combout\ <= NOT \processador|FD|BancoReg|registrador~1674_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~319_q\ <= NOT \processador|FD|BancoReg|registrador~319_q\;
\processador|FD|BancoReg|ALT_INV_registrador~63_q\ <= NOT \processador|FD|BancoReg|registrador~63_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1673_combout\ <= NOT \processador|FD|BancoReg|registrador~1673_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~542_q\ <= NOT \processador|FD|BancoReg|registrador~542_q\;
\processador|FD|BancoReg|ALT_INV_registrador~478_q\ <= NOT \processador|FD|BancoReg|registrador~478_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1672_combout\ <= NOT \processador|FD|BancoReg|registrador~1672_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~286_q\ <= NOT \processador|FD|BancoReg|registrador~286_q\;
\processador|FD|BancoReg|ALT_INV_registrador~222_q\ <= NOT \processador|FD|BancoReg|registrador~222_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1671_combout\ <= NOT \processador|FD|BancoReg|registrador~1671_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~414_q\ <= NOT \processador|FD|BancoReg|registrador~414_q\;
\processador|FD|BancoReg|ALT_INV_registrador~350_q\ <= NOT \processador|FD|BancoReg|registrador~350_q\;
\processador|FD|BancoReg|ALT_INV_registrador~318_q\ <= NOT \processador|FD|BancoReg|registrador~318_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1670_combout\ <= NOT \processador|FD|BancoReg|registrador~1670_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~158_q\ <= NOT \processador|FD|BancoReg|registrador~158_q\;
\processador|FD|BancoReg|ALT_INV_registrador~94_q\ <= NOT \processador|FD|BancoReg|registrador~94_q\;
\processador|FD|BancoReg|ALT_INV_registrador~62_q\ <= NOT \processador|FD|BancoReg|registrador~62_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1669_combout\ <= NOT \processador|FD|BancoReg|registrador~1669_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~541_q\ <= NOT \processador|FD|BancoReg|registrador~541_q\;
\processador|FD|BancoReg|ALT_INV_registrador~285_q\ <= NOT \processador|FD|BancoReg|registrador~285_q\;
\processador|FD|BancoReg|ALT_INV_registrador~413_q\ <= NOT \processador|FD|BancoReg|registrador~413_q\;
\processador|FD|BancoReg|ALT_INV_registrador~157_q\ <= NOT \processador|FD|BancoReg|registrador~157_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1668_combout\ <= NOT \processador|FD|BancoReg|registrador~1668_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~477_q\ <= NOT \processador|FD|BancoReg|registrador~477_q\;
\processador|FD|BancoReg|ALT_INV_registrador~221_q\ <= NOT \processador|FD|BancoReg|registrador~221_q\;
\processador|FD|BancoReg|ALT_INV_registrador~349_q\ <= NOT \processador|FD|BancoReg|registrador~349_q\;
\processador|FD|BancoReg|ALT_INV_registrador~93_q\ <= NOT \processador|FD|BancoReg|registrador~93_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1667_combout\ <= NOT \processador|FD|BancoReg|registrador~1667_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~317_q\ <= NOT \processador|FD|BancoReg|registrador~317_q\;
\processador|FD|BancoReg|ALT_INV_registrador~61_q\ <= NOT \processador|FD|BancoReg|registrador~61_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1666_combout\ <= NOT \processador|FD|BancoReg|registrador~1666_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~540_q\ <= NOT \processador|FD|BancoReg|registrador~540_q\;
\processador|FD|BancoReg|ALT_INV_registrador~476_q\ <= NOT \processador|FD|BancoReg|registrador~476_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1665_combout\ <= NOT \processador|FD|BancoReg|registrador~1665_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~284_q\ <= NOT \processador|FD|BancoReg|registrador~284_q\;
\processador|FD|BancoReg|ALT_INV_registrador~220_q\ <= NOT \processador|FD|BancoReg|registrador~220_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1664_combout\ <= NOT \processador|FD|BancoReg|registrador~1664_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~412_q\ <= NOT \processador|FD|BancoReg|registrador~412_q\;
\processador|FD|BancoReg|ALT_INV_registrador~348_q\ <= NOT \processador|FD|BancoReg|registrador~348_q\;
\processador|FD|BancoReg|ALT_INV_registrador~316_q\ <= NOT \processador|FD|BancoReg|registrador~316_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1663_combout\ <= NOT \processador|FD|BancoReg|registrador~1663_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~156_q\ <= NOT \processador|FD|BancoReg|registrador~156_q\;
\processador|FD|BancoReg|ALT_INV_registrador~92_q\ <= NOT \processador|FD|BancoReg|registrador~92_q\;
\processador|FD|BancoReg|ALT_INV_registrador~60_q\ <= NOT \processador|FD|BancoReg|registrador~60_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1662_combout\ <= NOT \processador|FD|BancoReg|registrador~1662_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~539_q\ <= NOT \processador|FD|BancoReg|registrador~539_q\;
\processador|FD|BancoReg|ALT_INV_registrador~283_q\ <= NOT \processador|FD|BancoReg|registrador~283_q\;
\processador|FD|BancoReg|ALT_INV_registrador~411_q\ <= NOT \processador|FD|BancoReg|registrador~411_q\;
\processador|FD|BancoReg|ALT_INV_registrador~155_q\ <= NOT \processador|FD|BancoReg|registrador~155_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1661_combout\ <= NOT \processador|FD|BancoReg|registrador~1661_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~475_q\ <= NOT \processador|FD|BancoReg|registrador~475_q\;
\processador|FD|BancoReg|ALT_INV_registrador~219_q\ <= NOT \processador|FD|BancoReg|registrador~219_q\;
\processador|FD|BancoReg|ALT_INV_registrador~347_q\ <= NOT \processador|FD|BancoReg|registrador~347_q\;
\processador|FD|BancoReg|ALT_INV_registrador~91_q\ <= NOT \processador|FD|BancoReg|registrador~91_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1660_combout\ <= NOT \processador|FD|BancoReg|registrador~1660_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~315_q\ <= NOT \processador|FD|BancoReg|registrador~315_q\;
\processador|FD|BancoReg|ALT_INV_registrador~59_q\ <= NOT \processador|FD|BancoReg|registrador~59_q\;
\processador|FD|ALT_INV_saida_ext[21]~17_combout\ <= NOT \processador|FD|saida_ext[21]~17_combout\;
\processador|FD|ALT_INV_saida_ext[21]~16_combout\ <= NOT \processador|FD|saida_ext[21]~16_combout\;
\processador|FD|ALT_INV_saida_ext[20]~15_combout\ <= NOT \processador|FD|saida_ext[20]~15_combout\;
\processador|FD|ALT_INV_saida_ext[20]~14_combout\ <= NOT \processador|FD|saida_ext[20]~14_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1659_combout\ <= NOT \processador|FD|BancoReg|registrador~1659_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~538_q\ <= NOT \processador|FD|BancoReg|registrador~538_q\;
\processador|FD|BancoReg|ALT_INV_registrador~474_q\ <= NOT \processador|FD|BancoReg|registrador~474_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1658_combout\ <= NOT \processador|FD|BancoReg|registrador~1658_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~282_q\ <= NOT \processador|FD|BancoReg|registrador~282_q\;
\processador|FD|BancoReg|ALT_INV_registrador~218_q\ <= NOT \processador|FD|BancoReg|registrador~218_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1657_combout\ <= NOT \processador|FD|BancoReg|registrador~1657_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~410_q\ <= NOT \processador|FD|BancoReg|registrador~410_q\;
\processador|FD|BancoReg|ALT_INV_registrador~346_q\ <= NOT \processador|FD|BancoReg|registrador~346_q\;
\processador|FD|BancoReg|ALT_INV_registrador~314_q\ <= NOT \processador|FD|BancoReg|registrador~314_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1656_combout\ <= NOT \processador|FD|BancoReg|registrador~1656_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~154_q\ <= NOT \processador|FD|BancoReg|registrador~154_q\;
\processador|FD|BancoReg|ALT_INV_registrador~90_q\ <= NOT \processador|FD|BancoReg|registrador~90_q\;
\processador|FD|BancoReg|ALT_INV_registrador~58_q\ <= NOT \processador|FD|BancoReg|registrador~58_q\;
\processador|FD|ALT_INV_saida_ext[19]~13_combout\ <= NOT \processador|FD|saida_ext[19]~13_combout\;
\processador|FD|ALT_INV_saida_ext[19]~12_combout\ <= NOT \processador|FD|saida_ext[19]~12_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~30_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~29_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1655_combout\ <= NOT \processador|FD|BancoReg|registrador~1655_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~537_q\ <= NOT \processador|FD|BancoReg|registrador~537_q\;
\processador|FD|BancoReg|ALT_INV_registrador~281_q\ <= NOT \processador|FD|BancoReg|registrador~281_q\;
\processador|FD|BancoReg|ALT_INV_registrador~409_q\ <= NOT \processador|FD|BancoReg|registrador~409_q\;
\processador|FD|BancoReg|ALT_INV_registrador~153_q\ <= NOT \processador|FD|BancoReg|registrador~153_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1654_combout\ <= NOT \processador|FD|BancoReg|registrador~1654_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~473_q\ <= NOT \processador|FD|BancoReg|registrador~473_q\;
\processador|FD|BancoReg|ALT_INV_registrador~217_q\ <= NOT \processador|FD|BancoReg|registrador~217_q\;
\processador|FD|BancoReg|ALT_INV_registrador~345_q\ <= NOT \processador|FD|BancoReg|registrador~345_q\;
\processador|FD|BancoReg|ALT_INV_registrador~89_q\ <= NOT \processador|FD|BancoReg|registrador~89_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1653_combout\ <= NOT \processador|FD|BancoReg|registrador~1653_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~313_q\ <= NOT \processador|FD|BancoReg|registrador~313_q\;
\processador|FD|BancoReg|ALT_INV_registrador~57_q\ <= NOT \processador|FD|BancoReg|registrador~57_q\;
\processador|FD|ALT_INV_saida_ext[18]~11_combout\ <= NOT \processador|FD|saida_ext[18]~11_combout\;
\processador|FD|ALT_INV_saida_ext[18]~10_combout\ <= NOT \processador|FD|saida_ext[18]~10_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1652_combout\ <= NOT \processador|FD|BancoReg|registrador~1652_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~536_q\ <= NOT \processador|FD|BancoReg|registrador~536_q\;
\processador|FD|BancoReg|ALT_INV_registrador~472_q\ <= NOT \processador|FD|BancoReg|registrador~472_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1651_combout\ <= NOT \processador|FD|BancoReg|registrador~1651_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~280_q\ <= NOT \processador|FD|BancoReg|registrador~280_q\;
\processador|FD|BancoReg|ALT_INV_registrador~216_q\ <= NOT \processador|FD|BancoReg|registrador~216_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1650_combout\ <= NOT \processador|FD|BancoReg|registrador~1650_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~408_q\ <= NOT \processador|FD|BancoReg|registrador~408_q\;
\processador|FD|BancoReg|ALT_INV_registrador~344_q\ <= NOT \processador|FD|BancoReg|registrador~344_q\;
\processador|FD|BancoReg|ALT_INV_registrador~312_q\ <= NOT \processador|FD|BancoReg|registrador~312_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1649_combout\ <= NOT \processador|FD|BancoReg|registrador~1649_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~152_q\ <= NOT \processador|FD|BancoReg|registrador~152_q\;
\processador|FD|BancoReg|ALT_INV_registrador~88_q\ <= NOT \processador|FD|BancoReg|registrador~88_q\;
\processador|FD|BancoReg|ALT_INV_registrador~56_q\ <= NOT \processador|FD|BancoReg|registrador~56_q\;
\processador|FD|ALT_INV_saida_ext[17]~9_combout\ <= NOT \processador|FD|saida_ext[17]~9_combout\;
\processador|FD|ALT_INV_saida_ext[17]~8_combout\ <= NOT \processador|FD|saida_ext[17]~8_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1648_combout\ <= NOT \processador|FD|BancoReg|registrador~1648_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~535_q\ <= NOT \processador|FD|BancoReg|registrador~535_q\;
\processador|FD|BancoReg|ALT_INV_registrador~279_q\ <= NOT \processador|FD|BancoReg|registrador~279_q\;
\processador|FD|BancoReg|ALT_INV_registrador~407_q\ <= NOT \processador|FD|BancoReg|registrador~407_q\;
\processador|FD|BancoReg|ALT_INV_registrador~151_q\ <= NOT \processador|FD|BancoReg|registrador~151_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1647_combout\ <= NOT \processador|FD|BancoReg|registrador~1647_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~471_q\ <= NOT \processador|FD|BancoReg|registrador~471_q\;
\processador|FD|BancoReg|ALT_INV_registrador~215_q\ <= NOT \processador|FD|BancoReg|registrador~215_q\;
\processador|FD|BancoReg|ALT_INV_registrador~343_q\ <= NOT \processador|FD|BancoReg|registrador~343_q\;
\processador|FD|BancoReg|ALT_INV_registrador~87_q\ <= NOT \processador|FD|BancoReg|registrador~87_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1646_combout\ <= NOT \processador|FD|BancoReg|registrador~1646_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~311_q\ <= NOT \processador|FD|BancoReg|registrador~311_q\;
\processador|FD|BancoReg|ALT_INV_registrador~55_q\ <= NOT \processador|FD|BancoReg|registrador~55_q\;
\processador|FD|ALT_INV_saida_ext[16]~7_combout\ <= NOT \processador|FD|saida_ext[16]~7_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[16]~1_combout\ <= NOT \processador|FD|BancoReg|saidaB[16]~1_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1645_combout\ <= NOT \processador|FD|BancoReg|registrador~1645_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1644_combout\ <= NOT \processador|FD|BancoReg|registrador~1644_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~534_q\ <= NOT \processador|FD|BancoReg|registrador~534_q\;
\processador|FD|BancoReg|ALT_INV_registrador~470_q\ <= NOT \processador|FD|BancoReg|registrador~470_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1643_combout\ <= NOT \processador|FD|BancoReg|registrador~1643_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~278_q\ <= NOT \processador|FD|BancoReg|registrador~278_q\;
\processador|FD|BancoReg|ALT_INV_registrador~214_q\ <= NOT \processador|FD|BancoReg|registrador~214_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1642_combout\ <= NOT \processador|FD|BancoReg|registrador~1642_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~406_q\ <= NOT \processador|FD|BancoReg|registrador~406_q\;
\processador|FD|BancoReg|ALT_INV_registrador~342_q\ <= NOT \processador|FD|BancoReg|registrador~342_q\;
\processador|FD|BancoReg|ALT_INV_registrador~310_q\ <= NOT \processador|FD|BancoReg|registrador~310_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1641_combout\ <= NOT \processador|FD|BancoReg|registrador~1641_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~150_q\ <= NOT \processador|FD|BancoReg|registrador~150_q\;
\processador|FD|BancoReg|ALT_INV_registrador~86_q\ <= NOT \processador|FD|BancoReg|registrador~86_q\;
\processador|FD|BancoReg|ALT_INV_registrador~54_q\ <= NOT \processador|FD|BancoReg|registrador~54_q\;
\processador|FD|BancoReg|ALT_INV_saidaB[15]~0_combout\ <= NOT \processador|FD|BancoReg|saidaB[15]~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1640_combout\ <= NOT \processador|FD|BancoReg|registrador~1640_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1639_combout\ <= NOT \processador|FD|BancoReg|registrador~1639_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~533_q\ <= NOT \processador|FD|BancoReg|registrador~533_q\;
\processador|FD|BancoReg|ALT_INV_registrador~277_q\ <= NOT \processador|FD|BancoReg|registrador~277_q\;
\processador|FD|BancoReg|ALT_INV_registrador~405_q\ <= NOT \processador|FD|BancoReg|registrador~405_q\;
\processador|FD|BancoReg|ALT_INV_registrador~149_q\ <= NOT \processador|FD|BancoReg|registrador~149_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1638_combout\ <= NOT \processador|FD|BancoReg|registrador~1638_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~469_q\ <= NOT \processador|FD|BancoReg|registrador~469_q\;
\processador|FD|BancoReg|ALT_INV_registrador~213_q\ <= NOT \processador|FD|BancoReg|registrador~213_q\;
\processador|FD|BancoReg|ALT_INV_registrador~341_q\ <= NOT \processador|FD|BancoReg|registrador~341_q\;
\processador|FD|BancoReg|ALT_INV_registrador~85_q\ <= NOT \processador|FD|BancoReg|registrador~85_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1637_combout\ <= NOT \processador|FD|BancoReg|registrador~1637_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~309_q\ <= NOT \processador|FD|BancoReg|registrador~309_q\;
\processador|FD|BancoReg|ALT_INV_registrador~53_q\ <= NOT \processador|FD|BancoReg|registrador~53_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1636_combout\ <= NOT \processador|FD|BancoReg|registrador~1636_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~532_q\ <= NOT \processador|FD|BancoReg|registrador~532_q\;
\processador|FD|BancoReg|ALT_INV_registrador~468_q\ <= NOT \processador|FD|BancoReg|registrador~468_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1635_combout\ <= NOT \processador|FD|BancoReg|registrador~1635_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~276_q\ <= NOT \processador|FD|BancoReg|registrador~276_q\;
\processador|FD|BancoReg|ALT_INV_registrador~212_q\ <= NOT \processador|FD|BancoReg|registrador~212_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1634_combout\ <= NOT \processador|FD|BancoReg|registrador~1634_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~404_q\ <= NOT \processador|FD|BancoReg|registrador~404_q\;
\processador|FD|BancoReg|ALT_INV_registrador~340_q\ <= NOT \processador|FD|BancoReg|registrador~340_q\;
\processador|FD|BancoReg|ALT_INV_registrador~308_q\ <= NOT \processador|FD|BancoReg|registrador~308_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1633_combout\ <= NOT \processador|FD|BancoReg|registrador~1633_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~148_q\ <= NOT \processador|FD|BancoReg|registrador~148_q\;
\processador|FD|BancoReg|ALT_INV_registrador~84_q\ <= NOT \processador|FD|BancoReg|registrador~84_q\;
\processador|FD|BancoReg|ALT_INV_registrador~52_q\ <= NOT \processador|FD|BancoReg|registrador~52_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1632_combout\ <= NOT \processador|FD|BancoReg|registrador~1632_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~531_q\ <= NOT \processador|FD|BancoReg|registrador~531_q\;
\processador|FD|BancoReg|ALT_INV_registrador~275_q\ <= NOT \processador|FD|BancoReg|registrador~275_q\;
\processador|FD|BancoReg|ALT_INV_registrador~403_q\ <= NOT \processador|FD|BancoReg|registrador~403_q\;
\processador|FD|BancoReg|ALT_INV_registrador~147_q\ <= NOT \processador|FD|BancoReg|registrador~147_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1631_combout\ <= NOT \processador|FD|BancoReg|registrador~1631_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~467_q\ <= NOT \processador|FD|BancoReg|registrador~467_q\;
\processador|FD|BancoReg|ALT_INV_registrador~211_q\ <= NOT \processador|FD|BancoReg|registrador~211_q\;
\processador|FD|BancoReg|ALT_INV_registrador~339_q\ <= NOT \processador|FD|BancoReg|registrador~339_q\;
\processador|FD|BancoReg|ALT_INV_registrador~83_q\ <= NOT \processador|FD|BancoReg|registrador~83_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1630_combout\ <= NOT \processador|FD|BancoReg|registrador~1630_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~307_q\ <= NOT \processador|FD|BancoReg|registrador~307_q\;
\processador|FD|BancoReg|ALT_INV_registrador~51_q\ <= NOT \processador|FD|BancoReg|registrador~51_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1629_combout\ <= NOT \processador|FD|BancoReg|registrador~1629_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~530_q\ <= NOT \processador|FD|BancoReg|registrador~530_q\;
\processador|FD|BancoReg|ALT_INV_registrador~466_q\ <= NOT \processador|FD|BancoReg|registrador~466_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1628_combout\ <= NOT \processador|FD|BancoReg|registrador~1628_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~274_q\ <= NOT \processador|FD|BancoReg|registrador~274_q\;
\processador|FD|BancoReg|ALT_INV_registrador~210_q\ <= NOT \processador|FD|BancoReg|registrador~210_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1627_combout\ <= NOT \processador|FD|BancoReg|registrador~1627_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~402_q\ <= NOT \processador|FD|BancoReg|registrador~402_q\;
\processador|FD|BancoReg|ALT_INV_registrador~338_q\ <= NOT \processador|FD|BancoReg|registrador~338_q\;
\processador|FD|BancoReg|ALT_INV_registrador~306_q\ <= NOT \processador|FD|BancoReg|registrador~306_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1626_combout\ <= NOT \processador|FD|BancoReg|registrador~1626_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~146_q\ <= NOT \processador|FD|BancoReg|registrador~146_q\;
\processador|FD|BancoReg|ALT_INV_registrador~82_q\ <= NOT \processador|FD|BancoReg|registrador~82_q\;
\processador|FD|BancoReg|ALT_INV_registrador~50_q\ <= NOT \processador|FD|BancoReg|registrador~50_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1625_combout\ <= NOT \processador|FD|BancoReg|registrador~1625_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~529_q\ <= NOT \processador|FD|BancoReg|registrador~529_q\;
\processador|FD|BancoReg|ALT_INV_registrador~273_q\ <= NOT \processador|FD|BancoReg|registrador~273_q\;
\processador|FD|BancoReg|ALT_INV_registrador~401_q\ <= NOT \processador|FD|BancoReg|registrador~401_q\;
\processador|FD|BancoReg|ALT_INV_registrador~145_q\ <= NOT \processador|FD|BancoReg|registrador~145_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1624_combout\ <= NOT \processador|FD|BancoReg|registrador~1624_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~465_q\ <= NOT \processador|FD|BancoReg|registrador~465_q\;
\processador|FD|BancoReg|ALT_INV_registrador~209_q\ <= NOT \processador|FD|BancoReg|registrador~209_q\;
\processador|FD|BancoReg|ALT_INV_registrador~337_q\ <= NOT \processador|FD|BancoReg|registrador~337_q\;
\processador|FD|BancoReg|ALT_INV_registrador~81_q\ <= NOT \processador|FD|BancoReg|registrador~81_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1623_combout\ <= NOT \processador|FD|BancoReg|registrador~1623_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~305_q\ <= NOT \processador|FD|BancoReg|registrador~305_q\;
\processador|FD|BancoReg|ALT_INV_registrador~49_q\ <= NOT \processador|FD|BancoReg|registrador~49_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1622_combout\ <= NOT \processador|FD|BancoReg|registrador~1622_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~528_q\ <= NOT \processador|FD|BancoReg|registrador~528_q\;
\processador|FD|BancoReg|ALT_INV_registrador~464_q\ <= NOT \processador|FD|BancoReg|registrador~464_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1621_combout\ <= NOT \processador|FD|BancoReg|registrador~1621_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~272_q\ <= NOT \processador|FD|BancoReg|registrador~272_q\;
\processador|FD|BancoReg|ALT_INV_registrador~208_q\ <= NOT \processador|FD|BancoReg|registrador~208_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1620_combout\ <= NOT \processador|FD|BancoReg|registrador~1620_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~400_q\ <= NOT \processador|FD|BancoReg|registrador~400_q\;
\processador|FD|BancoReg|ALT_INV_registrador~336_q\ <= NOT \processador|FD|BancoReg|registrador~336_q\;
\processador|FD|BancoReg|ALT_INV_registrador~304_q\ <= NOT \processador|FD|BancoReg|registrador~304_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1619_combout\ <= NOT \processador|FD|BancoReg|registrador~1619_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~144_q\ <= NOT \processador|FD|BancoReg|registrador~144_q\;
\processador|FD|BancoReg|ALT_INV_registrador~80_q\ <= NOT \processador|FD|BancoReg|registrador~80_q\;
\processador|FD|BancoReg|ALT_INV_registrador~48_q\ <= NOT \processador|FD|BancoReg|registrador~48_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1618_combout\ <= NOT \processador|FD|BancoReg|registrador~1618_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~527_q\ <= NOT \processador|FD|BancoReg|registrador~527_q\;
\processador|FD|BancoReg|ALT_INV_registrador~271_q\ <= NOT \processador|FD|BancoReg|registrador~271_q\;
\processador|FD|BancoReg|ALT_INV_registrador~399_q\ <= NOT \processador|FD|BancoReg|registrador~399_q\;
\processador|FD|BancoReg|ALT_INV_registrador~143_q\ <= NOT \processador|FD|BancoReg|registrador~143_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1617_combout\ <= NOT \processador|FD|BancoReg|registrador~1617_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~463_q\ <= NOT \processador|FD|BancoReg|registrador~463_q\;
\processador|FD|BancoReg|ALT_INV_registrador~207_q\ <= NOT \processador|FD|BancoReg|registrador~207_q\;
\processador|FD|BancoReg|ALT_INV_registrador~335_q\ <= NOT \processador|FD|BancoReg|registrador~335_q\;
\processador|FD|BancoReg|ALT_INV_registrador~79_q\ <= NOT \processador|FD|BancoReg|registrador~79_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1616_combout\ <= NOT \processador|FD|BancoReg|registrador~1616_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~303_q\ <= NOT \processador|FD|BancoReg|registrador~303_q\;
\processador|FD|BancoReg|ALT_INV_registrador~47_q\ <= NOT \processador|FD|BancoReg|registrador~47_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1615_combout\ <= NOT \processador|FD|BancoReg|registrador~1615_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~526_q\ <= NOT \processador|FD|BancoReg|registrador~526_q\;
\processador|FD|BancoReg|ALT_INV_registrador~462_q\ <= NOT \processador|FD|BancoReg|registrador~462_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1614_combout\ <= NOT \processador|FD|BancoReg|registrador~1614_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~270_q\ <= NOT \processador|FD|BancoReg|registrador~270_q\;
\processador|FD|BancoReg|ALT_INV_registrador~206_q\ <= NOT \processador|FD|BancoReg|registrador~206_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1613_combout\ <= NOT \processador|FD|BancoReg|registrador~1613_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~398_q\ <= NOT \processador|FD|BancoReg|registrador~398_q\;
\processador|FD|BancoReg|ALT_INV_registrador~334_q\ <= NOT \processador|FD|BancoReg|registrador~334_q\;
\processador|FD|BancoReg|ALT_INV_registrador~302_q\ <= NOT \processador|FD|BancoReg|registrador~302_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1612_combout\ <= NOT \processador|FD|BancoReg|registrador~1612_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~142_q\ <= NOT \processador|FD|BancoReg|registrador~142_q\;
\processador|FD|BancoReg|ALT_INV_registrador~78_q\ <= NOT \processador|FD|BancoReg|registrador~78_q\;
\processador|FD|BancoReg|ALT_INV_registrador~46_q\ <= NOT \processador|FD|BancoReg|registrador~46_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1611_combout\ <= NOT \processador|FD|BancoReg|registrador~1611_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~525_q\ <= NOT \processador|FD|BancoReg|registrador~525_q\;
\processador|FD|BancoReg|ALT_INV_registrador~269_q\ <= NOT \processador|FD|BancoReg|registrador~269_q\;
\processador|FD|BancoReg|ALT_INV_registrador~397_q\ <= NOT \processador|FD|BancoReg|registrador~397_q\;
\processador|FD|BancoReg|ALT_INV_registrador~141_q\ <= NOT \processador|FD|BancoReg|registrador~141_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1610_combout\ <= NOT \processador|FD|BancoReg|registrador~1610_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~461_q\ <= NOT \processador|FD|BancoReg|registrador~461_q\;
\processador|FD|BancoReg|ALT_INV_registrador~205_q\ <= NOT \processador|FD|BancoReg|registrador~205_q\;
\processador|FD|BancoReg|ALT_INV_registrador~333_q\ <= NOT \processador|FD|BancoReg|registrador~333_q\;
\processador|FD|BancoReg|ALT_INV_registrador~77_q\ <= NOT \processador|FD|BancoReg|registrador~77_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1609_combout\ <= NOT \processador|FD|BancoReg|registrador~1609_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~301_q\ <= NOT \processador|FD|BancoReg|registrador~301_q\;
\processador|FD|BancoReg|ALT_INV_registrador~45_q\ <= NOT \processador|FD|BancoReg|registrador~45_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1608_combout\ <= NOT \processador|FD|BancoReg|registrador~1608_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~524_q\ <= NOT \processador|FD|BancoReg|registrador~524_q\;
\processador|FD|BancoReg|ALT_INV_registrador~460_q\ <= NOT \processador|FD|BancoReg|registrador~460_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1607_combout\ <= NOT \processador|FD|BancoReg|registrador~1607_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~268_q\ <= NOT \processador|FD|BancoReg|registrador~268_q\;
\processador|FD|BancoReg|ALT_INV_registrador~204_q\ <= NOT \processador|FD|BancoReg|registrador~204_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1606_combout\ <= NOT \processador|FD|BancoReg|registrador~1606_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~396_q\ <= NOT \processador|FD|BancoReg|registrador~396_q\;
\processador|FD|BancoReg|ALT_INV_registrador~332_q\ <= NOT \processador|FD|BancoReg|registrador~332_q\;
\processador|FD|BancoReg|ALT_INV_registrador~300_q\ <= NOT \processador|FD|BancoReg|registrador~300_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1605_combout\ <= NOT \processador|FD|BancoReg|registrador~1605_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~140_q\ <= NOT \processador|FD|BancoReg|registrador~140_q\;
\processador|FD|BancoReg|ALT_INV_registrador~76_q\ <= NOT \processador|FD|BancoReg|registrador~76_q\;
\processador|FD|BancoReg|ALT_INV_registrador~44_q\ <= NOT \processador|FD|BancoReg|registrador~44_q\;
\processador|FD|ALT_INV_saida_ext[6]~6_combout\ <= NOT \processador|FD|saida_ext[6]~6_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1604_combout\ <= NOT \processador|FD|BancoReg|registrador~1604_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~523_q\ <= NOT \processador|FD|BancoReg|registrador~523_q\;
\processador|FD|BancoReg|ALT_INV_registrador~267_q\ <= NOT \processador|FD|BancoReg|registrador~267_q\;
\processador|FD|BancoReg|ALT_INV_registrador~395_q\ <= NOT \processador|FD|BancoReg|registrador~395_q\;
\processador|FD|BancoReg|ALT_INV_registrador~139_q\ <= NOT \processador|FD|BancoReg|registrador~139_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1603_combout\ <= NOT \processador|FD|BancoReg|registrador~1603_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~459_q\ <= NOT \processador|FD|BancoReg|registrador~459_q\;
\processador|FD|BancoReg|ALT_INV_registrador~203_q\ <= NOT \processador|FD|BancoReg|registrador~203_q\;
\processador|FD|BancoReg|ALT_INV_registrador~331_q\ <= NOT \processador|FD|BancoReg|registrador~331_q\;
\processador|FD|BancoReg|ALT_INV_registrador~75_q\ <= NOT \processador|FD|BancoReg|registrador~75_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1602_combout\ <= NOT \processador|FD|BancoReg|registrador~1602_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~299_q\ <= NOT \processador|FD|BancoReg|registrador~299_q\;
\processador|FD|BancoReg|ALT_INV_registrador~43_q\ <= NOT \processador|FD|BancoReg|registrador~43_q\;
\processador|FD|ALT_INV_saida_ext[5]~5_combout\ <= NOT \processador|FD|saida_ext[5]~5_combout\;
\processador|FD|ALT_INV_saida_ext[4]~4_combout\ <= NOT \processador|FD|saida_ext[4]~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1601_combout\ <= NOT \processador|FD|BancoReg|registrador~1601_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~522_q\ <= NOT \processador|FD|BancoReg|registrador~522_q\;
\processador|FD|BancoReg|ALT_INV_registrador~458_q\ <= NOT \processador|FD|BancoReg|registrador~458_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1600_combout\ <= NOT \processador|FD|BancoReg|registrador~1600_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~266_q\ <= NOT \processador|FD|BancoReg|registrador~266_q\;
\processador|FD|BancoReg|ALT_INV_registrador~202_q\ <= NOT \processador|FD|BancoReg|registrador~202_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1599_combout\ <= NOT \processador|FD|BancoReg|registrador~1599_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~394_q\ <= NOT \processador|FD|BancoReg|registrador~394_q\;
\processador|FD|BancoReg|ALT_INV_registrador~330_q\ <= NOT \processador|FD|BancoReg|registrador~330_q\;
\processador|FD|BancoReg|ALT_INV_registrador~298_q\ <= NOT \processador|FD|BancoReg|registrador~298_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1598_combout\ <= NOT \processador|FD|BancoReg|registrador~1598_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~138_q\ <= NOT \processador|FD|BancoReg|registrador~138_q\;
\processador|FD|BancoReg|ALT_INV_registrador~74_q\ <= NOT \processador|FD|BancoReg|registrador~74_q\;
\processador|FD|BancoReg|ALT_INV_registrador~42_q\ <= NOT \processador|FD|BancoReg|registrador~42_q\;
\processador|FD|ALT_INV_saida_ext[3]~3_combout\ <= NOT \processador|FD|saida_ext[3]~3_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1597_combout\ <= NOT \processador|FD|BancoReg|registrador~1597_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~521_q\ <= NOT \processador|FD|BancoReg|registrador~521_q\;
\processador|FD|BancoReg|ALT_INV_registrador~265_q\ <= NOT \processador|FD|BancoReg|registrador~265_q\;
\processador|FD|BancoReg|ALT_INV_registrador~393_q\ <= NOT \processador|FD|BancoReg|registrador~393_q\;
\processador|FD|BancoReg|ALT_INV_registrador~137_q\ <= NOT \processador|FD|BancoReg|registrador~137_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1596_combout\ <= NOT \processador|FD|BancoReg|registrador~1596_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~457_q\ <= NOT \processador|FD|BancoReg|registrador~457_q\;
\processador|FD|BancoReg|ALT_INV_registrador~201_q\ <= NOT \processador|FD|BancoReg|registrador~201_q\;
\processador|FD|BancoReg|ALT_INV_registrador~329_q\ <= NOT \processador|FD|BancoReg|registrador~329_q\;
\processador|FD|BancoReg|ALT_INV_registrador~73_q\ <= NOT \processador|FD|BancoReg|registrador~73_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1595_combout\ <= NOT \processador|FD|BancoReg|registrador~1595_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~297_q\ <= NOT \processador|FD|BancoReg|registrador~297_q\;
\processador|FD|BancoReg|ALT_INV_registrador~41_q\ <= NOT \processador|FD|BancoReg|registrador~41_q\;
\processador|FD|ALT_INV_saida_ext[2]~2_combout\ <= NOT \processador|FD|saida_ext[2]~2_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1594_combout\ <= NOT \processador|FD|BancoReg|registrador~1594_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~520_q\ <= NOT \processador|FD|BancoReg|registrador~520_q\;
\processador|FD|BancoReg|ALT_INV_registrador~456_q\ <= NOT \processador|FD|BancoReg|registrador~456_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1593_combout\ <= NOT \processador|FD|BancoReg|registrador~1593_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~264_q\ <= NOT \processador|FD|BancoReg|registrador~264_q\;
\processador|FD|BancoReg|ALT_INV_registrador~200_q\ <= NOT \processador|FD|BancoReg|registrador~200_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1592_combout\ <= NOT \processador|FD|BancoReg|registrador~1592_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~392_q\ <= NOT \processador|FD|BancoReg|registrador~392_q\;
\processador|FD|BancoReg|ALT_INV_registrador~328_q\ <= NOT \processador|FD|BancoReg|registrador~328_q\;
\processador|FD|BancoReg|ALT_INV_registrador~296_q\ <= NOT \processador|FD|BancoReg|registrador~296_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1591_combout\ <= NOT \processador|FD|BancoReg|registrador~1591_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~136_q\ <= NOT \processador|FD|BancoReg|registrador~136_q\;
\processador|FD|BancoReg|ALT_INV_registrador~72_q\ <= NOT \processador|FD|BancoReg|registrador~72_q\;
\processador|FD|BancoReg|ALT_INV_registrador~40_q\ <= NOT \processador|FD|BancoReg|registrador~40_q\;
\processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\ <= NOT \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1590_combout\ <= NOT \processador|FD|BancoReg|registrador~1590_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1589_combout\ <= NOT \processador|FD|BancoReg|registrador~1589_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~519_q\ <= NOT \processador|FD|BancoReg|registrador~519_q\;
\processador|FD|BancoReg|ALT_INV_registrador~263_q\ <= NOT \processador|FD|BancoReg|registrador~263_q\;
\processador|FD|BancoReg|ALT_INV_registrador~391_q\ <= NOT \processador|FD|BancoReg|registrador~391_q\;
\processador|FD|BancoReg|ALT_INV_registrador~135_q\ <= NOT \processador|FD|BancoReg|registrador~135_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1588_combout\ <= NOT \processador|FD|BancoReg|registrador~1588_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1587_combout\ <= NOT \processador|FD|BancoReg|registrador~1587_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~455_q\ <= NOT \processador|FD|BancoReg|registrador~455_q\;
\processador|FD|BancoReg|ALT_INV_registrador~199_q\ <= NOT \processador|FD|BancoReg|registrador~199_q\;
\processador|FD|BancoReg|ALT_INV_registrador~327_q\ <= NOT \processador|FD|BancoReg|registrador~327_q\;
\processador|FD|BancoReg|ALT_INV_registrador~71_q\ <= NOT \processador|FD|BancoReg|registrador~71_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1586_combout\ <= NOT \processador|FD|BancoReg|registrador~1586_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~295_q\ <= NOT \processador|FD|BancoReg|registrador~295_q\;
\processador|FD|BancoReg|ALT_INV_registrador~39_q\ <= NOT \processador|FD|BancoReg|registrador~39_q\;
\processador|FD|ALT_INV_saida_ext[1]~1_combout\ <= NOT \processador|FD|saida_ext[1]~1_combout\;
\processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\ <= NOT \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1585_combout\ <= NOT \processador|FD|BancoReg|registrador~1585_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1584_combout\ <= NOT \processador|FD|BancoReg|registrador~1584_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~518_q\ <= NOT \processador|FD|BancoReg|registrador~518_q\;
\processador|FD|BancoReg|ALT_INV_registrador~454_q\ <= NOT \processador|FD|BancoReg|registrador~454_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1583_combout\ <= NOT \processador|FD|BancoReg|registrador~1583_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~262_q\ <= NOT \processador|FD|BancoReg|registrador~262_q\;
\processador|FD|BancoReg|ALT_INV_registrador~198_q\ <= NOT \processador|FD|BancoReg|registrador~198_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1582_combout\ <= NOT \processador|FD|BancoReg|registrador~1582_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~390_q\ <= NOT \processador|FD|BancoReg|registrador~390_q\;
\processador|FD|BancoReg|ALT_INV_registrador~326_q\ <= NOT \processador|FD|BancoReg|registrador~326_q\;
\processador|FD|BancoReg|ALT_INV_registrador~294_q\ <= NOT \processador|FD|BancoReg|registrador~294_q\;
\processador|FD|BancoReg|ALT_INV_registrador~1581_combout\ <= NOT \processador|FD|BancoReg|registrador~1581_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~28_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~27_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~134_q\ <= NOT \processador|FD|BancoReg|registrador~134_q\;
\processador|FD|BancoReg|ALT_INV_registrador~70_q\ <= NOT \processador|FD|BancoReg|registrador~70_q\;
\processador|FD|BancoReg|ALT_INV_registrador~38_q\ <= NOT \processador|FD|BancoReg|registrador~38_q\;
\processador|FD|ALT_INV_saida_ext[0]~0_combout\ <= NOT \processador|FD|saida_ext[0]~0_combout\;
\processador|FD|BancoReg|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|BancoReg|Equal0~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~26_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~25_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~24_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~23_combout\;
\processador|FD|ALT_INV_saidaULA_final[31]~32_combout\ <= NOT \processador|FD|saidaULA_final[31]~32_combout\;
\processador|FD|ALT_INV_saidaULA_final[30]~31_combout\ <= NOT \processador|FD|saidaULA_final[30]~31_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[29]~30_combout\ <= NOT \processador|FD|saidaULA_final[29]~30_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit28|soma|Add1~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[28]~29_combout\ <= NOT \processador|FD|saidaULA_final[28]~29_combout\;
\processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[27]~28_combout\ <= NOT \processador|FD|saidaULA_final[27]~28_combout\;
\processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add1~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[26]~27_combout\ <= NOT \processador|FD|saidaULA_final[26]~27_combout\;
\processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit25|soma|Add1~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[25]~26_combout\ <= NOT \processador|FD|saidaULA_final[25]~26_combout\;
\processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[24]~25_combout\ <= NOT \processador|FD|saidaULA_final[24]~25_combout\;
\processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit23|soma|Add1~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[23]~24_combout\ <= NOT \processador|FD|saidaULA_final[23]~24_combout\;
\processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[22]~23_combout\ <= NOT \processador|FD|saidaULA_final[22]~23_combout\;
\processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add1~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add0~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~22_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~21_combout\;
\processador|FD|ALT_INV_saidaULA_final[21]~22_combout\ <= NOT \processador|FD|saidaULA_final[21]~22_combout\;
\processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit20|soma|Add1~0_combout\;
\processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit20|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[20]~21_combout\ <= NOT \processador|FD|saidaULA_final[20]~21_combout\;
\processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~20_combout\;
\processador|FD|ALT_INV_saidaULA_final[19]~20_combout\ <= NOT \processador|FD|saidaULA_final[19]~20_combout\;
\processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit18|soma|Add1~0_combout\;
\processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add1~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[18]~19_combout\ <= NOT \processador|FD|saidaULA_final[18]~19_combout\;
\processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add1~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~19_combout\;
\processador|FD|ALT_INV_saidaULA_final[17]~18_combout\ <= NOT \processador|FD|saidaULA_final[17]~18_combout\;
\processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[16]~17_combout\ <= NOT \processador|FD|saidaULA_final[16]~17_combout\;
\processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit15|soma|Add1~0_combout\;
\processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit15|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[15]~16_combout\ <= NOT \processador|FD|saidaULA_final[15]~16_combout\;
\processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[14]~15_combout\ <= NOT \processador|FD|saidaULA_final[14]~15_combout\;
\processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit13|soma|Add1~0_combout\;
\processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add1~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[13]~14_combout\ <= NOT \processador|FD|saidaULA_final[13]~14_combout\;
\processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add1~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[12]~13_combout\ <= NOT \processador|FD|saidaULA_final[12]~13_combout\;
\processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[11]~12_combout\ <= NOT \processador|FD|saidaULA_final[11]~12_combout\;
\processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit10|soma|Add1~0_combout\;
\processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit10|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[10]~11_combout\ <= NOT \processador|FD|saidaULA_final[10]~11_combout\;
\processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[9]~10_combout\ <= NOT \processador|FD|saidaULA_final[9]~10_combout\;
\processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit8|soma|Add1~0_combout\;
\processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add1~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[8]~9_combout\ <= NOT \processador|FD|saidaULA_final[8]~9_combout\;
\processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[7]~8_combout\ <= NOT \processador|FD|saidaULA_final[7]~8_combout\;
\processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[6]~7_combout\ <= NOT \processador|FD|saidaULA_final[6]~7_combout\;
\processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit5|soma|Add1~0_combout\;
\processador|FD|ULA_bit5|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit5|soma|Add0~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[5]~6_combout\ <= NOT \processador|FD|saidaULA_final[5]~6_combout\;
\processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[4]~5_combout\ <= NOT \processador|FD|saidaULA_final[4]~5_combout\;
\processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|soma1inv|Add0~17_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1138_combout\ <= NOT \processador|FD|BancoReg|registrador~1138_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1134_combout\ <= NOT \processador|FD|BancoReg|registrador~1134_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1130_combout\ <= NOT \processador|FD|BancoReg|registrador~1130_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1126_combout\ <= NOT \processador|FD|BancoReg|registrador~1126_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|soma1inv|Add0~13_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1122_combout\ <= NOT \processador|FD|BancoReg|registrador~1122_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1118_combout\ <= NOT \processador|FD|BancoReg|registrador~1118_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1114_combout\ <= NOT \processador|FD|BancoReg|registrador~1114_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1110_combout\ <= NOT \processador|FD|BancoReg|registrador~1110_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|soma1inv|Add0~9_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1106_combout\ <= NOT \processador|FD|BancoReg|registrador~1106_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1102_combout\ <= NOT \processador|FD|BancoReg|registrador~1102_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1098_combout\ <= NOT \processador|FD|BancoReg|registrador~1098_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1094_combout\ <= NOT \processador|FD|BancoReg|registrador~1094_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|soma1inv|Add0~5_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1090_combout\ <= NOT \processador|FD|BancoReg|registrador~1090_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1086_combout\ <= NOT \processador|FD|BancoReg|registrador~1086_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1082_combout\ <= NOT \processador|FD|BancoReg|registrador~1082_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1078_combout\ <= NOT \processador|FD|BancoReg|registrador~1078_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|soma1inv|Add0~1_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1074_combout\ <= NOT \processador|FD|BancoReg|registrador~1074_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1070_combout\ <= NOT \processador|FD|BancoReg|registrador~1070_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1066_combout\ <= NOT \processador|FD|BancoReg|registrador~1066_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1062_combout\ <= NOT \processador|FD|BancoReg|registrador~1062_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1431_combout\ <= NOT \processador|FD|BancoReg|registrador~1431_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|soma1inv|Add0~89_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1426_combout\ <= NOT \processador|FD|BancoReg|registrador~1426_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1422_combout\ <= NOT \processador|FD|BancoReg|registrador~1422_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1418_combout\ <= NOT \processador|FD|BancoReg|registrador~1418_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1414_combout\ <= NOT \processador|FD|BancoReg|registrador~1414_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|soma1inv|Add0~85_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1410_combout\ <= NOT \processador|FD|BancoReg|registrador~1410_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1406_combout\ <= NOT \processador|FD|BancoReg|registrador~1406_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1402_combout\ <= NOT \processador|FD|BancoReg|registrador~1402_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1398_combout\ <= NOT \processador|FD|BancoReg|registrador~1398_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|soma1inv|Add0~81_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1394_combout\ <= NOT \processador|FD|BancoReg|registrador~1394_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1390_combout\ <= NOT \processador|FD|BancoReg|registrador~1390_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1386_combout\ <= NOT \processador|FD|BancoReg|registrador~1386_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1382_combout\ <= NOT \processador|FD|BancoReg|registrador~1382_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|soma1inv|Add0~77_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1378_combout\ <= NOT \processador|FD|BancoReg|registrador~1378_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1374_combout\ <= NOT \processador|FD|BancoReg|registrador~1374_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1370_combout\ <= NOT \processador|FD|BancoReg|registrador~1370_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1366_combout\ <= NOT \processador|FD|BancoReg|registrador~1366_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|soma1inv|Add0~73_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1362_combout\ <= NOT \processador|FD|BancoReg|registrador~1362_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1358_combout\ <= NOT \processador|FD|BancoReg|registrador~1358_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1354_combout\ <= NOT \processador|FD|BancoReg|registrador~1354_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1350_combout\ <= NOT \processador|FD|BancoReg|registrador~1350_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|soma1inv|Add0~69_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1346_combout\ <= NOT \processador|FD|BancoReg|registrador~1346_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1342_combout\ <= NOT \processador|FD|BancoReg|registrador~1342_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1338_combout\ <= NOT \processador|FD|BancoReg|registrador~1338_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1334_combout\ <= NOT \processador|FD|BancoReg|registrador~1334_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|soma1inv|Add0~65_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1330_combout\ <= NOT \processador|FD|BancoReg|registrador~1330_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1326_combout\ <= NOT \processador|FD|BancoReg|registrador~1326_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1322_combout\ <= NOT \processador|FD|BancoReg|registrador~1322_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1318_combout\ <= NOT \processador|FD|BancoReg|registrador~1318_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|soma1inv|Add0~61_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1314_combout\ <= NOT \processador|FD|BancoReg|registrador~1314_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1310_combout\ <= NOT \processador|FD|BancoReg|registrador~1310_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1306_combout\ <= NOT \processador|FD|BancoReg|registrador~1306_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1302_combout\ <= NOT \processador|FD|BancoReg|registrador~1302_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|soma1inv|Add0~57_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1298_combout\ <= NOT \processador|FD|BancoReg|registrador~1298_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1294_combout\ <= NOT \processador|FD|BancoReg|registrador~1294_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1290_combout\ <= NOT \processador|FD|BancoReg|registrador~1290_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1286_combout\ <= NOT \processador|FD|BancoReg|registrador~1286_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|soma1inv|Add0~53_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1282_combout\ <= NOT \processador|FD|BancoReg|registrador~1282_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1278_combout\ <= NOT \processador|FD|BancoReg|registrador~1278_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1274_combout\ <= NOT \processador|FD|BancoReg|registrador~1274_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1270_combout\ <= NOT \processador|FD|BancoReg|registrador~1270_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|soma1inv|Add0~49_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1266_combout\ <= NOT \processador|FD|BancoReg|registrador~1266_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1262_combout\ <= NOT \processador|FD|BancoReg|registrador~1262_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1258_combout\ <= NOT \processador|FD|BancoReg|registrador~1258_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1254_combout\ <= NOT \processador|FD|BancoReg|registrador~1254_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|soma1inv|Add0~45_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1250_combout\ <= NOT \processador|FD|BancoReg|registrador~1250_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1246_combout\ <= NOT \processador|FD|BancoReg|registrador~1246_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1242_combout\ <= NOT \processador|FD|BancoReg|registrador~1242_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1238_combout\ <= NOT \processador|FD|BancoReg|registrador~1238_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|soma1inv|Add0~41_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1234_combout\ <= NOT \processador|FD|BancoReg|registrador~1234_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1230_combout\ <= NOT \processador|FD|BancoReg|registrador~1230_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1226_combout\ <= NOT \processador|FD|BancoReg|registrador~1226_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1222_combout\ <= NOT \processador|FD|BancoReg|registrador~1222_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|soma1inv|Add0~37_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1218_combout\ <= NOT \processador|FD|BancoReg|registrador~1218_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1214_combout\ <= NOT \processador|FD|BancoReg|registrador~1214_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1210_combout\ <= NOT \processador|FD|BancoReg|registrador~1210_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1206_combout\ <= NOT \processador|FD|BancoReg|registrador~1206_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|soma1inv|Add0~33_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1202_combout\ <= NOT \processador|FD|BancoReg|registrador~1202_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1198_combout\ <= NOT \processador|FD|BancoReg|registrador~1198_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1194_combout\ <= NOT \processador|FD|BancoReg|registrador~1194_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1190_combout\ <= NOT \processador|FD|BancoReg|registrador~1190_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|soma1inv|Add0~29_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1186_combout\ <= NOT \processador|FD|BancoReg|registrador~1186_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1182_combout\ <= NOT \processador|FD|BancoReg|registrador~1182_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1178_combout\ <= NOT \processador|FD|BancoReg|registrador~1178_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1174_combout\ <= NOT \processador|FD|BancoReg|registrador~1174_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|soma1inv|Add0~25_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1170_combout\ <= NOT \processador|FD|BancoReg|registrador~1170_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1166_combout\ <= NOT \processador|FD|BancoReg|registrador~1166_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1162_combout\ <= NOT \processador|FD|BancoReg|registrador~1162_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1158_combout\ <= NOT \processador|FD|BancoReg|registrador~1158_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|soma1inv|Add0~21_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1154_combout\ <= NOT \processador|FD|BancoReg|registrador~1154_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1150_combout\ <= NOT \processador|FD|BancoReg|registrador~1150_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1146_combout\ <= NOT \processador|FD|BancoReg|registrador~1146_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1142_combout\ <= NOT \processador|FD|BancoReg|registrador~1142_combout\;
\processador|FD|SOMA|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|SOMA|Add0~13_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|SOMA|Add0~9_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|SOMA|Add0~5_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|SOMA|Add0~1_sumout\;
\processador|FD|soma1inv|ALT_INV_Add0~125_sumout\ <= NOT \processador|FD|soma1inv|Add0~125_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1576_combout\ <= NOT \processador|FD|BancoReg|registrador~1576_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1572_combout\ <= NOT \processador|FD|BancoReg|registrador~1572_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1568_combout\ <= NOT \processador|FD|BancoReg|registrador~1568_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1564_combout\ <= NOT \processador|FD|BancoReg|registrador~1564_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~121_sumout\ <= NOT \processador|FD|soma1inv|Add0~121_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1559_combout\ <= NOT \processador|FD|BancoReg|registrador~1559_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1555_combout\ <= NOT \processador|FD|BancoReg|registrador~1555_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1551_combout\ <= NOT \processador|FD|BancoReg|registrador~1551_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1547_combout\ <= NOT \processador|FD|BancoReg|registrador~1547_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|soma1inv|Add0~117_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1543_combout\ <= NOT \processador|FD|BancoReg|registrador~1543_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1539_combout\ <= NOT \processador|FD|BancoReg|registrador~1539_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1535_combout\ <= NOT \processador|FD|BancoReg|registrador~1535_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1531_combout\ <= NOT \processador|FD|BancoReg|registrador~1531_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|soma1inv|Add0~113_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1527_combout\ <= NOT \processador|FD|BancoReg|registrador~1527_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1523_combout\ <= NOT \processador|FD|BancoReg|registrador~1523_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1519_combout\ <= NOT \processador|FD|BancoReg|registrador~1519_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1515_combout\ <= NOT \processador|FD|BancoReg|registrador~1515_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|soma1inv|Add0~109_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1510_combout\ <= NOT \processador|FD|BancoReg|registrador~1510_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1506_combout\ <= NOT \processador|FD|BancoReg|registrador~1506_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1502_combout\ <= NOT \processador|FD|BancoReg|registrador~1502_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1498_combout\ <= NOT \processador|FD|BancoReg|registrador~1498_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|soma1inv|Add0~105_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1493_combout\ <= NOT \processador|FD|BancoReg|registrador~1493_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1489_combout\ <= NOT \processador|FD|BancoReg|registrador~1489_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1485_combout\ <= NOT \processador|FD|BancoReg|registrador~1485_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1481_combout\ <= NOT \processador|FD|BancoReg|registrador~1481_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|soma1inv|Add0~101_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1476_combout\ <= NOT \processador|FD|BancoReg|registrador~1476_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1472_combout\ <= NOT \processador|FD|BancoReg|registrador~1472_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1468_combout\ <= NOT \processador|FD|BancoReg|registrador~1468_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1464_combout\ <= NOT \processador|FD|BancoReg|registrador~1464_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|soma1inv|Add0~97_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1459_combout\ <= NOT \processador|FD|BancoReg|registrador~1459_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1455_combout\ <= NOT \processador|FD|BancoReg|registrador~1455_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1451_combout\ <= NOT \processador|FD|BancoReg|registrador~1451_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1447_combout\ <= NOT \processador|FD|BancoReg|registrador~1447_combout\;
\processador|FD|soma1inv|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|soma1inv|Add0~93_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~1443_combout\ <= NOT \processador|FD|BancoReg|registrador~1443_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1439_combout\ <= NOT \processador|FD|BancoReg|registrador~1439_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1435_combout\ <= NOT \processador|FD|BancoReg|registrador~1435_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1706_combout\ <= NOT \processador|FD|BancoReg|registrador~1706_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1702_combout\ <= NOT \processador|FD|BancoReg|registrador~1702_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1698_combout\ <= NOT \processador|FD|BancoReg|registrador~1698_combout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\;
\processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\ <= NOT \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~117_sumout\ <= NOT \processador|FD|SOMA|Add0~117_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~113_sumout\ <= NOT \processador|FD|SOMA|Add0~113_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~109_sumout\ <= NOT \processador|FD|SOMA|Add0~109_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~105_sumout\ <= NOT \processador|FD|SOMA|Add0~105_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~101_sumout\ <= NOT \processador|FD|SOMA|Add0~101_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~97_sumout\ <= NOT \processador|FD|SOMA|Add0~97_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~93_sumout\ <= NOT \processador|FD|SOMA|Add0~93_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~89_sumout\ <= NOT \processador|FD|SOMA|Add0~89_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~85_sumout\ <= NOT \processador|FD|SOMA|Add0~85_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~81_sumout\ <= NOT \processador|FD|SOMA|Add0~81_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~77_sumout\ <= NOT \processador|FD|SOMA|Add0~77_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~73_sumout\ <= NOT \processador|FD|SOMA|Add0~73_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~69_sumout\ <= NOT \processador|FD|SOMA|Add0~69_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~65_sumout\ <= NOT \processador|FD|SOMA|Add0~65_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~61_sumout\ <= NOT \processador|FD|SOMA|Add0~61_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~57_sumout\ <= NOT \processador|FD|SOMA|Add0~57_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~53_sumout\ <= NOT \processador|FD|SOMA|Add0~53_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~49_sumout\ <= NOT \processador|FD|SOMA|Add0~49_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~45_sumout\ <= NOT \processador|FD|SOMA|Add0~45_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~41_sumout\ <= NOT \processador|FD|SOMA|Add0~41_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~37_sumout\ <= NOT \processador|FD|SOMA|Add0~37_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~33_sumout\ <= NOT \processador|FD|SOMA|Add0~33_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~29_sumout\ <= NOT \processador|FD|SOMA|Add0~29_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~25_sumout\ <= NOT \processador|FD|SOMA|Add0~25_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~21_sumout\ <= NOT \processador|FD|SOMA|Add0~21_sumout\;
\processador|FD|SOMA|ALT_INV_Add0~17_sumout\ <= NOT \processador|FD|SOMA|Add0~17_sumout\;
\processador|FD|BancoReg|ALT_INV_registrador~2106_combout\ <= NOT \processador|FD|BancoReg|registrador~2106_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2102_combout\ <= NOT \processador|FD|BancoReg|registrador~2102_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2098_combout\ <= NOT \processador|FD|BancoReg|registrador~2098_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2094_combout\ <= NOT \processador|FD|BancoReg|registrador~2094_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2090_combout\ <= NOT \processador|FD|BancoReg|registrador~2090_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2086_combout\ <= NOT \processador|FD|BancoReg|registrador~2086_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2082_combout\ <= NOT \processador|FD|BancoReg|registrador~2082_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2078_combout\ <= NOT \processador|FD|BancoReg|registrador~2078_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2074_combout\ <= NOT \processador|FD|BancoReg|registrador~2074_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2070_combout\ <= NOT \processador|FD|BancoReg|registrador~2070_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2066_combout\ <= NOT \processador|FD|BancoReg|registrador~2066_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2062_combout\ <= NOT \processador|FD|BancoReg|registrador~2062_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2058_combout\ <= NOT \processador|FD|BancoReg|registrador~2058_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2054_combout\ <= NOT \processador|FD|BancoReg|registrador~2054_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2050_combout\ <= NOT \processador|FD|BancoReg|registrador~2050_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2046_combout\ <= NOT \processador|FD|BancoReg|registrador~2046_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2042_combout\ <= NOT \processador|FD|BancoReg|registrador~2042_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2038_combout\ <= NOT \processador|FD|BancoReg|registrador~2038_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2034_combout\ <= NOT \processador|FD|BancoReg|registrador~2034_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2030_combout\ <= NOT \processador|FD|BancoReg|registrador~2030_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2026_combout\ <= NOT \processador|FD|BancoReg|registrador~2026_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2022_combout\ <= NOT \processador|FD|BancoReg|registrador~2022_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2018_combout\ <= NOT \processador|FD|BancoReg|registrador~2018_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2014_combout\ <= NOT \processador|FD|BancoReg|registrador~2014_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2010_combout\ <= NOT \processador|FD|BancoReg|registrador~2010_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2006_combout\ <= NOT \processador|FD|BancoReg|registrador~2006_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2002_combout\ <= NOT \processador|FD|BancoReg|registrador~2002_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1998_combout\ <= NOT \processador|FD|BancoReg|registrador~1998_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1994_combout\ <= NOT \processador|FD|BancoReg|registrador~1994_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1990_combout\ <= NOT \processador|FD|BancoReg|registrador~1990_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1986_combout\ <= NOT \processador|FD|BancoReg|registrador~1986_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1982_combout\ <= NOT \processador|FD|BancoReg|registrador~1982_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1978_combout\ <= NOT \processador|FD|BancoReg|registrador~1978_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1974_combout\ <= NOT \processador|FD|BancoReg|registrador~1974_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1970_combout\ <= NOT \processador|FD|BancoReg|registrador~1970_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1966_combout\ <= NOT \processador|FD|BancoReg|registrador~1966_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1962_combout\ <= NOT \processador|FD|BancoReg|registrador~1962_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1958_combout\ <= NOT \processador|FD|BancoReg|registrador~1958_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1954_combout\ <= NOT \processador|FD|BancoReg|registrador~1954_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1950_combout\ <= NOT \processador|FD|BancoReg|registrador~1950_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1946_combout\ <= NOT \processador|FD|BancoReg|registrador~1946_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1942_combout\ <= NOT \processador|FD|BancoReg|registrador~1942_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1938_combout\ <= NOT \processador|FD|BancoReg|registrador~1938_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1934_combout\ <= NOT \processador|FD|BancoReg|registrador~1934_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1930_combout\ <= NOT \processador|FD|BancoReg|registrador~1930_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1926_combout\ <= NOT \processador|FD|BancoReg|registrador~1926_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1922_combout\ <= NOT \processador|FD|BancoReg|registrador~1922_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1918_combout\ <= NOT \processador|FD|BancoReg|registrador~1918_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1914_combout\ <= NOT \processador|FD|BancoReg|registrador~1914_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1910_combout\ <= NOT \processador|FD|BancoReg|registrador~1910_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1906_combout\ <= NOT \processador|FD|BancoReg|registrador~1906_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1902_combout\ <= NOT \processador|FD|BancoReg|registrador~1902_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1898_combout\ <= NOT \processador|FD|BancoReg|registrador~1898_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1894_combout\ <= NOT \processador|FD|BancoReg|registrador~1894_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1890_combout\ <= NOT \processador|FD|BancoReg|registrador~1890_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1886_combout\ <= NOT \processador|FD|BancoReg|registrador~1886_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1882_combout\ <= NOT \processador|FD|BancoReg|registrador~1882_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1878_combout\ <= NOT \processador|FD|BancoReg|registrador~1878_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1874_combout\ <= NOT \processador|FD|BancoReg|registrador~1874_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1870_combout\ <= NOT \processador|FD|BancoReg|registrador~1870_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1866_combout\ <= NOT \processador|FD|BancoReg|registrador~1866_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1862_combout\ <= NOT \processador|FD|BancoReg|registrador~1862_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1858_combout\ <= NOT \processador|FD|BancoReg|registrador~1858_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1854_combout\ <= NOT \processador|FD|BancoReg|registrador~1854_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1850_combout\ <= NOT \processador|FD|BancoReg|registrador~1850_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1846_combout\ <= NOT \processador|FD|BancoReg|registrador~1846_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1842_combout\ <= NOT \processador|FD|BancoReg|registrador~1842_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1838_combout\ <= NOT \processador|FD|BancoReg|registrador~1838_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1834_combout\ <= NOT \processador|FD|BancoReg|registrador~1834_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1830_combout\ <= NOT \processador|FD|BancoReg|registrador~1830_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1826_combout\ <= NOT \processador|FD|BancoReg|registrador~1826_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1822_combout\ <= NOT \processador|FD|BancoReg|registrador~1822_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1818_combout\ <= NOT \processador|FD|BancoReg|registrador~1818_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1814_combout\ <= NOT \processador|FD|BancoReg|registrador~1814_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1810_combout\ <= NOT \processador|FD|BancoReg|registrador~1810_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1806_combout\ <= NOT \processador|FD|BancoReg|registrador~1806_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1802_combout\ <= NOT \processador|FD|BancoReg|registrador~1802_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1798_combout\ <= NOT \processador|FD|BancoReg|registrador~1798_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1794_combout\ <= NOT \processador|FD|BancoReg|registrador~1794_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1790_combout\ <= NOT \processador|FD|BancoReg|registrador~1790_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1786_combout\ <= NOT \processador|FD|BancoReg|registrador~1786_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1782_combout\ <= NOT \processador|FD|BancoReg|registrador~1782_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1778_combout\ <= NOT \processador|FD|BancoReg|registrador~1778_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1774_combout\ <= NOT \processador|FD|BancoReg|registrador~1774_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1770_combout\ <= NOT \processador|FD|BancoReg|registrador~1770_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1766_combout\ <= NOT \processador|FD|BancoReg|registrador~1766_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1762_combout\ <= NOT \processador|FD|BancoReg|registrador~1762_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1758_combout\ <= NOT \processador|FD|BancoReg|registrador~1758_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1754_combout\ <= NOT \processador|FD|BancoReg|registrador~1754_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1750_combout\ <= NOT \processador|FD|BancoReg|registrador~1750_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1746_combout\ <= NOT \processador|FD|BancoReg|registrador~1746_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1742_combout\ <= NOT \processador|FD|BancoReg|registrador~1742_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1738_combout\ <= NOT \processador|FD|BancoReg|registrador~1738_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1734_combout\ <= NOT \processador|FD|BancoReg|registrador~1734_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1730_combout\ <= NOT \processador|FD|BancoReg|registrador~1730_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1726_combout\ <= NOT \processador|FD|BancoReg|registrador~1726_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1722_combout\ <= NOT \processador|FD|BancoReg|registrador~1722_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1718_combout\ <= NOT \processador|FD|BancoReg|registrador~1718_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1714_combout\ <= NOT \processador|FD|BancoReg|registrador~1714_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1710_combout\ <= NOT \processador|FD|BancoReg|registrador~1710_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~4_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~3_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~2_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~0_combout\;
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(31) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(31);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(30) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(30);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(29) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(29);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(28) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(28);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(27) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(27);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(26) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(26);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(25) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(25);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(24) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(24);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(23) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(23);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(22) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(22);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(21) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(21);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(20) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(20);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(19) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(19);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(18) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(18);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(17) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(17);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(16) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(16);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(15) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(15);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(14) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(14);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(13) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(13);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(12) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(12);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(11) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(11);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(10) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(10);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(9) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(9);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(8) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(8);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(7);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(6);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(5);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(4);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(3);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(2);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(1) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(1);
\processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(0) <= NOT \processador|FD|fetchInstruction|PC|DOUT\(0);
\processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\ <= NOT \processador|FD|BancoReg|saidaA[31]~103_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\ <= NOT \processador|FD|BancoReg|saidaA[30]~99_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\ <= NOT \processador|FD|BancoReg|saidaA[29]~95_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\ <= NOT \processador|FD|BancoReg|saidaA[28]~91_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\ <= NOT \processador|FD|BancoReg|saidaA[27]~87_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\ <= NOT \processador|FD|BancoReg|saidaA[26]~83_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\ <= NOT \processador|FD|BancoReg|saidaA[25]~79_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\ <= NOT \processador|FD|BancoReg|saidaA[24]~75_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\ <= NOT \processador|FD|BancoReg|saidaA[23]~71_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\ <= NOT \processador|FD|BancoReg|saidaA[22]~67_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\ <= NOT \processador|FD|BancoReg|saidaA[21]~63_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\ <= NOT \processador|FD|BancoReg|saidaA[20]~59_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\ <= NOT \processador|FD|BancoReg|saidaA[19]~55_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\ <= NOT \processador|FD|BancoReg|saidaA[18]~51_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\ <= NOT \processador|FD|BancoReg|saidaA[17]~47_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\ <= NOT \processador|FD|BancoReg|saidaA[16]~43_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\ <= NOT \processador|FD|BancoReg|saidaA[15]~39_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\ <= NOT \processador|FD|BancoReg|saidaA[14]~35_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\ <= NOT \processador|FD|BancoReg|saidaA[13]~31_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\ <= NOT \processador|FD|BancoReg|saidaA[12]~27_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\ <= NOT \processador|FD|BancoReg|saidaA[11]~23_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\ <= NOT \processador|FD|BancoReg|saidaA[10]~19_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\ <= NOT \processador|FD|BancoReg|saidaA[8]~15_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\ <= NOT \processador|FD|BancoReg|saidaA[3]~11_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\ <= NOT \processador|FD|BancoReg|saidaA[2]~7_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[2]~112_combout\ <= NOT \processador|FD|BancoReg|saidaB[2]~112_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[3]~108_combout\ <= NOT \processador|FD|BancoReg|saidaB[3]~108_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[4]~104_combout\ <= NOT \processador|FD|BancoReg|saidaB[4]~104_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[5]~100_combout\ <= NOT \processador|FD|BancoReg|saidaB[5]~100_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[6]~96_combout\ <= NOT \processador|FD|BancoReg|saidaB[6]~96_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[7]~92_combout\ <= NOT \processador|FD|BancoReg|saidaB[7]~92_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[8]~88_combout\ <= NOT \processador|FD|BancoReg|saidaB[8]~88_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[9]~84_combout\ <= NOT \processador|FD|BancoReg|saidaB[9]~84_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[10]~80_combout\ <= NOT \processador|FD|BancoReg|saidaB[10]~80_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[11]~76_combout\ <= NOT \processador|FD|BancoReg|saidaB[11]~76_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[12]~72_combout\ <= NOT \processador|FD|BancoReg|saidaB[12]~72_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[13]~68_combout\ <= NOT \processador|FD|BancoReg|saidaB[13]~68_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[14]~64_combout\ <= NOT \processador|FD|BancoReg|saidaB[14]~64_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[17]~60_combout\ <= NOT \processador|FD|BancoReg|saidaB[17]~60_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[18]~56_combout\ <= NOT \processador|FD|BancoReg|saidaB[18]~56_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[19]~52_combout\ <= NOT \processador|FD|BancoReg|saidaB[19]~52_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[20]~48_combout\ <= NOT \processador|FD|BancoReg|saidaB[20]~48_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[21]~44_combout\ <= NOT \processador|FD|BancoReg|saidaB[21]~44_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[22]~40_combout\ <= NOT \processador|FD|BancoReg|saidaB[22]~40_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[23]~36_combout\ <= NOT \processador|FD|BancoReg|saidaB[23]~36_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[24]~32_combout\ <= NOT \processador|FD|BancoReg|saidaB[24]~32_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[25]~28_combout\ <= NOT \processador|FD|BancoReg|saidaB[25]~28_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[26]~24_combout\ <= NOT \processador|FD|BancoReg|saidaB[26]~24_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[27]~20_combout\ <= NOT \processador|FD|BancoReg|saidaB[27]~20_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[28]~16_combout\ <= NOT \processador|FD|BancoReg|saidaB[28]~16_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[29]~12_combout\ <= NOT \processador|FD|BancoReg|saidaB[29]~12_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[30]~8_combout\ <= NOT \processador|FD|BancoReg|saidaB[30]~8_combout\;
\processador|FD|BancoReg|ALT_INV_saidaB[31]~4_combout\ <= NOT \processador|FD|BancoReg|saidaB[31]~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2206_combout\ <= NOT \processador|FD|BancoReg|registrador~2206_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2202_combout\ <= NOT \processador|FD|BancoReg|registrador~2202_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2198_combout\ <= NOT \processador|FD|BancoReg|registrador~2198_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2194_combout\ <= NOT \processador|FD|BancoReg|registrador~2194_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2190_combout\ <= NOT \processador|FD|BancoReg|registrador~2190_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2186_combout\ <= NOT \processador|FD|BancoReg|registrador~2186_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2182_combout\ <= NOT \processador|FD|BancoReg|registrador~2182_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2178_combout\ <= NOT \processador|FD|BancoReg|registrador~2178_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2174_combout\ <= NOT \processador|FD|BancoReg|registrador~2174_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2170_combout\ <= NOT \processador|FD|BancoReg|registrador~2170_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2166_combout\ <= NOT \processador|FD|BancoReg|registrador~2166_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2162_combout\ <= NOT \processador|FD|BancoReg|registrador~2162_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2158_combout\ <= NOT \processador|FD|BancoReg|registrador~2158_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2154_combout\ <= NOT \processador|FD|BancoReg|registrador~2154_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2150_combout\ <= NOT \processador|FD|BancoReg|registrador~2150_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2146_combout\ <= NOT \processador|FD|BancoReg|registrador~2146_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2142_combout\ <= NOT \processador|FD|BancoReg|registrador~2142_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2138_combout\ <= NOT \processador|FD|BancoReg|registrador~2138_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2134_combout\ <= NOT \processador|FD|BancoReg|registrador~2134_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2130_combout\ <= NOT \processador|FD|BancoReg|registrador~2130_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2126_combout\ <= NOT \processador|FD|BancoReg|registrador~2126_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2122_combout\ <= NOT \processador|FD|BancoReg|registrador~2122_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2118_combout\ <= NOT \processador|FD|BancoReg|registrador~2118_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2114_combout\ <= NOT \processador|FD|BancoReg|registrador~2114_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~2110_combout\ <= NOT \processador|FD|BancoReg|registrador~2110_combout\;
\processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit3|soma|Add1~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[3]~4_combout\ <= NOT \processador|FD|saidaULA_final[3]~4_combout\;
\processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[2]~3_combout\ <= NOT \processador|FD|saidaULA_final[2]~3_combout\;
\processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[1]~2_combout\ <= NOT \processador|FD|saidaULA_final[1]~2_combout\;
\processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_saidaULA_final[0]~1_combout\ <= NOT \processador|FD|saidaULA_final[0]~1_combout\;
\processador|FD|ALT_INV_saidaULA_final[0]~0_combout\ <= NOT \processador|FD|saidaULA_final[0]~0_combout\;
\processador|FD|ULA_bit0|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\;
\processador|FD|ALT_INV_Equal1~0_combout\ <= NOT \processador|FD|Equal1~0_combout\;
\processador|FD|ALT_INV_result_slt[0]~0_combout\ <= NOT \processador|FD|result_slt[0]~0_combout\;
\processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add1~1_combout\;
\processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit26|soma|Add1~0_combout\;
\processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add1~1_combout\;
\processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit21|soma|Add1~0_combout\;
\processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add1~1_combout\;
\processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit16|soma|Add1~0_combout\;
\processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add1~1_combout\;
\processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit11|soma|Add1~0_combout\;
\processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add1~1_combout\;
\processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit6|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add1~1_combout\;
\processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit1|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\ <= NOT \processador|FD|BancoReg|saidaA[7]~6_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add0~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add0~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add0~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add0~0_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add0~0_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\;
\processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\ <= NOT \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[1]~3_combout\;
\processador|UC|ALT_INV_Equal0~0_combout\ <= NOT \processador|UC|Equal0~0_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[2]~2_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[0]~1_combout\;
\processador|UC|UC_ULA|ALT_INV_ULActrl[0]~0_combout\ <= NOT \processador|UC|UC_ULA|ULActrl[0]~0_combout\;
\processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit29|soma|Add1~0_combout\;
\processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add1~0_combout\;
\processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit24|soma|Add1~0_combout\;
\processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit22|soma|Add1~0_combout\;
\processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit19|soma|Add1~0_combout\;
\processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add1~0_combout\;
\processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit14|soma|Add1~0_combout\;
\processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add1~0_combout\;
\processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit9|soma|Add1~0_combout\;
\processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\ <= NOT \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add1~0_combout\;
\processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit4|soma|Add1~0_combout\;
\processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\ <= NOT \processador|FD|ULA_bit2|soma|Add1~0_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\ <= NOT \processador|FD|BancoReg|saidaA[0]~5_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1580_combout\ <= NOT \processador|FD|BancoReg|registrador~1580_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[1]~4_combout\ <= NOT \processador|FD|BancoReg|saidaA[1]~4_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1563_combout\ <= NOT \processador|FD|BancoReg|registrador~1563_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\ <= NOT \processador|FD|BancoReg|saidaA[4]~3_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1514_combout\ <= NOT \processador|FD|BancoReg|registrador~1514_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\ <= NOT \processador|FD|BancoReg|saidaA[5]~2_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1497_combout\ <= NOT \processador|FD|BancoReg|registrador~1497_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\ <= NOT \processador|FD|BancoReg|saidaA[6]~1_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1480_combout\ <= NOT \processador|FD|BancoReg|registrador~1480_combout\;
\processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit7|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1463_combout\ <= NOT \processador|FD|BancoReg|registrador~1463_combout\;
\processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\ <= NOT \processador|FD|BancoReg|saidaA[9]~0_combout\;
\processador|FD|BancoReg|ALT_INV_registrador~1430_combout\ <= NOT \processador|FD|BancoReg|registrador~1430_combout\;
\processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit12|soma|Add0~0_combout\;
\processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit17|soma|Add0~0_combout\;
\processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit22|soma|Add0~0_combout\;
\processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\ <= NOT \processador|FD|ULA_bit27|soma|Add0~0_combout\;
\processador|FD|BancoReg|ALT_INV_Equal1~0_combout\ <= NOT \processador|FD|BancoReg|Equal1~0_combout\;
\processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\ <= NOT \processador|FD|mux_JR|saida_MUX[2]~3_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~18_combout\;
\processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\ <= NOT \processador|FD|mux_JR|saida_MUX[0]~2_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~17_combout\;
\processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\ <= NOT \processador|FD|mux_JR|saida_MUX[4]~1_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~16_combout\;
\processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\ <= NOT \processador|FD|mux_JR|saida_MUX[3]~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~15_combout\;
\processador|FD|ALT_INV_Equal3~0_combout\ <= NOT \processador|FD|Equal3~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~14_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~13_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~12_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~11_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~10_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~9_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~8_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~7_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~6_combout\;
\processador|UC|ALT_INV_Equal1~0_combout\ <= NOT \processador|UC|Equal1~0_combout\;
\processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\ <= NOT \processador|FD|fetchInstruction|ROM|memROM~5_combout\;

\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[0]~output_o\);

\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[1]~output_o\);

\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[2]~output_o\);

\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[3]~output_o\);

\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[4]~output_o\);

\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[5]~output_o\);

\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[6]~output_o\);

\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[7]~output_o\);

\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[8]~output_o\);

\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LEDR[9]~output_o\);

\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[0]~output_o\);

\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[1]~output_o\);

\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[2]~output_o\);

\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[3]~output_o\);

\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[4]~output_o\);

\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[5]~output_o\);

\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX0[6]~output_o\);

\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[0]~output_o\);

\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[1]~output_o\);

\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[2]~output_o\);

\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[3]~output_o\);

\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[4]~output_o\);

\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[5]~output_o\);

\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX1[6]~output_o\);

\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[0]~output_o\);

\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[1]~output_o\);

\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[2]~output_o\);

\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[3]~output_o\);

\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[4]~output_o\);

\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[5]~output_o\);

\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX2[6]~output_o\);

\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[0]~output_o\);

\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[1]~output_o\);

\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[2]~output_o\);

\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[3]~output_o\);

\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[4]~output_o\);

\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[5]~output_o\);

\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX3[6]~output_o\);

\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[0]~output_o\);

\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[1]~output_o\);

\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[2]~output_o\);

\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[3]~output_o\);

\HEX4[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[4]~output_o\);

\HEX4[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[5]~output_o\);

\HEX4[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX4[6]~output_o\);

\HEX5[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[0]~output_o\);

\HEX5[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[1]~output_o\);

\HEX5[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[2]~output_o\);

\HEX5[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[3]~output_o\);

\HEX5[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[4]~output_o\);

\HEX5[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[5]~output_o\);

\HEX5[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \HEX5[6]~output_o\);

\saida_PC[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(0),
	devoe => ww_devoe,
	o => \saida_PC[0]~output_o\);

\saida_PC[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(1),
	devoe => ww_devoe,
	o => \saida_PC[1]~output_o\);

\saida_PC[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(2),
	devoe => ww_devoe,
	o => \saida_PC[2]~output_o\);

\saida_PC[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(3),
	devoe => ww_devoe,
	o => \saida_PC[3]~output_o\);

\saida_PC[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(4),
	devoe => ww_devoe,
	o => \saida_PC[4]~output_o\);

\saida_PC[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(5),
	devoe => ww_devoe,
	o => \saida_PC[5]~output_o\);

\saida_PC[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(6),
	devoe => ww_devoe,
	o => \saida_PC[6]~output_o\);

\saida_PC[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(7),
	devoe => ww_devoe,
	o => \saida_PC[7]~output_o\);

\saida_PC[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(8),
	devoe => ww_devoe,
	o => \saida_PC[8]~output_o\);

\saida_PC[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(9),
	devoe => ww_devoe,
	o => \saida_PC[9]~output_o\);

\saida_PC[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(10),
	devoe => ww_devoe,
	o => \saida_PC[10]~output_o\);

\saida_PC[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(11),
	devoe => ww_devoe,
	o => \saida_PC[11]~output_o\);

\saida_PC[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(12),
	devoe => ww_devoe,
	o => \saida_PC[12]~output_o\);

\saida_PC[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(13),
	devoe => ww_devoe,
	o => \saida_PC[13]~output_o\);

\saida_PC[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(14),
	devoe => ww_devoe,
	o => \saida_PC[14]~output_o\);

\saida_PC[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(15),
	devoe => ww_devoe,
	o => \saida_PC[15]~output_o\);

\saida_PC[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(16),
	devoe => ww_devoe,
	o => \saida_PC[16]~output_o\);

\saida_PC[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(17),
	devoe => ww_devoe,
	o => \saida_PC[17]~output_o\);

\saida_PC[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(18),
	devoe => ww_devoe,
	o => \saida_PC[18]~output_o\);

\saida_PC[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(19),
	devoe => ww_devoe,
	o => \saida_PC[19]~output_o\);

\saida_PC[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(20),
	devoe => ww_devoe,
	o => \saida_PC[20]~output_o\);

\saida_PC[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(21),
	devoe => ww_devoe,
	o => \saida_PC[21]~output_o\);

\saida_PC[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(22),
	devoe => ww_devoe,
	o => \saida_PC[22]~output_o\);

\saida_PC[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(23),
	devoe => ww_devoe,
	o => \saida_PC[23]~output_o\);

\saida_PC[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(24),
	devoe => ww_devoe,
	o => \saida_PC[24]~output_o\);

\saida_PC[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(25),
	devoe => ww_devoe,
	o => \saida_PC[25]~output_o\);

\saida_PC[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(26),
	devoe => ww_devoe,
	o => \saida_PC[26]~output_o\);

\saida_PC[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(27),
	devoe => ww_devoe,
	o => \saida_PC[27]~output_o\);

\saida_PC[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(28),
	devoe => ww_devoe,
	o => \saida_PC[28]~output_o\);

\saida_PC[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(29),
	devoe => ww_devoe,
	o => \saida_PC[29]~output_o\);

\saida_PC[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(30),
	devoe => ww_devoe,
	o => \saida_PC[30]~output_o\);

\saida_PC[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|PC|DOUT\(31),
	devoe => ww_devoe,
	o => \saida_PC[31]~output_o\);

\saida[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[0]~1_combout\,
	devoe => ww_devoe,
	o => \saida[0]~output_o\);

\saida[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[1]~2_combout\,
	devoe => ww_devoe,
	o => \saida[1]~output_o\);

\saida[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[2]~3_combout\,
	devoe => ww_devoe,
	o => \saida[2]~output_o\);

\saida[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[3]~4_combout\,
	devoe => ww_devoe,
	o => \saida[3]~output_o\);

\saida[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[4]~5_combout\,
	devoe => ww_devoe,
	o => \saida[4]~output_o\);

\saida[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[5]~6_combout\,
	devoe => ww_devoe,
	o => \saida[5]~output_o\);

\saida[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[6]~7_combout\,
	devoe => ww_devoe,
	o => \saida[6]~output_o\);

\saida[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[7]~8_combout\,
	devoe => ww_devoe,
	o => \saida[7]~output_o\);

\saida[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[8]~9_combout\,
	devoe => ww_devoe,
	o => \saida[8]~output_o\);

\saida[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[9]~10_combout\,
	devoe => ww_devoe,
	o => \saida[9]~output_o\);

\saida[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[10]~11_combout\,
	devoe => ww_devoe,
	o => \saida[10]~output_o\);

\saida[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[11]~12_combout\,
	devoe => ww_devoe,
	o => \saida[11]~output_o\);

\saida[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[12]~13_combout\,
	devoe => ww_devoe,
	o => \saida[12]~output_o\);

\saida[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[13]~14_combout\,
	devoe => ww_devoe,
	o => \saida[13]~output_o\);

\saida[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[14]~15_combout\,
	devoe => ww_devoe,
	o => \saida[14]~output_o\);

\saida[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[15]~16_combout\,
	devoe => ww_devoe,
	o => \saida[15]~output_o\);

\saida[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[16]~17_combout\,
	devoe => ww_devoe,
	o => \saida[16]~output_o\);

\saida[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[17]~18_combout\,
	devoe => ww_devoe,
	o => \saida[17]~output_o\);

\saida[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[18]~19_combout\,
	devoe => ww_devoe,
	o => \saida[18]~output_o\);

\saida[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[19]~20_combout\,
	devoe => ww_devoe,
	o => \saida[19]~output_o\);

\saida[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[20]~21_combout\,
	devoe => ww_devoe,
	o => \saida[20]~output_o\);

\saida[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[21]~22_combout\,
	devoe => ww_devoe,
	o => \saida[21]~output_o\);

\saida[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[22]~23_combout\,
	devoe => ww_devoe,
	o => \saida[22]~output_o\);

\saida[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[23]~24_combout\,
	devoe => ww_devoe,
	o => \saida[23]~output_o\);

\saida[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[24]~25_combout\,
	devoe => ww_devoe,
	o => \saida[24]~output_o\);

\saida[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[25]~26_combout\,
	devoe => ww_devoe,
	o => \saida[25]~output_o\);

\saida[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[26]~27_combout\,
	devoe => ww_devoe,
	o => \saida[26]~output_o\);

\saida[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[27]~28_combout\,
	devoe => ww_devoe,
	o => \saida[27]~output_o\);

\saida[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[28]~29_combout\,
	devoe => ww_devoe,
	o => \saida[28]~output_o\);

\saida[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[29]~30_combout\,
	devoe => ww_devoe,
	o => \saida[29]~output_o\);

\saida[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[30]~31_combout\,
	devoe => ww_devoe,
	o => \saida[30]~output_o\);

\saida[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|saidaULA_final[31]~32_combout\,
	devoe => ww_devoe,
	o => \saida[31]~output_o\);

\inA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[0]~5_combout\,
	devoe => ww_devoe,
	o => \inA[0]~output_o\);

\inA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[1]~4_combout\,
	devoe => ww_devoe,
	o => \inA[1]~output_o\);

\inA[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[2]~7_combout\,
	devoe => ww_devoe,
	o => \inA[2]~output_o\);

\inA[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[3]~11_combout\,
	devoe => ww_devoe,
	o => \inA[3]~output_o\);

\inA[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[4]~3_combout\,
	devoe => ww_devoe,
	o => \inA[4]~output_o\);

\inA[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[5]~2_combout\,
	devoe => ww_devoe,
	o => \inA[5]~output_o\);

\inA[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[6]~1_combout\,
	devoe => ww_devoe,
	o => \inA[6]~output_o\);

\inA[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[7]~6_combout\,
	devoe => ww_devoe,
	o => \inA[7]~output_o\);

\inA[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[8]~15_combout\,
	devoe => ww_devoe,
	o => \inA[8]~output_o\);

\inA[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[9]~0_combout\,
	devoe => ww_devoe,
	o => \inA[9]~output_o\);

\inA[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[10]~19_combout\,
	devoe => ww_devoe,
	o => \inA[10]~output_o\);

\inA[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[11]~23_combout\,
	devoe => ww_devoe,
	o => \inA[11]~output_o\);

\inA[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[12]~27_combout\,
	devoe => ww_devoe,
	o => \inA[12]~output_o\);

\inA[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[13]~31_combout\,
	devoe => ww_devoe,
	o => \inA[13]~output_o\);

\inA[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[14]~35_combout\,
	devoe => ww_devoe,
	o => \inA[14]~output_o\);

\inA[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[15]~39_combout\,
	devoe => ww_devoe,
	o => \inA[15]~output_o\);

\inA[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[16]~43_combout\,
	devoe => ww_devoe,
	o => \inA[16]~output_o\);

\inA[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[17]~47_combout\,
	devoe => ww_devoe,
	o => \inA[17]~output_o\);

\inA[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[18]~51_combout\,
	devoe => ww_devoe,
	o => \inA[18]~output_o\);

\inA[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[19]~55_combout\,
	devoe => ww_devoe,
	o => \inA[19]~output_o\);

\inA[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[20]~59_combout\,
	devoe => ww_devoe,
	o => \inA[20]~output_o\);

\inA[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[21]~63_combout\,
	devoe => ww_devoe,
	o => \inA[21]~output_o\);

\inA[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[22]~67_combout\,
	devoe => ww_devoe,
	o => \inA[22]~output_o\);

\inA[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[23]~71_combout\,
	devoe => ww_devoe,
	o => \inA[23]~output_o\);

\inA[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[24]~75_combout\,
	devoe => ww_devoe,
	o => \inA[24]~output_o\);

\inA[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[25]~79_combout\,
	devoe => ww_devoe,
	o => \inA[25]~output_o\);

\inA[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[26]~83_combout\,
	devoe => ww_devoe,
	o => \inA[26]~output_o\);

\inA[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[27]~87_combout\,
	devoe => ww_devoe,
	o => \inA[27]~output_o\);

\inA[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[28]~91_combout\,
	devoe => ww_devoe,
	o => \inA[28]~output_o\);

\inA[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[29]~95_combout\,
	devoe => ww_devoe,
	o => \inA[29]~output_o\);

\inA[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[30]~99_combout\,
	devoe => ww_devoe,
	o => \inA[30]~output_o\);

\inA[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|BancoReg|saidaA[31]~103_combout\,
	devoe => ww_devoe,
	o => \inA[31]~output_o\);

\inB[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \inB[0]~output_o\);

\inB[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\,
	devoe => ww_devoe,
	o => \inB[1]~output_o\);

\inB[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\,
	devoe => ww_devoe,
	o => \inB[2]~output_o\);

\inB[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\,
	devoe => ww_devoe,
	o => \inB[3]~output_o\);

\inB[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\,
	devoe => ww_devoe,
	o => \inB[4]~output_o\);

\inB[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\,
	devoe => ww_devoe,
	o => \inB[5]~output_o\);

\inB[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\,
	devoe => ww_devoe,
	o => \inB[6]~output_o\);

\inB[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\,
	devoe => ww_devoe,
	o => \inB[7]~output_o\);

\inB[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\,
	devoe => ww_devoe,
	o => \inB[8]~output_o\);

\inB[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\,
	devoe => ww_devoe,
	o => \inB[9]~output_o\);

\inB[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\,
	devoe => ww_devoe,
	o => \inB[10]~output_o\);

\inB[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\,
	devoe => ww_devoe,
	o => \inB[11]~output_o\);

\inB[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\,
	devoe => ww_devoe,
	o => \inB[12]~output_o\);

\inB[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\,
	devoe => ww_devoe,
	o => \inB[13]~output_o\);

\inB[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\,
	devoe => ww_devoe,
	o => \inB[14]~output_o\);

\inB[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\,
	devoe => ww_devoe,
	o => \inB[15]~output_o\);

\inB[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\,
	devoe => ww_devoe,
	o => \inB[16]~output_o\);

\inB[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\,
	devoe => ww_devoe,
	o => \inB[17]~output_o\);

\inB[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\,
	devoe => ww_devoe,
	o => \inB[18]~output_o\);

\inB[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\,
	devoe => ww_devoe,
	o => \inB[19]~output_o\);

\inB[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\,
	devoe => ww_devoe,
	o => \inB[20]~output_o\);

\inB[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\,
	devoe => ww_devoe,
	o => \inB[21]~output_o\);

\inB[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\,
	devoe => ww_devoe,
	o => \inB[22]~output_o\);

\inB[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\,
	devoe => ww_devoe,
	o => \inB[23]~output_o\);

\inB[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\,
	devoe => ww_devoe,
	o => \inB[24]~output_o\);

\inB[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\,
	devoe => ww_devoe,
	o => \inB[25]~output_o\);

\inB[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\,
	devoe => ww_devoe,
	o => \inB[26]~output_o\);

\inB[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\,
	devoe => ww_devoe,
	o => \inB[27]~output_o\);

\inB[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\,
	devoe => ww_devoe,
	o => \inB[28]~output_o\);

\inB[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\,
	devoe => ww_devoe,
	o => \inB[29]~output_o\);

\inB[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\,
	devoe => ww_devoe,
	o => \inB[30]~output_o\);

\inB[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\,
	devoe => ww_devoe,
	o => \inB[31]~output_o\);

\inB_inv[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\,
	devoe => ww_devoe,
	o => \inB_inv[0]~output_o\);

\inB_inv[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~129_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[1]~output_o\);

\inB_inv[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~133_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[2]~output_o\);

\inB_inv[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~137_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[3]~output_o\);

\inB_inv[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~141_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[4]~output_o\);

\inB_inv[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~145_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[5]~output_o\);

\inB_inv[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~149_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[6]~output_o\);

\inB_inv[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~153_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[7]~output_o\);

\inB_inv[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~157_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[8]~output_o\);

\inB_inv[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~161_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[9]~output_o\);

\inB_inv[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~165_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[10]~output_o\);

\inB_inv[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~169_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[11]~output_o\);

\inB_inv[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~173_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[12]~output_o\);

\inB_inv[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~177_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[13]~output_o\);

\inB_inv[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~181_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[14]~output_o\);

\inB_inv[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~185_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[15]~output_o\);

\inB_inv[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~189_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[16]~output_o\);

\inB_inv[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~193_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[17]~output_o\);

\inB_inv[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~197_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[18]~output_o\);

\inB_inv[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~201_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[19]~output_o\);

\inB_inv[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~205_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[20]~output_o\);

\inB_inv[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~209_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[21]~output_o\);

\inB_inv[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~213_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[22]~output_o\);

\inB_inv[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~217_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[23]~output_o\);

\inB_inv[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~221_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[24]~output_o\);

\inB_inv[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~225_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[25]~output_o\);

\inB_inv[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~229_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[26]~output_o\);

\inB_inv[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~233_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[27]~output_o\);

\inB_inv[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~237_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[28]~output_o\);

\inB_inv[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~241_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[29]~output_o\);

\inB_inv[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~245_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[30]~output_o\);

\inB_inv[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|soma1inv|Add0~249_sumout\,
	devoe => ww_devoe,
	o => \inB_inv[31]~output_o\);

\saidaMegaMux[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[0]~output_o\);

\saidaMegaMux[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[1]~output_o\);

\saidaMegaMux[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[2]~output_o\);

\saidaMegaMux[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[3]~output_o\);

\saidaMegaMux[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[4]~output_o\);

\saidaMegaMux[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[5]~output_o\);

\saidaMegaMux[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[6]~output_o\);

\saidaMegaMux[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[7]~output_o\);

\saidaMegaMux[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[8]~output_o\);

\saidaMegaMux[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[9]~output_o\);

\saidaMegaMux[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[10]~output_o\);

\saidaMegaMux[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[11]~output_o\);

\saidaMegaMux[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[12]~output_o\);

\saidaMegaMux[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[13]~output_o\);

\saidaMegaMux[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[14]~output_o\);

\saidaMegaMux[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[15]~output_o\);

\saidaMegaMux[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[16]~output_o\);

\saidaMegaMux[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[17]~output_o\);

\saidaMegaMux[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[18]~output_o\);

\saidaMegaMux[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[19]~output_o\);

\saidaMegaMux[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[20]~output_o\);

\saidaMegaMux[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[21]~output_o\);

\saidaMegaMux[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[22]~output_o\);

\saidaMegaMux[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[23]~output_o\);

\saidaMegaMux[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[24]~output_o\);

\saidaMegaMux[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[25]~output_o\);

\saidaMegaMux[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[26]~output_o\);

\saidaMegaMux[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[27]~output_o\);

\saidaMegaMux[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[28]~output_o\);

\saidaMegaMux[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[29]~output_o\);

\saidaMegaMux[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[30]~output_o\);

\saidaMegaMux[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	devoe => ww_devoe,
	o => \saidaMegaMux[31]~output_o\);

\habEscritaReg~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|UC|palavraControle[9]~4_combout\,
	devoe => ww_devoe,
	o => \habEscritaReg~output_o\);

\end_A[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~17_combout\,
	devoe => ww_devoe,
	o => \end_A[0]~output_o\);

\end_A[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~16_combout\,
	devoe => ww_devoe,
	o => \end_A[1]~output_o\);

\end_A[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~18_combout\,
	devoe => ww_devoe,
	o => \end_A[2]~output_o\);

\end_A[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~15_combout\,
	devoe => ww_devoe,
	o => \end_A[3]~output_o\);

\end_A[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~16_combout\,
	devoe => ww_devoe,
	o => \end_A[4]~output_o\);

\end_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	devoe => ww_devoe,
	o => \end_B[0]~output_o\);

\end_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~28_combout\,
	devoe => ww_devoe,
	o => \end_B[1]~output_o\);

\end_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~24_combout\,
	devoe => ww_devoe,
	o => \end_B[2]~output_o\);

\end_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	devoe => ww_devoe,
	o => \end_B[3]~output_o\);

\end_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \end_B[4]~output_o\);

\end_C[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~22_combout\,
	devoe => ww_devoe,
	o => \end_C[0]~output_o\);

\end_C[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~22_combout\,
	devoe => ww_devoe,
	o => \end_C[1]~output_o\);

\end_C[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~22_combout\,
	devoe => ww_devoe,
	o => \end_C[2]~output_o\);

\end_C[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~11_combout\,
	devoe => ww_devoe,
	o => \end_C[3]~output_o\);

\end_C[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \processador|FD|fetchInstruction|ROM|memROM~22_combout\,
	devoe => ww_devoe,
	o => \end_C[4]~output_o\);

\clock~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clock,
	o => \clock~input_o\);

\processador|FD|BancoReg|registrador~2235\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2235_combout\ = !\processador|FD|muxULAram|saida_MUX[4]~6_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[4]~6_combout\,
	combout => \processador|FD|BancoReg|registrador~2235_combout\);

\processador|FD|mux_R31|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_R31|saida_MUX[3]~3_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|mux_R31|saida_MUX[3]~3_combout\);

\processador|FD|fetchInstruction|ROM|memROM~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~26_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (\processador|FD|fetchInstruction|PC|DOUT\(5))))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(5) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)))) # (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011100000101110001110000010111000111000001011100011100000101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~26_combout\);

\processador|FD|fetchInstruction|ROM|memROM~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~1_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & (((\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011111000000100001111100000010000111110000001000011111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~1_combout\);

\processador|FD|fetchInstruction|ROM|memROM~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~4_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (!\processador|FD|fetchInstruction|PC|DOUT\(5) & 
-- !\processador|FD|fetchInstruction|PC|DOUT\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~4_combout\);

\processador|FD|fetchInstruction|ROM|memROM~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~5_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (\processador|FD|fetchInstruction|PC|DOUT\(4))))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & \processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110010010000001011001001000000101100100100000010110010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~5_combout\);

\processador|UC|palavraControle[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[9]~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & 
-- ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000010000000000010000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|palavraControle[9]~0_combout\);

\processador|UC|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal3~0_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & \processador|UC|palavraControle[9]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[9]~0_combout\,
	combout => \processador|UC|Equal3~0_combout\);

\processador|UC|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal3~1_combout\ = ( \processador|UC|Equal3~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000001100000000000000000000001110000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datae => \processador|UC|ALT_INV_Equal3~0_combout\,
	combout => \processador|UC|Equal3~1_combout\);

\processador|FD|mux_R31|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_R31|saida_MUX[1]~1_combout\ = ( !\processador|UC|Equal3~1_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # ((!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)) # 
-- (\processador|UC|Equal1~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~26_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111101010000000000000000011111011111010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datab => \processador|UC|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	datae => \processador|UC|ALT_INV_Equal3~1_combout\,
	combout => \processador|FD|mux_R31|saida_MUX[1]~1_combout\);

\processador|FD|fetchInstruction|ROM|memROM~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~24_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~24_combout\);

\processador|FD|mux_R31|saida_MUX[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_R31|saida_MUX[2]~0_combout\ = (!\processador|UC|Equal3~1_combout\ & ((!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|UC|Equal1~0_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~24_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101100000000000110110000000000011011000000000001101100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datad => \processador|UC|ALT_INV_Equal3~1_combout\,
	combout => \processador|FD|mux_R31|saida_MUX[2]~0_combout\);

\processador|UC|palavraControle[9]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[9]~4_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(3) & ( (((!\processador|FD|fetchInstruction|PC|DOUT\(5)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(6))) # (\processador|FD|fetchInstruction|PC|DOUT\(7)) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(3) & ( (((!\processador|FD|fetchInstruction|PC|DOUT\(2)) 
-- # (!\processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(6))) # (\processador|FD|fetchInstruction|PC|DOUT\(7)) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(3) & ( ((!\processador|FD|fetchInstruction|PC|DOUT\(6) $ (!\processador|FD|fetchInstruction|PC|DOUT\(2))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111110111111111111111111111111111111111111101111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	combout => \processador|UC|palavraControle[9]~4_combout\);

\processador|FD|BancoReg|registrador~2210\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2210_combout\ = (!\processador|UC|Equal3~1_combout\ & (\processador|UC|palavraControle[9]~4_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\) # (\processador|UC|Equal1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011010000000000001101000000000000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|UC|ALT_INV_Equal3~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~2210_combout\);

\processador|FD|fetchInstruction|ROM|memROM~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~25_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000010010100000000001001010000000000100101000000000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~25_combout\);

\processador|FD|mux_R31|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_R31|saida_MUX[0]~2_combout\ = ( !\processador|UC|Equal3~1_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # ((!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~21_combout\)) # 
-- (\processador|UC|Equal1~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~25_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111101010000000000000000011111011111010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datab => \processador|UC|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|UC|ALT_INV_Equal3~1_combout\,
	combout => \processador|FD|mux_R31|saida_MUX[0]~2_combout\);

\processador|FD|BancoReg|registrador~2218\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2218_combout\ = (!\processador|FD|mux_R31|saida_MUX[2]~0_combout\ & (\processador|FD|BancoReg|registrador~2210_combout\ & !\processador|FD|mux_R31|saida_MUX[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~2210_combout\,
	datac => \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \processador|FD|BancoReg|registrador~2218_combout\);

\processador|FD|BancoReg|registrador~2221\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2221_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2218_combout\,
	combout => \processador|FD|BancoReg|registrador~2221_combout\);

\processador|FD|BancoReg|registrador~458\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2235_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~458_q\);

\processador|FD|BancoReg|registrador~2222\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2222_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2218_combout\,
	combout => \processador|FD|BancoReg|registrador~2222_combout\);

\processador|FD|BancoReg|registrador~522\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~522_q\);

\processador|FD|fetchInstruction|ROM|memROM~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(7))) # (\processador|FD|fetchInstruction|PC|DOUT\(6)) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (!\processador|FD|fetchInstruction|PC|DOUT\(3))) # (\processador|FD|fetchInstruction|PC|DOUT\(7))) # (\processador|FD|fetchInstruction|PC|DOUT\(6)) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) 
-- & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (((\processador|FD|fetchInstruction|PC|DOUT\(3)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(7))) # (\processador|FD|fetchInstruction|PC|DOUT\(6)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111111111111111111111111111111101111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~27_combout\);

\processador|FD|fetchInstruction|ROM|memROM~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~28_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (!\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( 
-- !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100000000000000000000000100000001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~28_combout\);

\processador|FD|BancoReg|registrador~1601\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1601_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~522_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|registrador~458_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~458_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~522_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1601_combout\);

\processador|FD|BancoReg|registrador~2215\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2215_combout\ = ( \processador|FD|mux_R31|saida_MUX[0]~2_combout\ & ( (\processador|FD|mux_R31|saida_MUX[2]~0_combout\ & (\processador|FD|BancoReg|registrador~2210_combout\ & 
-- (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & \processador|FD|mux_R31|saida_MUX[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~2210_combout\,
	datac => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datad => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datae => \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \processador|FD|BancoReg|registrador~2215_combout\);

\processador|FD|BancoReg|registrador~298\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~298_q\);

\processador|FD|BancoReg|registrador~2212\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2212_combout\ = (\processador|FD|mux_R31|saida_MUX[2]~0_combout\ & (\processador|FD|BancoReg|registrador~2210_combout\ & !\processador|FD|mux_R31|saida_MUX[0]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~2210_combout\,
	datac => \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \processador|FD|BancoReg|registrador~2212_combout\);

\processador|FD|BancoReg|registrador~2216\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2216_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2212_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2212_combout\,
	combout => \processador|FD|BancoReg|registrador~2216_combout\);

\processador|FD|BancoReg|registrador~330\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~330_q\);

\processador|FD|BancoReg|registrador~2217\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2217_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2212_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2212_combout\,
	combout => \processador|FD|BancoReg|registrador~2217_combout\);

\processador|FD|BancoReg|registrador~394\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~394_q\);

\processador|FD|BancoReg|registrador~1599\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1599_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~394_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~298_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~330_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~298_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~330_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~394_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1599_combout\);

\processador|FD|BancoReg|registrador~2220\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2220_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2218_combout\,
	combout => \processador|FD|BancoReg|registrador~2220_combout\);

\processador|FD|BancoReg|registrador~266\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~266_q\);

\processador|FD|BancoReg|registrador~1600\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1600_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~266_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~202_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~202_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~266_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1600_combout\);

\processador|FD|fetchInstruction|ROM|memROM~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~23_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( \processador|FD|fetchInstruction|PC|DOUT\(7) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( 
-- \processador|FD|fetchInstruction|PC|DOUT\(7) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~23_combout\);

\processador|FD|BancoReg|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|Equal0~0_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\)) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~26_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # (!\processador|FD|fetchInstruction|ROM|memROM~25_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001000000010000000110000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~25_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~26_combout\,
	combout => \processador|FD|BancoReg|Equal0~0_combout\);

\processador|FD|BancoReg|registrador~2211\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2211_combout\ = ( \processador|FD|mux_R31|saida_MUX[0]~2_combout\ & ( (\processador|FD|mux_R31|saida_MUX[2]~0_combout\ & (\processador|FD|BancoReg|registrador~2210_combout\ & 
-- (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & \processador|FD|mux_R31|saida_MUX[1]~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[2]~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~2210_combout\,
	datac => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datad => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datae => \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \processador|FD|BancoReg|registrador~2211_combout\);

\processador|FD|BancoReg|registrador~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~42_q\);

\processador|FD|BancoReg|registrador~2213\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2213_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2212_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2212_combout\,
	combout => \processador|FD|BancoReg|registrador~2213_combout\);

\processador|FD|BancoReg|registrador~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~74_q\);

\processador|FD|BancoReg|registrador~2214\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2214_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2212_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2212_combout\,
	combout => \processador|FD|BancoReg|registrador~2214_combout\);

\processador|FD|BancoReg|registrador~138\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~138_q\);

\processador|FD|BancoReg|registrador~1598\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1598_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~138_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~42_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~74_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~42_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~74_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~138_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1598_combout\);

\processador|FD|BancoReg|saidaB[4]~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[4]~104_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1599_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1598_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1601_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1600_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1601_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1599_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1600_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1598_combout\,
	combout => \processador|FD|BancoReg|saidaB[4]~104_combout\);

\processador|FD|fetchInstruction|ROM|memROM~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~14_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(5) & (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(5) & ((\processador|FD|fetchInstruction|PC|DOUT\(3))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010011000001010101001100000101010100110000010101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~14_combout\);

\processador|FD|fetchInstruction|ROM|memROM~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~20_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & \processador|FD|fetchInstruction|ROM|memROM~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~20_combout\);

\processador|FD|saida_ext[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[4]~4_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~20_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[4]~4_combout\);

\processador|FD|BancoReg|registrador~137\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~137_q\);

\processador|FD|BancoReg|registrador~2234\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2234_combout\ = !\processador|FD|muxULAram|saida_MUX[3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \processador|FD|BancoReg|registrador~2234_combout\);

\processador|FD|BancoReg|registrador~393\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2234_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~393_q\);

\processador|FD|BancoReg|registrador~265\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~265_q\);

\processador|FD|BancoReg|registrador~521\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~521_q\);

\processador|FD|BancoReg|registrador~1597\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1597_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~265_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~521_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~137_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- !\processador|FD|BancoReg|registrador~393_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~137_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~393_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~265_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~521_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1597_combout\);

\processador|FD|BancoReg|registrador~1588\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1588_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1588_combout\);

\processador|FD|BancoReg|registrador~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~73_q\);

\processador|FD|BancoReg|registrador~2233\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2233_combout\ = !\processador|FD|muxULAram|saida_MUX[3]~5_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[3]~5_combout\,
	combout => \processador|FD|BancoReg|registrador~2233_combout\);

\processador|FD|BancoReg|registrador~329\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2233_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~329_q\);

\processador|FD|BancoReg|registrador~2219\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2219_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & \processador|FD|BancoReg|registrador~2218_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2218_combout\,
	combout => \processador|FD|BancoReg|registrador~2219_combout\);

\processador|FD|BancoReg|registrador~201\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~201_q\);

\processador|FD|BancoReg|registrador~457\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~457_q\);

\processador|FD|BancoReg|registrador~1596\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1596_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~201_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~457_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~73_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- !\processador|FD|BancoReg|registrador~329_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~73_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~329_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~201_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~457_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1596_combout\);

\processador|FD|BancoReg|registrador~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~41_q\);

\processador|FD|BancoReg|registrador~297\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~297_q\);

\processador|FD|BancoReg|registrador~1595\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1595_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~41_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~297_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~41_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~297_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1595_combout\);

\processador|FD|BancoReg|saidaB[3]~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[3]~108_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1596_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1595_combout\))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1597_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1588_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010110101111001001110010011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1597_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1588_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1596_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1595_combout\,
	combout => \processador|FD|BancoReg|saidaB[3]~108_combout\);

\processador|FD|fetchInstruction|ROM|memROM~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~13_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # (\processador|FD|fetchInstruction|PC|DOUT\(3)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|PC|DOUT\(5)))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((\processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~13_combout\);

\processador|FD|saida_ext[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[3]~3_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~13_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[3]~3_combout\);

\processador|FD|BancoReg|registrador~2232\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2232_combout\ = !\processador|FD|muxULAram|saida_MUX[2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[2]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~2232_combout\);

\processador|FD|BancoReg|registrador~456\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2232_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~456_q\);

\processador|FD|BancoReg|registrador~520\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~520_q\);

\processador|FD|BancoReg|registrador~1594\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1594_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~520_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( 
-- !\processador|FD|BancoReg|registrador~456_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~456_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~520_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1594_combout\);

\processador|FD|BancoReg|registrador~296\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~296_q\);

\processador|FD|BancoReg|registrador~328\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~328_q\);

\processador|FD|BancoReg|registrador~2231\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2231_combout\ = !\processador|FD|muxULAram|saida_MUX[2]~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[2]~4_combout\,
	combout => \processador|FD|BancoReg|registrador~2231_combout\);

\processador|FD|BancoReg|registrador~392\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2231_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~392_q\);

\processador|FD|BancoReg|registrador~1592\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1592_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|registrador~392_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~296_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~328_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010111111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~296_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~328_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~392_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1592_combout\);

\processador|FD|BancoReg|registrador~200\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~200_q\);

\processador|FD|BancoReg|registrador~264\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~264_q\);

\processador|FD|BancoReg|registrador~1593\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1593_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~264_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~200_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~200_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~264_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1593_combout\);

\processador|FD|BancoReg|registrador~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~40_q\);

\processador|FD|BancoReg|registrador~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~72_q\);

\processador|FD|BancoReg|registrador~136\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~136_q\);

\processador|FD|BancoReg|registrador~1591\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1591_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~136_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~40_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~72_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~40_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~72_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~136_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1591_combout\);

\processador|FD|BancoReg|saidaB[2]~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[2]~112_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1592_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1591_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1594_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1593_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1594_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1592_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1593_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1591_combout\,
	combout => \processador|FD|BancoReg|saidaB[2]~112_combout\);

\processador|FD|fetchInstruction|ROM|memROM~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~19_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000100010000000000010001000000010000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~19_combout\);

\processador|FD|saida_ext[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[2]~2_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~19_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[2]~2_combout\);

\processador|FD|fetchInstruction|ROM|memROM~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~9_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) 
-- # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000010001000100010001000000010001000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~9_combout\);

\processador|UC|UC_ULA|Functcrtl~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl~0_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|UC|UC_ULA|Functcrtl~0_combout\);

\processador|UC|UC_ULA|Functcrtl~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl~1_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000100100000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|UC|UC_ULA|Functcrtl~1_combout\);

\processador|UC|UC_ULA|Functcrtl[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl[2]~2_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011000000000000000000000000000000110000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|UC|UC_ULA|Functcrtl[2]~2_combout\);

\processador|UC|UC_ULA|comb~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~6_combout\ = (!\processador|UC|UC_ULA|Functcrtl~1_combout\ & (((\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & \processador|UC|UC_ULA|Functcrtl~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011110000000100001111000000010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~6_combout\);

\processador|UC|UC_ULA|comb~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~0_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|comb~0_combout\);

\processador|UC|UC_ULA|Functcrtl[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|UC|UC_ULA|Functcrtl[2]~3_combout\);

\processador|UC|UC_ULA|comb~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~5_combout\ = ( \processador|UC|UC_ULA|comb~0_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( ((!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # 
-- (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) # (\processador|UC|UC_ULA|Functcrtl~1_combout\) ) ) ) # ( !\processador|UC|UC_ULA|comb~0_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( ((!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) # (\processador|UC|UC_ULA|Functcrtl~1_combout\) ) ) ) # ( \processador|UC|UC_ULA|comb~0_combout\ & ( 
-- !\processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( ((!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) # 
-- (\processador|UC|UC_ULA|Functcrtl~1_combout\) ) ) ) # ( !\processador|UC|UC_ULA|comb~0_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( \processador|UC|UC_ULA|Functcrtl~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111011110000111111101111000011111110111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_comb~0_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~3_combout\,
	combout => \processador|UC|UC_ULA|comb~5_combout\);

\processador|UC|UC_ULA|Functcrtl[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(2) = ( \processador|UC|UC_ULA|comb~6_combout\ & ( !\processador|UC|UC_ULA|comb~5_combout\ ) ) # ( !\processador|UC|UC_ULA|comb~6_combout\ & ( !\processador|UC|UC_ULA|comb~5_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datae => \processador|UC|UC_ULA|ALT_INV_comb~6_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~5_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(2));

\processador|UC|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal0~0_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (!\processador|FD|fetchInstruction|PC|DOUT\(4))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|UC|Equal0~0_combout\);

\processador|FD|saida_ext[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[1]~1_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[1]~1_combout\);

\processador|FD|BancoReg|registrador~199\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~199_q\);

\processador|FD|BancoReg|registrador~263\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~263_q\);

\processador|FD|fetchInstruction|ROM|memROM~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~7_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000000100010001000000000000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~7_combout\);

\processador|FD|fetchInstruction|ROM|memROM~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~11_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (!\processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((\processador|FD|fetchInstruction|PC|DOUT\(3)) # (\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000100010000000000000001000100010001000100010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~11_combout\);

\processador|FD|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal3~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(4) & ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & ((!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(3))) # (\processador|FD|fetchInstruction|PC|DOUT\(6) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(3))))) ) ) ) # ( 
-- \processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(3)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(4) & ( !\processador|FD|fetchInstruction|PC|DOUT\(5) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- !\processador|FD|fetchInstruction|PC|DOUT\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000001000000000000000000000001000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|Equal3~0_combout\);

\processador|FD|fetchInstruction|ROM|memROM~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~18_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(5) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(6)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(6)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~18_combout\);

\processador|FD|mux_JR|saida_MUX[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_JR|saida_MUX[2]~3_combout\ = ( \processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout\ ) ) # ( !\processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout\ ) ) # ( 
-- \processador|FD|Equal3~0_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~18_combout\ & ( (!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datae => \processador|FD|ALT_INV_Equal3~0_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	combout => \processador|FD|mux_JR|saida_MUX[2]~3_combout\);

\processador|FD|fetchInstruction|ROM|memROM~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~16_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~16_combout\);

\processador|FD|mux_JR|saida_MUX[4]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_JR|saida_MUX[4]~1_combout\ = ( \processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout\ ) ) # ( !\processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout\ ) ) # ( 
-- \processador|FD|Equal3~0_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~16_combout\ & ( (!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datae => \processador|FD|ALT_INV_Equal3~0_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	combout => \processador|FD|mux_JR|saida_MUX[4]~1_combout\);

\processador|FD|BancoReg|registrador~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~71_q\);

\processador|FD|BancoReg|registrador~135\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~135_q\);

\processador|FD|BancoReg|registrador~2178\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2178_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~135_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~39_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~71_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~71_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~135_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~39_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2178_combout\);

\processador|FD|BancoReg|registrador~1547\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1547_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2178_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~263_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2178_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~199_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~199_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~263_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2178_combout\,
	combout => \processador|FD|BancoReg|registrador~1547_combout\);

\processador|FD|BancoReg|registrador~2230\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2230_combout\ = !\processador|FD|muxULAram|saida_MUX[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2230_combout\);

\processador|FD|BancoReg|registrador~455\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2230_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~455_q\);

\processador|FD|BancoReg|registrador~519\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~519_q\);

\processador|FD|BancoReg|registrador~2229\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2229_combout\ = !\processador|FD|muxULAram|saida_MUX[1]~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|muxULAram|ALT_INV_saida_MUX[1]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2229_combout\);

\processador|FD|BancoReg|registrador~327\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|registrador~2229_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~327_q\);

\processador|FD|BancoReg|registrador~391\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~391_q\);

\processador|FD|BancoReg|registrador~295\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~295_q\);

\processador|FD|BancoReg|registrador~2182\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2182_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\) # (\processador|FD|BancoReg|registrador~391_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~295_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (!\processador|FD|BancoReg|registrador~327_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010111111110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~327_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~391_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~295_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2182_combout\);

\processador|FD|BancoReg|registrador~1551\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1551_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2182_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~519_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2182_combout\ & ( (!\processador|FD|BancoReg|registrador~455_q\) # 
-- (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~455_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~519_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2182_combout\,
	combout => \processador|FD|BancoReg|registrador~1551_combout\);

\processador|FD|BancoReg|registrador~2223\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2223_combout\ = (!\processador|UC|Equal3~1_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\) # (\processador|UC|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110100000000110111010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|UC|ALT_INV_Equal3~1_combout\,
	combout => \processador|FD|BancoReg|registrador~2223_combout\);

\processador|FD|BancoReg|registrador~2224\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2224_combout\ = (\processador|UC|palavraControle[9]~4_combout\ & !\processador|FD|mux_R31|saida_MUX[0]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[9]~4_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[0]~2_combout\,
	combout => \processador|FD|BancoReg|registrador~2224_combout\);

\processador|FD|BancoReg|registrador~2225\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2225_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & (!\processador|FD|BancoReg|registrador~2223_combout\ & 
-- \processador|FD|BancoReg|registrador~2224_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000001000000000000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2223_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~2224_combout\,
	combout => \processador|FD|BancoReg|registrador~2225_combout\);

\processador|FD|BancoReg|registrador~711\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~711_q\);

\processador|FD|BancoReg|registrador~2226\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2226_combout\ = (!\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & (!\processador|FD|BancoReg|registrador~2223_combout\ & 
-- \processador|FD|BancoReg|registrador~2224_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2223_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~2224_combout\,
	combout => \processador|FD|BancoReg|registrador~2226_combout\);

\processador|FD|BancoReg|registrador~775\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~775_q\);

\processador|FD|BancoReg|registrador~2186\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2186_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2186_combout\);

\processador|FD|BancoReg|registrador~1555\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1555_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2186_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~775_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2186_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~711_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~711_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~775_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2186_combout\,
	combout => \processador|FD|BancoReg|registrador~1555_combout\);

\processador|FD|BancoReg|registrador~2227\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2227_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & (!\processador|FD|BancoReg|registrador~2223_combout\ & 
-- \processador|FD|BancoReg|registrador~2224_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2223_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~2224_combout\,
	combout => \processador|FD|BancoReg|registrador~2227_combout\);

\processador|FD|BancoReg|registrador~967\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~967_q\);

\processador|FD|BancoReg|registrador~2228\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2228_combout\ = (\processador|FD|mux_R31|saida_MUX[3]~3_combout\ & (!\processador|FD|mux_R31|saida_MUX[1]~1_combout\ & (!\processador|FD|BancoReg|registrador~2223_combout\ & 
-- \processador|FD|BancoReg|registrador~2224_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000000000000100000000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_R31|ALT_INV_saida_MUX[3]~3_combout\,
	datab => \processador|FD|mux_R31|ALT_INV_saida_MUX[1]~1_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~2223_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~2224_combout\,
	combout => \processador|FD|BancoReg|registrador~2228_combout\);

\processador|FD|BancoReg|registrador~1031\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1031_q\);

\processador|FD|BancoReg|registrador~2190\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2190_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2190_combout\);

\processador|FD|BancoReg|registrador~1559\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1559_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2190_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1031_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2190_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~967_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~967_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1031_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2190_combout\,
	combout => \processador|FD|BancoReg|registrador~1559_combout\);

\processador|FD|fetchInstruction|ROM|memROM~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~15_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # (\processador|FD|fetchInstruction|PC|DOUT\(3))))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101111111110000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~15_combout\);

\processador|FD|mux_JR|saida_MUX[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_JR|saida_MUX[3]~0_combout\ = ( \processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout\ ) ) # ( !\processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout\ ) ) # ( 
-- \processador|FD|Equal3~0_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~15_combout\ & ( (!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datae => \processador|FD|ALT_INV_Equal3~0_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\,
	combout => \processador|FD|mux_JR|saida_MUX[3]~0_combout\);

\processador|FD|BancoReg|registrador~1563\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1563_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1559_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1555_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1551_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1547_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1547_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1551_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1555_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1559_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1563_combout\);

\processador|FD|BancoReg|saidaA[1]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[1]~4_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1563_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1563_combout\,
	combout => \processador|FD|BancoReg|saidaA[1]~4_combout\);

\processador|FD|saida_ext[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[0]~0_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[0]~0_combout\);

\processador|UC|UC_ULA|comb~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~4_combout\ = (((\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & \processador|UC|UC_ULA|Functcrtl~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl[2]~2_combout\)) # (\processador|UC|UC_ULA|Functcrtl~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111111111000111111111111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	combout => \processador|UC|UC_ULA|comb~4_combout\);

\processador|UC|UC_ULA|comb~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~3_combout\ = ( \processador|UC|UC_ULA|comb~0_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( (!\processador|UC|UC_ULA|Functcrtl~1_combout\ & (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) ) ) ) # ( !\processador|UC|UC_ULA|comb~0_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( 
-- (!\processador|UC|UC_ULA|Functcrtl~1_combout\ & (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) ) ) ) # ( 
-- \processador|UC|UC_ULA|comb~0_combout\ & ( !\processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( (!\processador|UC|UC_ULA|Functcrtl~1_combout\ & (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # 
-- (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111000000000000011100000000000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_comb~0_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~3_combout\,
	combout => \processador|UC|UC_ULA|comb~3_combout\);

\processador|UC|UC_ULA|Functcrtl[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(1) = ( \processador|UC|UC_ULA|comb~4_combout\ & ( !\processador|UC|UC_ULA|comb~3_combout\ ) ) # ( !\processador|UC|UC_ULA|comb~4_combout\ & ( !\processador|UC|UC_ULA|comb~3_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(1),
	datae => \processador|UC|UC_ULA|ALT_INV_comb~4_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~3_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(1));

\processador|UC|UC_ULA|ULActrl[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[1]~3_combout\ = (\processador|UC|UC_ULA|ULActrl[2]~2_combout\ & (!\processador|UC|Equal0~0_combout\ & !\processador|UC|UC_ULA|Functcrtl\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(1),
	combout => \processador|UC|UC_ULA|ULActrl[1]~3_combout\);

\processador|FD|BancoReg|registrador~165\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~165_q\);

\processador|FD|BancoReg|registrador~421\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~421_q\);

\processador|FD|BancoReg|registrador~293\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~293_q\);

\processador|FD|BancoReg|registrador~549\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~549_q\);

\processador|FD|BancoReg|registrador~1697\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1697_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~293_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~549_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~165_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~421_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~165_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~421_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~293_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~549_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1697_combout\);

\processador|FD|BancoReg|registrador~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~69_q\);

\processador|FD|BancoReg|registrador~325\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~325_q\);

\processador|FD|BancoReg|registrador~1695\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1695_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~69_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~325_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~69_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~325_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1695_combout\);

\processador|FD|BancoReg|registrador~101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~101_q\);

\processador|FD|BancoReg|registrador~357\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~357_q\);

\processador|FD|BancoReg|registrador~229\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~229_q\);

\processador|FD|BancoReg|registrador~485\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~485_q\);

\processador|FD|BancoReg|registrador~1696\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1696_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~229_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~485_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~101_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~357_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~101_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~357_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~229_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~485_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1696_combout\);

\processador|FD|BancoReg|saidaB[31]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[31]~4_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1697_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1696_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1695_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1697_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1695_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1696_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[31]~4_combout\);

\processador|FD|fetchInstruction|ROM|memROM~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~10_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (((\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4)))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # ((!\processador|FD|fetchInstruction|PC|DOUT\(2) & \processador|FD|fetchInstruction|PC|DOUT\(5)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110001111110001111000111111000111100011111100011110001111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~10_combout\);

\processador|FD|saida_ext[21]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[21]~16_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[21]~16_combout\);

\processador|FD|saida_ext[21]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[21]~17_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|saida_ext[21]~16_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|ALT_INV_saida_ext[21]~16_combout\,
	combout => \processador|FD|saida_ext[21]~17_combout\);

\processador|FD|BancoReg|registrador~996\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~996_q\);

\processador|FD|BancoReg|registrador~1060\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1060_q\);

\processador|FD|BancoReg|registrador~1726\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1726_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1726_combout\);

\processador|FD|BancoReg|registrador~1090\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1090_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1726_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1060_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1726_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~996_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~996_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1060_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1726_combout\,
	combout => \processador|FD|BancoReg|registrador~1090_combout\);

\processador|FD|BancoReg|registrador~740\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~740_q\);

\processador|FD|BancoReg|registrador~804\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~804_q\);

\processador|FD|BancoReg|registrador~1722\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1722_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1722_combout\);

\processador|FD|BancoReg|registrador~1086\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1086_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1722_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~804_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1722_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~740_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~740_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~804_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1722_combout\,
	combout => \processador|FD|BancoReg|registrador~1086_combout\);

\processador|FD|BancoReg|registrador~548\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~548_q\);

\processador|FD|BancoReg|registrador~356\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~356_q\);

\processador|FD|BancoReg|registrador~420\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~420_q\);

\processador|FD|BancoReg|registrador~324\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~324_q\);

\processador|FD|BancoReg|registrador~1718\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1718_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~420_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~324_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~356_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~356_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~420_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~324_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1718_combout\);

\processador|FD|BancoReg|registrador~1082\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1082_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1718_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~548_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1718_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~484_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~484_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~548_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1718_combout\,
	combout => \processador|FD|BancoReg|registrador~1082_combout\);

\processador|FD|BancoReg|registrador~228\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~228_q\);

\processador|FD|BancoReg|registrador~292\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~292_q\);

\processador|FD|BancoReg|registrador~100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~100_q\);

\processador|FD|BancoReg|registrador~164\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~164_q\);

\processador|FD|BancoReg|registrador~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~68_q\);

\processador|FD|BancoReg|registrador~1714\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1714_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~164_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~68_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~100_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~100_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~164_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~68_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1714_combout\);

\processador|FD|BancoReg|registrador~1078\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1078_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1714_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~292_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1714_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~228_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~228_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~292_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1714_combout\,
	combout => \processador|FD|BancoReg|registrador~1078_combout\);

\processador|FD|BancoReg|saidaA[30]~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[30]~99_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1078_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1086_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1082_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1090_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1090_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1086_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1082_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1078_combout\,
	combout => \processador|FD|BancoReg|saidaA[30]~99_combout\);

\processador|FD|BancoReg|registrador~995\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~995_q\);

\processador|FD|BancoReg|registrador~1059\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1059_q\);

\processador|FD|BancoReg|registrador~1742\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1742_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1742_combout\);

\processador|FD|BancoReg|registrador~1106\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1106_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1742_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1059_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1742_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~995_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~995_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1059_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1742_combout\,
	combout => \processador|FD|BancoReg|registrador~1106_combout\);

\processador|FD|BancoReg|registrador~739\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~739_q\);

\processador|FD|BancoReg|registrador~803\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~803_q\);

\processador|FD|BancoReg|registrador~1738\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1738_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1738_combout\);

\processador|FD|BancoReg|registrador~1102\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1102_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1738_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~803_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1738_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~739_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~739_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~803_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1738_combout\,
	combout => \processador|FD|BancoReg|registrador~1102_combout\);

\processador|FD|BancoReg|registrador~483\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~483_q\);

\processador|FD|BancoReg|registrador~547\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~547_q\);

\processador|FD|BancoReg|registrador~355\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~355_q\);

\processador|FD|BancoReg|registrador~419\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~419_q\);

\processador|FD|BancoReg|registrador~323\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~323_q\);

\processador|FD|BancoReg|registrador~1734\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1734_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~419_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~323_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~355_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~355_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~419_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~323_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1734_combout\);

\processador|FD|BancoReg|registrador~1098\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1098_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1734_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~547_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1734_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~483_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~483_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~547_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1734_combout\,
	combout => \processador|FD|BancoReg|registrador~1098_combout\);

\processador|FD|BancoReg|registrador~227\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~227_q\);

\processador|FD|BancoReg|registrador~291\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~291_q\);

\processador|FD|BancoReg|registrador~99\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~99_q\);

\processador|FD|BancoReg|registrador~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~67_q\);

\processador|FD|BancoReg|registrador~1730\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1730_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~163_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~67_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~99_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~99_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~163_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~67_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1730_combout\);

\processador|FD|BancoReg|registrador~1094\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1094_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1730_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~291_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1730_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~227_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~227_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~291_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1730_combout\,
	combout => \processador|FD|BancoReg|registrador~1094_combout\);

\processador|FD|BancoReg|saidaA[29]~95\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[29]~95_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1094_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1102_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1098_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1106_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1106_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1102_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1098_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1094_combout\,
	combout => \processador|FD|BancoReg|saidaA[29]~95_combout\);

\processador|FD|BancoReg|registrador~994\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~994_q\);

\processador|FD|BancoReg|registrador~1058\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1058_q\);

\processador|FD|BancoReg|registrador~1758\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1758_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1758_combout\);

\processador|FD|BancoReg|registrador~1122\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1122_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1758_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1058_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1758_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~994_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~994_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1058_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1758_combout\,
	combout => \processador|FD|BancoReg|registrador~1122_combout\);

\processador|FD|BancoReg|registrador~738\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~738_q\);

\processador|FD|BancoReg|registrador~802\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~802_q\);

\processador|FD|BancoReg|registrador~1754\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1754_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1754_combout\);

\processador|FD|BancoReg|registrador~1118\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1118_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1754_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~802_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1754_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~738_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~738_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~802_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1754_combout\,
	combout => \processador|FD|BancoReg|registrador~1118_combout\);

\processador|FD|BancoReg|registrador~546\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~546_q\);

\processador|FD|BancoReg|registrador~354\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~354_q\);

\processador|FD|BancoReg|registrador~418\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~418_q\);

\processador|FD|BancoReg|registrador~322\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~322_q\);

\processador|FD|BancoReg|registrador~1750\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1750_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~418_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~322_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~354_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~354_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~418_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~322_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1750_combout\);

\processador|FD|BancoReg|registrador~1114\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1114_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1750_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~546_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1750_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~482_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~482_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~546_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1750_combout\,
	combout => \processador|FD|BancoReg|registrador~1114_combout\);

\processador|FD|BancoReg|registrador~226\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~226_q\);

\processador|FD|BancoReg|registrador~290\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~290_q\);

\processador|FD|BancoReg|registrador~98\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~98_q\);

\processador|FD|BancoReg|registrador~162\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~162_q\);

\processador|FD|BancoReg|registrador~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~66_q\);

\processador|FD|BancoReg|registrador~1746\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1746_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~162_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~66_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~98_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~98_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~162_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~66_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1746_combout\);

\processador|FD|BancoReg|registrador~1110\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1110_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1746_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~290_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1746_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~226_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~226_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~290_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1746_combout\,
	combout => \processador|FD|BancoReg|registrador~1110_combout\);

\processador|FD|BancoReg|saidaA[28]~91\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[28]~91_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1110_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1118_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1114_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1122_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1122_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1118_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1114_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1110_combout\,
	combout => \processador|FD|BancoReg|saidaA[28]~91_combout\);

\processador|FD|BancoReg|registrador~993\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~993_q\);

\processador|FD|BancoReg|registrador~1057\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1057_q\);

\processador|FD|BancoReg|registrador~1774\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1774_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1774_combout\);

\processador|FD|BancoReg|registrador~1138\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1138_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1774_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1057_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1774_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~993_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~993_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1057_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1774_combout\,
	combout => \processador|FD|BancoReg|registrador~1138_combout\);

\processador|FD|BancoReg|registrador~737\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~737_q\);

\processador|FD|BancoReg|registrador~801\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~801_q\);

\processador|FD|BancoReg|registrador~1770\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1770_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1770_combout\);

\processador|FD|BancoReg|registrador~1134\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1134_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1770_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~801_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1770_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~737_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~737_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~801_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1770_combout\,
	combout => \processador|FD|BancoReg|registrador~1134_combout\);

\processador|FD|BancoReg|registrador~481\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~481_q\);

\processador|FD|BancoReg|registrador~545\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~545_q\);

\processador|FD|BancoReg|registrador~353\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~353_q\);

\processador|FD|BancoReg|registrador~417\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~417_q\);

\processador|FD|BancoReg|registrador~321\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~321_q\);

\processador|FD|BancoReg|registrador~1766\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1766_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~417_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~321_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~353_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~353_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~417_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~321_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1766_combout\);

\processador|FD|BancoReg|registrador~1130\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1130_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1766_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~545_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1766_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~481_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~481_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~545_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1766_combout\,
	combout => \processador|FD|BancoReg|registrador~1130_combout\);

\processador|FD|BancoReg|registrador~225\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~225_q\);

\processador|FD|BancoReg|registrador~289\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~289_q\);

\processador|FD|BancoReg|registrador~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~97_q\);

\processador|FD|BancoReg|registrador~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~65_q\);

\processador|FD|BancoReg|registrador~1762\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1762_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~161_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~65_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~97_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~97_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~161_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~65_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1762_combout\);

\processador|FD|BancoReg|registrador~1126\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1126_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1762_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~289_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1762_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~225_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~225_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~289_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1762_combout\,
	combout => \processador|FD|BancoReg|registrador~1126_combout\);

\processador|FD|BancoReg|saidaA[27]~87\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[27]~87_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1126_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1134_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1130_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1138_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1138_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1134_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1130_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1126_combout\,
	combout => \processador|FD|BancoReg|saidaA[27]~87_combout\);

\processador|FD|BancoReg|registrador~992\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~992_q\);

\processador|FD|BancoReg|registrador~1056\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1056_q\);

\processador|FD|BancoReg|registrador~1790\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1790_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1790_combout\);

\processador|FD|BancoReg|registrador~1154\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1154_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1790_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1056_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1790_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~992_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~992_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1056_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1790_combout\,
	combout => \processador|FD|BancoReg|registrador~1154_combout\);

\processador|FD|BancoReg|registrador~736\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~736_q\);

\processador|FD|BancoReg|registrador~800\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~800_q\);

\processador|FD|BancoReg|registrador~1786\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1786_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1786_combout\);

\processador|FD|BancoReg|registrador~1150\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1150_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1786_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~800_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1786_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~736_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~736_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~800_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1786_combout\,
	combout => \processador|FD|BancoReg|registrador~1150_combout\);

\processador|FD|BancoReg|registrador~544\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~544_q\);

\processador|FD|BancoReg|registrador~352\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~352_q\);

\processador|FD|BancoReg|registrador~416\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~416_q\);

\processador|FD|BancoReg|registrador~320\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~320_q\);

\processador|FD|BancoReg|registrador~1782\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1782_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~416_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~320_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~352_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~352_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~416_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~320_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1782_combout\);

\processador|FD|BancoReg|registrador~1146\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1146_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1782_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~544_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1782_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~480_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~480_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~544_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1782_combout\,
	combout => \processador|FD|BancoReg|registrador~1146_combout\);

\processador|FD|BancoReg|registrador~224\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~224_q\);

\processador|FD|BancoReg|registrador~288\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~288_q\);

\processador|FD|BancoReg|registrador~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~96_q\);

\processador|FD|BancoReg|registrador~160\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~160_q\);

\processador|FD|BancoReg|registrador~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~64_q\);

\processador|FD|BancoReg|registrador~1778\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1778_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~160_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~64_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~96_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~96_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~160_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~64_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1778_combout\);

\processador|FD|BancoReg|registrador~1142\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1142_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1778_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~288_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1778_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~224_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~224_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~288_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1778_combout\,
	combout => \processador|FD|BancoReg|registrador~1142_combout\);

\processador|FD|BancoReg|saidaA[26]~83\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[26]~83_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1142_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1150_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1146_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1154_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1154_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1150_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1146_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1142_combout\,
	combout => \processador|FD|BancoReg|saidaA[26]~83_combout\);

\processador|FD|BancoReg|registrador~991\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~991_q\);

\processador|FD|BancoReg|registrador~1055\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1055_q\);

\processador|FD|BancoReg|registrador~1806\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1806_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1806_combout\);

\processador|FD|BancoReg|registrador~1170\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1170_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1806_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1055_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1806_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~991_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~991_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1055_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1806_combout\,
	combout => \processador|FD|BancoReg|registrador~1170_combout\);

\processador|FD|BancoReg|registrador~735\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~735_q\);

\processador|FD|BancoReg|registrador~799\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~799_q\);

\processador|FD|BancoReg|registrador~1802\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1802_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1802_combout\);

\processador|FD|BancoReg|registrador~1166\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1166_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1802_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~799_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1802_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~735_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~735_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~799_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1802_combout\,
	combout => \processador|FD|BancoReg|registrador~1166_combout\);

\processador|FD|BancoReg|registrador~479\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~479_q\);

\processador|FD|BancoReg|registrador~543\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~543_q\);

\processador|FD|BancoReg|registrador~351\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~351_q\);

\processador|FD|BancoReg|registrador~415\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~415_q\);

\processador|FD|BancoReg|registrador~319\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~319_q\);

\processador|FD|BancoReg|registrador~1798\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1798_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~415_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~319_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~351_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~351_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~415_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~319_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1798_combout\);

\processador|FD|BancoReg|registrador~1162\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1162_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1798_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~543_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1798_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~479_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~479_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~543_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1798_combout\,
	combout => \processador|FD|BancoReg|registrador~1162_combout\);

\processador|FD|BancoReg|registrador~223\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~223_q\);

\processador|FD|BancoReg|registrador~287\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~287_q\);

\processador|FD|BancoReg|registrador~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~95_q\);

\processador|FD|BancoReg|registrador~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~63_q\);

\processador|FD|BancoReg|registrador~1794\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1794_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~159_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~63_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~95_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~95_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~159_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~63_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1794_combout\);

\processador|FD|BancoReg|registrador~1158\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1158_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1794_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~287_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1794_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~223_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~223_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~287_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1794_combout\,
	combout => \processador|FD|BancoReg|registrador~1158_combout\);

\processador|FD|BancoReg|saidaA[25]~79\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[25]~79_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1158_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1166_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1162_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1170_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1170_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1166_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1162_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1158_combout\,
	combout => \processador|FD|BancoReg|saidaA[25]~79_combout\);

\processador|FD|BancoReg|registrador~990\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~990_q\);

\processador|FD|BancoReg|registrador~1054\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1054_q\);

\processador|FD|BancoReg|registrador~1822\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1822_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1822_combout\);

\processador|FD|BancoReg|registrador~1186\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1186_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1822_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1054_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1822_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~990_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~990_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1054_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1822_combout\,
	combout => \processador|FD|BancoReg|registrador~1186_combout\);

\processador|FD|BancoReg|registrador~734\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~734_q\);

\processador|FD|BancoReg|registrador~798\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~798_q\);

\processador|FD|BancoReg|registrador~1818\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1818_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1818_combout\);

\processador|FD|BancoReg|registrador~1182\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1182_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1818_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~798_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1818_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~734_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~734_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~798_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1818_combout\,
	combout => \processador|FD|BancoReg|registrador~1182_combout\);

\processador|FD|BancoReg|registrador~542\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~542_q\);

\processador|FD|BancoReg|registrador~350\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~350_q\);

\processador|FD|BancoReg|registrador~414\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~414_q\);

\processador|FD|BancoReg|registrador~318\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~318_q\);

\processador|FD|BancoReg|registrador~1814\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1814_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~414_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~318_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~350_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~350_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~414_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~318_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1814_combout\);

\processador|FD|BancoReg|registrador~1178\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1178_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1814_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~542_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1814_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~478_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~478_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~542_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1814_combout\,
	combout => \processador|FD|BancoReg|registrador~1178_combout\);

\processador|FD|BancoReg|registrador~222\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~222_q\);

\processador|FD|BancoReg|registrador~286\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~286_q\);

\processador|FD|BancoReg|registrador~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~94_q\);

\processador|FD|BancoReg|registrador~158\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~158_q\);

\processador|FD|BancoReg|registrador~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~62_q\);

\processador|FD|BancoReg|registrador~1810\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1810_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~158_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~62_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~94_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~94_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~158_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~62_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1810_combout\);

\processador|FD|BancoReg|registrador~1174\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1174_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1810_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~286_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1810_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~222_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~222_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~286_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1810_combout\,
	combout => \processador|FD|BancoReg|registrador~1174_combout\);

\processador|FD|BancoReg|saidaA[24]~75\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[24]~75_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1174_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1182_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1178_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1186_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1186_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1182_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1178_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1174_combout\,
	combout => \processador|FD|BancoReg|saidaA[24]~75_combout\);

\processador|FD|BancoReg|registrador~989\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~989_q\);

\processador|FD|BancoReg|registrador~1053\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1053_q\);

\processador|FD|BancoReg|registrador~1838\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1838_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1838_combout\);

\processador|FD|BancoReg|registrador~1202\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1202_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1838_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1053_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1838_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~989_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~989_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1053_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1838_combout\,
	combout => \processador|FD|BancoReg|registrador~1202_combout\);

\processador|FD|BancoReg|registrador~733\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~733_q\);

\processador|FD|BancoReg|registrador~797\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~797_q\);

\processador|FD|BancoReg|registrador~1834\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1834_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1834_combout\);

\processador|FD|BancoReg|registrador~1198\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1198_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1834_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~797_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1834_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~733_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~733_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~797_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1834_combout\,
	combout => \processador|FD|BancoReg|registrador~1198_combout\);

\processador|FD|BancoReg|registrador~477\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~477_q\);

\processador|FD|BancoReg|registrador~541\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~541_q\);

\processador|FD|BancoReg|registrador~349\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~349_q\);

\processador|FD|BancoReg|registrador~413\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~413_q\);

\processador|FD|BancoReg|registrador~317\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~317_q\);

\processador|FD|BancoReg|registrador~1830\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1830_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~413_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~317_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~349_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~349_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~413_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~317_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1830_combout\);

\processador|FD|BancoReg|registrador~1194\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1194_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1830_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~541_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1830_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~477_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~477_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~541_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1830_combout\,
	combout => \processador|FD|BancoReg|registrador~1194_combout\);

\processador|FD|BancoReg|registrador~221\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~221_q\);

\processador|FD|BancoReg|registrador~285\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~285_q\);

\processador|FD|BancoReg|registrador~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~93_q\);

\processador|FD|BancoReg|registrador~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~61_q\);

\processador|FD|BancoReg|registrador~1826\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1826_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~157_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~61_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~93_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~93_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~157_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~61_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1826_combout\);

\processador|FD|BancoReg|registrador~1190\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1190_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1826_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~285_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1826_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~221_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~221_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~285_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1826_combout\,
	combout => \processador|FD|BancoReg|registrador~1190_combout\);

\processador|FD|BancoReg|saidaA[23]~71\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[23]~71_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1190_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1198_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1194_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1202_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1202_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1198_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1194_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1190_combout\,
	combout => \processador|FD|BancoReg|saidaA[23]~71_combout\);

\processador|FD|BancoReg|registrador~988\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~988_q\);

\processador|FD|BancoReg|registrador~1052\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1052_q\);

\processador|FD|BancoReg|registrador~1854\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1854_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1854_combout\);

\processador|FD|BancoReg|registrador~1218\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1218_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1854_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1052_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1854_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~988_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~988_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1052_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1854_combout\,
	combout => \processador|FD|BancoReg|registrador~1218_combout\);

\processador|FD|BancoReg|registrador~732\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~732_q\);

\processador|FD|BancoReg|registrador~796\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~796_q\);

\processador|FD|BancoReg|registrador~1850\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1850_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1850_combout\);

\processador|FD|BancoReg|registrador~1214\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1214_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1850_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~796_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1850_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~732_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~732_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~796_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1850_combout\,
	combout => \processador|FD|BancoReg|registrador~1214_combout\);

\processador|FD|BancoReg|registrador~540\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~540_q\);

\processador|FD|BancoReg|registrador~348\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~348_q\);

\processador|FD|BancoReg|registrador~412\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~412_q\);

\processador|FD|BancoReg|registrador~316\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~316_q\);

\processador|FD|BancoReg|registrador~1846\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1846_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~412_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~316_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~348_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~348_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~412_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~316_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1846_combout\);

\processador|FD|BancoReg|registrador~1210\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1210_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1846_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~540_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1846_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~476_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~476_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~540_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1846_combout\,
	combout => \processador|FD|BancoReg|registrador~1210_combout\);

\processador|FD|BancoReg|registrador~220\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~220_q\);

\processador|FD|BancoReg|registrador~284\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~284_q\);

\processador|FD|BancoReg|registrador~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~92_q\);

\processador|FD|BancoReg|registrador~156\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~156_q\);

\processador|FD|BancoReg|registrador~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~60_q\);

\processador|FD|BancoReg|registrador~1842\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1842_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~156_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~60_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~92_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~92_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~156_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~60_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1842_combout\);

\processador|FD|BancoReg|registrador~1206\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1206_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1842_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~284_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1842_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~220_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~220_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~284_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1842_combout\,
	combout => \processador|FD|BancoReg|registrador~1206_combout\);

\processador|FD|BancoReg|saidaA[22]~67\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[22]~67_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1206_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1214_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1210_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1218_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1218_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1214_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1210_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1206_combout\,
	combout => \processador|FD|BancoReg|saidaA[22]~67_combout\);

\processador|FD|BancoReg|registrador~987\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~987_q\);

\processador|FD|BancoReg|registrador~1051\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1051_q\);

\processador|FD|BancoReg|registrador~1870\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1870_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1870_combout\);

\processador|FD|BancoReg|registrador~1234\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1234_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1870_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1051_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1870_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~987_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~987_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1051_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1870_combout\,
	combout => \processador|FD|BancoReg|registrador~1234_combout\);

\processador|FD|BancoReg|registrador~731\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~731_q\);

\processador|FD|BancoReg|registrador~795\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~795_q\);

\processador|FD|BancoReg|registrador~1866\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1866_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1866_combout\);

\processador|FD|BancoReg|registrador~1230\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1230_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1866_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~795_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1866_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~731_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~731_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~795_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1866_combout\,
	combout => \processador|FD|BancoReg|registrador~1230_combout\);

\processador|FD|BancoReg|registrador~475\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~475_q\);

\processador|FD|BancoReg|registrador~539\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~539_q\);

\processador|FD|BancoReg|registrador~347\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~347_q\);

\processador|FD|BancoReg|registrador~411\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~411_q\);

\processador|FD|BancoReg|registrador~315\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~315_q\);

\processador|FD|BancoReg|registrador~1862\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1862_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~411_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~315_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~347_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~347_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~411_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~315_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1862_combout\);

\processador|FD|BancoReg|registrador~1226\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1226_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1862_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~539_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1862_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~475_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~475_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~539_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1862_combout\,
	combout => \processador|FD|BancoReg|registrador~1226_combout\);

\processador|FD|BancoReg|registrador~219\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~219_q\);

\processador|FD|BancoReg|registrador~283\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~283_q\);

\processador|FD|BancoReg|registrador~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~91_q\);

\processador|FD|BancoReg|registrador~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~59_q\);

\processador|FD|BancoReg|registrador~1858\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1858_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~155_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~59_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~91_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~91_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~155_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~59_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1858_combout\);

\processador|FD|BancoReg|registrador~1222\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1222_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1858_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~283_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1858_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~219_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~219_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~283_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1858_combout\,
	combout => \processador|FD|BancoReg|registrador~1222_combout\);

\processador|FD|BancoReg|saidaA[21]~63\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[21]~63_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1222_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1230_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1226_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1234_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1234_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1230_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1226_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1222_combout\,
	combout => \processador|FD|BancoReg|saidaA[21]~63_combout\);

\processador|FD|BancoReg|registrador~986\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~986_q\);

\processador|FD|BancoReg|registrador~1050\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1050_q\);

\processador|FD|BancoReg|registrador~1886\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1886_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1886_combout\);

\processador|FD|BancoReg|registrador~1250\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1250_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1886_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1050_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1886_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~986_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~986_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1050_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1886_combout\,
	combout => \processador|FD|BancoReg|registrador~1250_combout\);

\processador|FD|BancoReg|registrador~730\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~730_q\);

\processador|FD|BancoReg|registrador~794\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~794_q\);

\processador|FD|BancoReg|registrador~1882\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1882_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1882_combout\);

\processador|FD|BancoReg|registrador~1246\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1246_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1882_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~794_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1882_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~730_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~730_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~794_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1882_combout\,
	combout => \processador|FD|BancoReg|registrador~1246_combout\);

\processador|FD|BancoReg|registrador~538\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~538_q\);

\processador|FD|BancoReg|registrador~346\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~346_q\);

\processador|FD|BancoReg|registrador~410\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~410_q\);

\processador|FD|BancoReg|registrador~314\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~314_q\);

\processador|FD|BancoReg|registrador~1878\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1878_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~410_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~314_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~346_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~346_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~410_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~314_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1878_combout\);

\processador|FD|BancoReg|registrador~1242\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1242_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1878_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~538_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1878_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~474_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~474_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~538_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1878_combout\,
	combout => \processador|FD|BancoReg|registrador~1242_combout\);

\processador|FD|BancoReg|registrador~218\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~218_q\);

\processador|FD|BancoReg|registrador~282\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~282_q\);

\processador|FD|BancoReg|registrador~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~90_q\);

\processador|FD|BancoReg|registrador~154\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~154_q\);

\processador|FD|BancoReg|registrador~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~58_q\);

\processador|FD|BancoReg|registrador~1874\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1874_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~154_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~58_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~90_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~90_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~154_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~58_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1874_combout\);

\processador|FD|BancoReg|registrador~1238\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1238_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1874_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~282_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1874_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~218_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~218_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~282_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1874_combout\,
	combout => \processador|FD|BancoReg|registrador~1238_combout\);

\processador|FD|BancoReg|saidaA[20]~59\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[20]~59_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1238_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1246_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1242_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1250_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1250_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1246_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1242_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1238_combout\,
	combout => \processador|FD|BancoReg|saidaA[20]~59_combout\);

\processador|FD|saida_ext[20]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[20]~14_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[20]~14_combout\);

\processador|FD|saida_ext[20]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[20]~15_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|saida_ext[20]~14_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|ALT_INV_saida_ext[20]~14_combout\,
	combout => \processador|FD|saida_ext[20]~15_combout\);

\processador|FD|BancoReg|registrador~985\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~985_q\);

\processador|FD|BancoReg|registrador~1049\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1049_q\);

\processador|FD|BancoReg|registrador~1902\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1902_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1902_combout\);

\processador|FD|BancoReg|registrador~1266\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1266_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1902_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1049_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1902_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~985_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~985_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1049_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1902_combout\,
	combout => \processador|FD|BancoReg|registrador~1266_combout\);

\processador|FD|BancoReg|registrador~729\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~729_q\);

\processador|FD|BancoReg|registrador~793\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~793_q\);

\processador|FD|BancoReg|registrador~1898\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1898_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1898_combout\);

\processador|FD|BancoReg|registrador~1262\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1262_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1898_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~793_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1898_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~729_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~729_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~793_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1898_combout\,
	combout => \processador|FD|BancoReg|registrador~1262_combout\);

\processador|FD|BancoReg|registrador~473\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~473_q\);

\processador|FD|BancoReg|registrador~537\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~537_q\);

\processador|FD|BancoReg|registrador~345\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~345_q\);

\processador|FD|BancoReg|registrador~409\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~409_q\);

\processador|FD|BancoReg|registrador~313\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~313_q\);

\processador|FD|BancoReg|registrador~1894\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1894_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~409_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~313_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~345_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~345_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~409_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~313_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1894_combout\);

\processador|FD|BancoReg|registrador~1258\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1258_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1894_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~537_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1894_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~473_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~473_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~537_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1894_combout\,
	combout => \processador|FD|BancoReg|registrador~1258_combout\);

\processador|FD|BancoReg|registrador~217\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~217_q\);

\processador|FD|BancoReg|registrador~281\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~281_q\);

\processador|FD|BancoReg|registrador~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~89_q\);

\processador|FD|BancoReg|registrador~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~57_q\);

\processador|FD|BancoReg|registrador~1890\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1890_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~153_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~57_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~89_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~89_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~153_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~57_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1890_combout\);

\processador|FD|BancoReg|registrador~1254\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1254_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1890_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~281_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1890_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~217_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~217_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~281_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1890_combout\,
	combout => \processador|FD|BancoReg|registrador~1254_combout\);

\processador|FD|BancoReg|saidaA[19]~55\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[19]~55_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1254_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1262_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1258_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1266_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1266_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1262_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1258_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1254_combout\,
	combout => \processador|FD|BancoReg|saidaA[19]~55_combout\);

\processador|FD|fetchInstruction|ROM|memROM~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~29_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # (!\processador|FD|fetchInstruction|PC|DOUT\(5)))) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((\processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011001011011000000000000000111000110010110110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|fetchInstruction|ROM|memROM~29_combout\);

\processador|FD|fetchInstruction|ROM|memROM~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~30_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~30_combout\);

\processador|FD|saida_ext[19]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[19]~12_combout\ = (!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~30_combout\))) # (\processador|FD|Equal1~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~29_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datac => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[19]~12_combout\);

\processador|FD|saida_ext[19]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[19]~13_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|saida_ext[19]~12_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|ALT_INV_saida_ext[19]~12_combout\,
	combout => \processador|FD|saida_ext[19]~13_combout\);

\processador|FD|BancoReg|registrador~984\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~984_q\);

\processador|FD|BancoReg|registrador~1048\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1048_q\);

\processador|FD|BancoReg|registrador~1918\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1918_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1918_combout\);

\processador|FD|BancoReg|registrador~1282\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1282_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1918_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1048_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1918_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~984_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~984_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1048_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1918_combout\,
	combout => \processador|FD|BancoReg|registrador~1282_combout\);

\processador|FD|BancoReg|registrador~728\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~728_q\);

\processador|FD|BancoReg|registrador~792\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~792_q\);

\processador|FD|BancoReg|registrador~1914\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1914_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1914_combout\);

\processador|FD|BancoReg|registrador~1278\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1278_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1914_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~792_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1914_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~728_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~728_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~792_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1914_combout\,
	combout => \processador|FD|BancoReg|registrador~1278_combout\);

\processador|FD|BancoReg|registrador~536\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~536_q\);

\processador|FD|BancoReg|registrador~344\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~344_q\);

\processador|FD|BancoReg|registrador~408\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~408_q\);

\processador|FD|BancoReg|registrador~312\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~312_q\);

\processador|FD|BancoReg|registrador~1910\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1910_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~408_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~312_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~344_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~344_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~408_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~312_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1910_combout\);

\processador|FD|BancoReg|registrador~1274\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1274_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1910_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~536_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1910_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~472_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~472_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~536_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1910_combout\,
	combout => \processador|FD|BancoReg|registrador~1274_combout\);

\processador|FD|BancoReg|registrador~216\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~216_q\);

\processador|FD|BancoReg|registrador~280\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~280_q\);

\processador|FD|BancoReg|registrador~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~88_q\);

\processador|FD|BancoReg|registrador~152\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~152_q\);

\processador|FD|BancoReg|registrador~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~56_q\);

\processador|FD|BancoReg|registrador~1906\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1906_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~152_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~56_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~88_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~88_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~152_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~56_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1906_combout\);

\processador|FD|BancoReg|registrador~1270\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1270_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1906_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~280_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1906_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~216_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~216_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~280_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1906_combout\,
	combout => \processador|FD|BancoReg|registrador~1270_combout\);

\processador|FD|BancoReg|saidaA[18]~51\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[18]~51_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1270_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1278_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1274_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1282_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1282_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1278_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1274_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1270_combout\,
	combout => \processador|FD|BancoReg|saidaA[18]~51_combout\);

\processador|FD|fetchInstruction|ROM|memROM~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~12_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) & (\processador|FD|fetchInstruction|PC|DOUT\(2))) # (\processador|FD|fetchInstruction|PC|DOUT\(4) & ((\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110011010011000111001101001100011100110100110001110011010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~12_combout\);

\processador|FD|saida_ext[18]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[18]~10_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[18]~10_combout\);

\processador|FD|saida_ext[18]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[18]~11_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|saida_ext[18]~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|ALT_INV_saida_ext[18]~10_combout\,
	combout => \processador|FD|saida_ext[18]~11_combout\);

\processador|FD|BancoReg|registrador~983\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~983_q\);

\processador|FD|BancoReg|registrador~1047\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1047_q\);

\processador|FD|BancoReg|registrador~1934\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1934_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1934_combout\);

\processador|FD|BancoReg|registrador~1298\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1298_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1934_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1047_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1934_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~983_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~983_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1047_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1934_combout\,
	combout => \processador|FD|BancoReg|registrador~1298_combout\);

\processador|FD|BancoReg|registrador~727\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~727_q\);

\processador|FD|BancoReg|registrador~791\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~791_q\);

\processador|FD|BancoReg|registrador~1930\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1930_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1930_combout\);

\processador|FD|BancoReg|registrador~1294\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1294_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1930_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~791_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1930_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~727_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~727_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~791_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1930_combout\,
	combout => \processador|FD|BancoReg|registrador~1294_combout\);

\processador|FD|BancoReg|registrador~471\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~471_q\);

\processador|FD|BancoReg|registrador~535\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~535_q\);

\processador|FD|BancoReg|registrador~343\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~343_q\);

\processador|FD|BancoReg|registrador~407\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~407_q\);

\processador|FD|BancoReg|registrador~311\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~311_q\);

\processador|FD|BancoReg|registrador~1926\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1926_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~407_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~311_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~343_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~343_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~407_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~311_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1926_combout\);

\processador|FD|BancoReg|registrador~1290\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1290_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1926_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~535_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1926_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~471_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~471_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~535_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1926_combout\,
	combout => \processador|FD|BancoReg|registrador~1290_combout\);

\processador|FD|BancoReg|registrador~215\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~215_q\);

\processador|FD|BancoReg|registrador~279\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~279_q\);

\processador|FD|BancoReg|registrador~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~87_q\);

\processador|FD|BancoReg|registrador~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~55_q\);

\processador|FD|BancoReg|registrador~1922\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1922_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~151_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~55_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~87_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~87_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~151_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~55_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1922_combout\);

\processador|FD|BancoReg|registrador~1286\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1286_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1922_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~279_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1922_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~215_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~215_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~279_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1922_combout\,
	combout => \processador|FD|BancoReg|registrador~1286_combout\);

\processador|FD|BancoReg|saidaA[17]~47\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[17]~47_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1286_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1294_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1290_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1298_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1298_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1294_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1290_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1286_combout\,
	combout => \processador|FD|BancoReg|saidaA[17]~47_combout\);

\processador|FD|fetchInstruction|ROM|memROM~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~8_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(5) $ (((!\processador|FD|fetchInstruction|PC|DOUT\(2)) # 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (\processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011111011011001001111101101100100111110110110010011111011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~8_combout\);

\processador|FD|saida_ext[17]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[17]~8_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100010001000001010001000100000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[17]~8_combout\);

\processador|FD|saida_ext[17]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[17]~9_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|saida_ext[17]~8_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|ALT_INV_saida_ext[17]~8_combout\,
	combout => \processador|FD|saida_ext[17]~9_combout\);

\processador|FD|BancoReg|registrador~982\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~982_q\);

\processador|FD|BancoReg|registrador~1046\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1046_q\);

\processador|FD|BancoReg|registrador~1950\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1950_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1950_combout\);

\processador|FD|BancoReg|registrador~1314\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1314_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1950_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1046_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1950_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~982_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~982_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1046_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1950_combout\,
	combout => \processador|FD|BancoReg|registrador~1314_combout\);

\processador|FD|BancoReg|registrador~726\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~726_q\);

\processador|FD|BancoReg|registrador~790\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~790_q\);

\processador|FD|BancoReg|registrador~1946\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1946_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1946_combout\);

\processador|FD|BancoReg|registrador~1310\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1310_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1946_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~790_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1946_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~726_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~726_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~790_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1946_combout\,
	combout => \processador|FD|BancoReg|registrador~1310_combout\);

\processador|FD|BancoReg|registrador~470\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~470_q\);

\processador|FD|BancoReg|registrador~534\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~534_q\);

\processador|FD|BancoReg|registrador~342\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~342_q\);

\processador|FD|BancoReg|registrador~406\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~406_q\);

\processador|FD|BancoReg|registrador~310\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~310_q\);

\processador|FD|BancoReg|registrador~1942\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1942_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~406_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~310_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~342_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~342_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~406_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~310_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1942_combout\);

\processador|FD|BancoReg|registrador~1306\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1306_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1942_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~534_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1942_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~470_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~470_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~534_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1942_combout\,
	combout => \processador|FD|BancoReg|registrador~1306_combout\);

\processador|FD|BancoReg|registrador~214\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~214_q\);

\processador|FD|BancoReg|registrador~278\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~278_q\);

\processador|FD|BancoReg|registrador~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~86_q\);

\processador|FD|BancoReg|registrador~150\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~150_q\);

\processador|FD|BancoReg|registrador~1938\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1938_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~150_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~54_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~86_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~86_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~150_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~54_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1938_combout\);

\processador|FD|BancoReg|registrador~1302\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1302_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1938_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~278_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1938_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~214_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~214_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~278_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1938_combout\,
	combout => \processador|FD|BancoReg|registrador~1302_combout\);

\processador|FD|BancoReg|saidaA[16]~43\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[16]~43_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1302_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1310_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1306_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1314_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1314_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1310_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1306_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1302_combout\,
	combout => \processador|FD|BancoReg|saidaA[16]~43_combout\);

\processador|FD|fetchInstruction|ROM|memROM~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~6_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110111000001000011011100000100001101110000010000110111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~6_combout\);

\processador|FD|saida_ext[16]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[16]~7_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|fetchInstruction|ROM|memROM~21_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001010001000100000101000100010000010100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	datad => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[16]~7_combout\);

\processador|FD|BancoReg|registrador~981\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~981_q\);

\processador|FD|BancoReg|registrador~1045\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1045_q\);

\processador|FD|BancoReg|registrador~1966\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1966_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1966_combout\);

\processador|FD|BancoReg|registrador~1330\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1330_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1966_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1045_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1966_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~981_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~981_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1045_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1966_combout\,
	combout => \processador|FD|BancoReg|registrador~1330_combout\);

\processador|FD|BancoReg|registrador~725\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~725_q\);

\processador|FD|BancoReg|registrador~789\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~789_q\);

\processador|FD|BancoReg|registrador~1962\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1962_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1962_combout\);

\processador|FD|BancoReg|registrador~1326\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1326_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1962_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~789_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1962_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~725_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~725_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~789_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1962_combout\,
	combout => \processador|FD|BancoReg|registrador~1326_combout\);

\processador|FD|BancoReg|registrador~469\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~469_q\);

\processador|FD|BancoReg|registrador~533\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~533_q\);

\processador|FD|BancoReg|registrador~341\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~341_q\);

\processador|FD|BancoReg|registrador~405\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~405_q\);

\processador|FD|BancoReg|registrador~309\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~309_q\);

\processador|FD|BancoReg|registrador~1958\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1958_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~405_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~309_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~341_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~341_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~405_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~309_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1958_combout\);

\processador|FD|BancoReg|registrador~1322\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1322_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1958_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~533_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1958_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~469_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~469_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~533_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1958_combout\,
	combout => \processador|FD|BancoReg|registrador~1322_combout\);

\processador|FD|BancoReg|registrador~213\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~213_q\);

\processador|FD|BancoReg|registrador~277\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~277_q\);

\processador|FD|BancoReg|registrador~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~85_q\);

\processador|FD|BancoReg|registrador~149\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~149_q\);

\processador|FD|BancoReg|registrador~1954\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1954_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~149_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~53_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~85_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~85_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~149_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~53_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1954_combout\);

\processador|FD|BancoReg|registrador~1318\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1318_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1954_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~277_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1954_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~213_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~213_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~277_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1954_combout\,
	combout => \processador|FD|BancoReg|registrador~1318_combout\);

\processador|FD|BancoReg|saidaA[15]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[15]~39_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1318_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1326_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1322_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1330_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1330_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1326_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1322_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1318_combout\,
	combout => \processador|FD|BancoReg|saidaA[15]~39_combout\);

\processador|FD|saida_ext[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[5]~5_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~11_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[5]~5_combout\);

\processador|FD|BancoReg|registrador~980\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~980_q\);

\processador|FD|BancoReg|registrador~1044\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1044_q\);

\processador|FD|BancoReg|registrador~1982\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1982_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1982_combout\);

\processador|FD|BancoReg|registrador~1346\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1346_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1982_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1044_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1982_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~980_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~980_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1044_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1982_combout\,
	combout => \processador|FD|BancoReg|registrador~1346_combout\);

\processador|FD|BancoReg|registrador~724\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~724_q\);

\processador|FD|BancoReg|registrador~788\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~788_q\);

\processador|FD|BancoReg|registrador~1978\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1978_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1978_combout\);

\processador|FD|BancoReg|registrador~1342\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1342_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1978_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~788_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1978_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~724_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~724_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~788_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1978_combout\,
	combout => \processador|FD|BancoReg|registrador~1342_combout\);

\processador|FD|BancoReg|registrador~532\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~532_q\);

\processador|FD|BancoReg|registrador~340\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~340_q\);

\processador|FD|BancoReg|registrador~404\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~404_q\);

\processador|FD|BancoReg|registrador~308\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~308_q\);

\processador|FD|BancoReg|registrador~1974\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1974_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~404_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~308_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~340_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~340_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~404_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~308_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1974_combout\);

\processador|FD|BancoReg|registrador~1338\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1338_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1974_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~532_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1974_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~468_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~468_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~532_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1974_combout\,
	combout => \processador|FD|BancoReg|registrador~1338_combout\);

\processador|FD|BancoReg|registrador~212\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~212_q\);

\processador|FD|BancoReg|registrador~276\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~276_q\);

\processador|FD|BancoReg|registrador~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~84_q\);

\processador|FD|BancoReg|registrador~148\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~148_q\);

\processador|FD|BancoReg|registrador~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~52_q\);

\processador|FD|BancoReg|registrador~1970\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1970_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~148_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~52_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~84_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~84_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~148_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~52_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1970_combout\);

\processador|FD|BancoReg|registrador~1334\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1334_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1970_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~276_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1970_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~212_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~212_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~276_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1970_combout\,
	combout => \processador|FD|BancoReg|registrador~1334_combout\);

\processador|FD|BancoReg|saidaA[14]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[14]~35_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1334_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1342_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1338_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1346_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1346_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1342_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1338_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1334_combout\,
	combout => \processador|FD|BancoReg|saidaA[14]~35_combout\);

\processador|FD|BancoReg|registrador~979\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~979_q\);

\processador|FD|BancoReg|registrador~1043\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1043_q\);

\processador|FD|BancoReg|registrador~1998\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1998_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1998_combout\);

\processador|FD|BancoReg|registrador~1362\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1362_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1998_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1043_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1998_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~979_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~979_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1043_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1998_combout\,
	combout => \processador|FD|BancoReg|registrador~1362_combout\);

\processador|FD|BancoReg|registrador~723\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~723_q\);

\processador|FD|BancoReg|registrador~787\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~787_q\);

\processador|FD|BancoReg|registrador~1994\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1994_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1994_combout\);

\processador|FD|BancoReg|registrador~1358\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1358_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1994_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~787_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1994_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~723_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~723_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~787_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1994_combout\,
	combout => \processador|FD|BancoReg|registrador~1358_combout\);

\processador|FD|BancoReg|registrador~467\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~467_q\);

\processador|FD|BancoReg|registrador~531\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~531_q\);

\processador|FD|BancoReg|registrador~339\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~339_q\);

\processador|FD|BancoReg|registrador~403\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~403_q\);

\processador|FD|BancoReg|registrador~307\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~307_q\);

\processador|FD|BancoReg|registrador~1990\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1990_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~403_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~307_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~339_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~339_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~403_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~307_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1990_combout\);

\processador|FD|BancoReg|registrador~1354\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1354_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1990_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~531_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1990_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~467_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~467_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~531_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1990_combout\,
	combout => \processador|FD|BancoReg|registrador~1354_combout\);

\processador|FD|BancoReg|registrador~211\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~211_q\);

\processador|FD|BancoReg|registrador~275\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~275_q\);

\processador|FD|BancoReg|registrador~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~83_q\);

\processador|FD|BancoReg|registrador~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~51_q\);

\processador|FD|BancoReg|registrador~1986\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1986_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~147_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~51_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~83_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~83_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~147_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~51_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1986_combout\);

\processador|FD|BancoReg|registrador~1350\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1350_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1986_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~275_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1986_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~211_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~211_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~275_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1986_combout\,
	combout => \processador|FD|BancoReg|registrador~1350_combout\);

\processador|FD|BancoReg|saidaA[13]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[13]~31_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1350_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1358_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1354_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1362_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1362_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1358_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1354_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1350_combout\,
	combout => \processador|FD|BancoReg|saidaA[13]~31_combout\);

\processador|FD|BancoReg|registrador~978\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~978_q\);

\processador|FD|BancoReg|registrador~1042\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1042_q\);

\processador|FD|BancoReg|registrador~2014\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2014_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2014_combout\);

\processador|FD|BancoReg|registrador~1378\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1378_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2014_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1042_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2014_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~978_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~978_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1042_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2014_combout\,
	combout => \processador|FD|BancoReg|registrador~1378_combout\);

\processador|FD|BancoReg|registrador~722\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~722_q\);

\processador|FD|BancoReg|registrador~786\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~786_q\);

\processador|FD|BancoReg|registrador~2010\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2010_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2010_combout\);

\processador|FD|BancoReg|registrador~1374\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1374_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2010_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~786_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2010_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~722_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~722_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~786_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2010_combout\,
	combout => \processador|FD|BancoReg|registrador~1374_combout\);

\processador|FD|BancoReg|registrador~530\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~530_q\);

\processador|FD|BancoReg|registrador~338\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~338_q\);

\processador|FD|BancoReg|registrador~402\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~402_q\);

\processador|FD|BancoReg|registrador~306\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~306_q\);

\processador|FD|BancoReg|registrador~2006\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2006_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~402_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~306_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~338_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~338_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~402_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~306_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2006_combout\);

\processador|FD|BancoReg|registrador~1370\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1370_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2006_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~530_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2006_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~466_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~466_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~530_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2006_combout\,
	combout => \processador|FD|BancoReg|registrador~1370_combout\);

\processador|FD|BancoReg|registrador~210\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~210_q\);

\processador|FD|BancoReg|registrador~274\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~274_q\);

\processador|FD|BancoReg|registrador~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~82_q\);

\processador|FD|BancoReg|registrador~146\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~146_q\);

\processador|FD|BancoReg|registrador~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~50_q\);

\processador|FD|BancoReg|registrador~2002\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2002_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~146_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~50_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~82_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~82_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~146_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~50_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2002_combout\);

\processador|FD|BancoReg|registrador~1366\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1366_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2002_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~274_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2002_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~210_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~210_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~274_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2002_combout\,
	combout => \processador|FD|BancoReg|registrador~1366_combout\);

\processador|FD|BancoReg|saidaA[12]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[12]~27_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1366_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1374_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1370_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1378_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1378_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1374_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1370_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1366_combout\,
	combout => \processador|FD|BancoReg|saidaA[12]~27_combout\);

\processador|FD|BancoReg|registrador~977\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~977_q\);

\processador|FD|BancoReg|registrador~1041\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1041_q\);

\processador|FD|BancoReg|registrador~2030\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2030_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2030_combout\);

\processador|FD|BancoReg|registrador~1394\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1394_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2030_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1041_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2030_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~977_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~977_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1041_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2030_combout\,
	combout => \processador|FD|BancoReg|registrador~1394_combout\);

\processador|FD|BancoReg|registrador~721\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~721_q\);

\processador|FD|BancoReg|registrador~785\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~785_q\);

\processador|FD|BancoReg|registrador~2026\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2026_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2026_combout\);

\processador|FD|BancoReg|registrador~1390\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1390_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2026_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~785_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2026_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~721_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~721_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~785_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2026_combout\,
	combout => \processador|FD|BancoReg|registrador~1390_combout\);

\processador|FD|BancoReg|registrador~465\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~465_q\);

\processador|FD|BancoReg|registrador~529\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~529_q\);

\processador|FD|BancoReg|registrador~337\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~337_q\);

\processador|FD|BancoReg|registrador~401\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~401_q\);

\processador|FD|BancoReg|registrador~305\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~305_q\);

\processador|FD|BancoReg|registrador~2022\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2022_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~401_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~305_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~337_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~337_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~401_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~305_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2022_combout\);

\processador|FD|BancoReg|registrador~1386\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1386_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2022_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~529_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2022_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~465_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~465_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~529_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2022_combout\,
	combout => \processador|FD|BancoReg|registrador~1386_combout\);

\processador|FD|BancoReg|registrador~209\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~209_q\);

\processador|FD|BancoReg|registrador~273\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~273_q\);

\processador|FD|BancoReg|registrador~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~81_q\);

\processador|FD|BancoReg|registrador~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~49_q\);

\processador|FD|BancoReg|registrador~2018\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2018_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~145_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~49_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~81_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~81_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~145_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~49_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2018_combout\);

\processador|FD|BancoReg|registrador~1382\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1382_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2018_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~273_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2018_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~209_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~209_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~273_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2018_combout\,
	combout => \processador|FD|BancoReg|registrador~1382_combout\);

\processador|FD|BancoReg|saidaA[11]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[11]~23_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1382_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1390_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1386_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1394_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1394_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1390_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1386_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1382_combout\,
	combout => \processador|FD|BancoReg|saidaA[11]~23_combout\);

\processador|FD|BancoReg|registrador~976\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~976_q\);

\processador|FD|BancoReg|registrador~1040\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1040_q\);

\processador|FD|BancoReg|registrador~2046\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2046_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2046_combout\);

\processador|FD|BancoReg|registrador~1410\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1410_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2046_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1040_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2046_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~976_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~976_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1040_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2046_combout\,
	combout => \processador|FD|BancoReg|registrador~1410_combout\);

\processador|FD|BancoReg|registrador~720\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~720_q\);

\processador|FD|BancoReg|registrador~784\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~784_q\);

\processador|FD|BancoReg|registrador~2042\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2042_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2042_combout\);

\processador|FD|BancoReg|registrador~1406\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1406_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2042_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~784_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2042_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~720_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~720_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~784_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2042_combout\,
	combout => \processador|FD|BancoReg|registrador~1406_combout\);

\processador|FD|BancoReg|registrador~528\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~528_q\);

\processador|FD|BancoReg|registrador~336\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~336_q\);

\processador|FD|BancoReg|registrador~400\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~400_q\);

\processador|FD|BancoReg|registrador~304\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~304_q\);

\processador|FD|BancoReg|registrador~2038\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2038_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~400_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~304_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~336_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~336_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~400_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~304_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2038_combout\);

\processador|FD|BancoReg|registrador~1402\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1402_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2038_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~528_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2038_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~464_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~464_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~528_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2038_combout\,
	combout => \processador|FD|BancoReg|registrador~1402_combout\);

\processador|FD|BancoReg|registrador~208\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~208_q\);

\processador|FD|BancoReg|registrador~272\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~272_q\);

\processador|FD|BancoReg|registrador~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~80_q\);

\processador|FD|BancoReg|registrador~144\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~144_q\);

\processador|FD|BancoReg|registrador~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~48_q\);

\processador|FD|BancoReg|registrador~2034\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2034_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~144_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~48_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~80_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~80_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~144_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~48_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2034_combout\);

\processador|FD|BancoReg|registrador~1398\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1398_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2034_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~272_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2034_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~208_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~208_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~272_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2034_combout\,
	combout => \processador|FD|BancoReg|registrador~1398_combout\);

\processador|FD|BancoReg|saidaA[10]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[10]~19_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1398_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1406_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1402_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1410_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1410_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1406_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1402_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1398_combout\,
	combout => \processador|FD|BancoReg|saidaA[10]~19_combout\);

\processador|FD|BancoReg|registrador~207\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~207_q\);

\processador|FD|BancoReg|registrador~271\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~271_q\);

\processador|FD|BancoReg|registrador~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~79_q\);

\processador|FD|BancoReg|registrador~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~47_q\);

\processador|FD|BancoReg|registrador~2050\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2050_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~143_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~47_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~79_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~79_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~143_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~47_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2050_combout\);

\processador|FD|BancoReg|registrador~1414\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1414_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2050_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~271_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2050_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~207_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~207_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~271_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2050_combout\,
	combout => \processador|FD|BancoReg|registrador~1414_combout\);

\processador|FD|BancoReg|registrador~463\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~463_q\);

\processador|FD|BancoReg|registrador~527\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~527_q\);

\processador|FD|BancoReg|registrador~335\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~335_q\);

\processador|FD|BancoReg|registrador~399\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~399_q\);

\processador|FD|BancoReg|registrador~303\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~303_q\);

\processador|FD|BancoReg|registrador~2054\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2054_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~399_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~303_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~335_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~335_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~399_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~303_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2054_combout\);

\processador|FD|BancoReg|registrador~1418\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1418_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2054_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~527_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2054_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~463_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~463_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~527_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2054_combout\,
	combout => \processador|FD|BancoReg|registrador~1418_combout\);

\processador|FD|BancoReg|registrador~719\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~719_q\);

\processador|FD|BancoReg|registrador~783\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~783_q\);

\processador|FD|BancoReg|registrador~2058\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2058_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2058_combout\);

\processador|FD|BancoReg|registrador~1422\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1422_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2058_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~783_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2058_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~719_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~719_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~783_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2058_combout\,
	combout => \processador|FD|BancoReg|registrador~1422_combout\);

\processador|FD|BancoReg|registrador~975\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~975_q\);

\processador|FD|BancoReg|registrador~1039\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1039_q\);

\processador|FD|BancoReg|registrador~2062\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2062_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2062_combout\);

\processador|FD|BancoReg|registrador~1426\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1426_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2062_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1039_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2062_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~975_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~975_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1039_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2062_combout\,
	combout => \processador|FD|BancoReg|registrador~1426_combout\);

\processador|FD|BancoReg|registrador~1430\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1430_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1426_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1422_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1418_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1414_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1414_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1418_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1422_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1426_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1430_combout\);

\processador|FD|BancoReg|saidaA[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[9]~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1430_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1430_combout\,
	combout => \processador|FD|BancoReg|saidaA[9]~0_combout\);

\processador|FD|BancoReg|registrador~974\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~974_q\);

\processador|FD|BancoReg|registrador~1038\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1038_q\);

\processador|FD|BancoReg|registrador~2078\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2078_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2078_combout\);

\processador|FD|BancoReg|registrador~1443\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1443_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2078_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1038_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2078_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~974_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~974_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1038_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2078_combout\,
	combout => \processador|FD|BancoReg|registrador~1443_combout\);

\processador|FD|BancoReg|registrador~718\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~718_q\);

\processador|FD|BancoReg|registrador~782\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~782_q\);

\processador|FD|BancoReg|registrador~2074\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2074_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2074_combout\);

\processador|FD|BancoReg|registrador~1439\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1439_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2074_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~782_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2074_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~718_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~718_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~782_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2074_combout\,
	combout => \processador|FD|BancoReg|registrador~1439_combout\);

\processador|FD|BancoReg|registrador~526\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~526_q\);

\processador|FD|BancoReg|registrador~334\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~334_q\);

\processador|FD|BancoReg|registrador~398\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~398_q\);

\processador|FD|BancoReg|registrador~302\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~302_q\);

\processador|FD|BancoReg|registrador~2070\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2070_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~398_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~302_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~334_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~334_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~398_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~302_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2070_combout\);

\processador|FD|BancoReg|registrador~1435\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1435_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2070_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~526_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2070_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~462_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~462_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~526_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2070_combout\,
	combout => \processador|FD|BancoReg|registrador~1435_combout\);

\processador|FD|BancoReg|registrador~206\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~206_q\);

\processador|FD|BancoReg|registrador~270\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~270_q\);

\processador|FD|BancoReg|registrador~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~78_q\);

\processador|FD|BancoReg|registrador~142\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~142_q\);

\processador|FD|BancoReg|registrador~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~46_q\);

\processador|FD|BancoReg|registrador~2066\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2066_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~142_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~46_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~78_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~78_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~142_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~46_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2066_combout\);

\processador|FD|BancoReg|registrador~1431\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1431_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2066_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~270_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2066_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~206_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~206_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~270_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2066_combout\,
	combout => \processador|FD|BancoReg|registrador~1431_combout\);

\processador|FD|BancoReg|saidaA[8]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[8]~15_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1431_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1439_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1435_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1443_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1443_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1439_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1435_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1431_combout\,
	combout => \processador|FD|BancoReg|saidaA[8]~15_combout\);

\processador|FD|BancoReg|registrador~141\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~141_q\);

\processador|FD|BancoReg|registrador~397\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~397_q\);

\processador|FD|BancoReg|registrador~269\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~269_q\);

\processador|FD|BancoReg|registrador~525\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~525_q\);

\processador|FD|BancoReg|registrador~1611\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1611_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~269_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~525_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~141_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~397_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~141_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~397_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~269_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~525_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1611_combout\);

\processador|FD|BancoReg|registrador~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~45_q\);

\processador|FD|BancoReg|registrador~301\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~301_q\);

\processador|FD|BancoReg|registrador~1609\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1609_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~45_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~301_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~45_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~301_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1609_combout\);

\processador|FD|BancoReg|registrador~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~77_q\);

\processador|FD|BancoReg|registrador~333\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~333_q\);

\processador|FD|BancoReg|registrador~461\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~461_q\);

\processador|FD|BancoReg|registrador~1610\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1610_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~205_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~461_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~77_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~333_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~77_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~333_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~205_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~461_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1610_combout\);

\processador|FD|BancoReg|saidaB[7]~92\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[7]~92_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1611_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1610_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1609_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1611_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1609_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1610_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[7]~92_combout\);

\processador|FD|BancoReg|registrador~460\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~460_q\);

\processador|FD|BancoReg|registrador~524\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~524_q\);

\processador|FD|BancoReg|registrador~1608\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1608_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~524_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~460_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~460_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~524_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1608_combout\);

\processador|FD|BancoReg|registrador~300\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~300_q\);

\processador|FD|BancoReg|registrador~332\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~332_q\);

\processador|FD|BancoReg|registrador~396\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~396_q\);

\processador|FD|BancoReg|registrador~1606\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1606_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~396_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~300_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~332_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~300_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~332_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~396_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1606_combout\);

\processador|FD|BancoReg|registrador~268\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~268_q\);

\processador|FD|BancoReg|registrador~1607\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1607_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~268_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~204_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~204_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~268_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1607_combout\);

\processador|FD|BancoReg|registrador~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~44_q\);

\processador|FD|BancoReg|registrador~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~76_q\);

\processador|FD|BancoReg|registrador~140\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~140_q\);

\processador|FD|BancoReg|registrador~1605\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1605_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~140_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~44_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~76_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~44_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~76_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~140_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1605_combout\);

\processador|FD|BancoReg|saidaB[6]~96\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[6]~96_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1606_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1605_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1608_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1607_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1608_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1606_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1607_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1605_combout\,
	combout => \processador|FD|BancoReg|saidaB[6]~96_combout\);

\processador|FD|BancoReg|registrador~139\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~139_q\);

\processador|FD|BancoReg|registrador~395\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~395_q\);

\processador|FD|BancoReg|registrador~267\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~267_q\);

\processador|FD|BancoReg|registrador~523\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~523_q\);

\processador|FD|BancoReg|registrador~1604\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1604_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~267_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~523_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~139_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~395_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~139_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~395_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~267_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~523_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1604_combout\);

\processador|FD|BancoReg|registrador~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~43_q\);

\processador|FD|BancoReg|registrador~299\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~299_q\);

\processador|FD|BancoReg|registrador~1602\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1602_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~43_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~299_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~43_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~299_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1602_combout\);

\processador|FD|BancoReg|registrador~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~75_q\);

\processador|FD|BancoReg|registrador~331\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~331_q\);

\processador|FD|BancoReg|registrador~459\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~459_q\);

\processador|FD|BancoReg|registrador~1603\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1603_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~203_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~459_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~75_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~331_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~75_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~331_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~203_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~459_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1603_combout\);

\processador|FD|BancoReg|saidaB[5]~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[5]~100_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1604_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1603_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1602_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1604_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1602_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1603_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[5]~100_combout\);

\processador|FD|soma1inv|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~109_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[4]~104_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[4]~4_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~114\ ))
-- \processador|FD|soma1inv|Add0~110\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[4]~104_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[4]~4_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[4]~104_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[4]~4_combout\,
	cin => \processador|FD|soma1inv|Add0~114\,
	sumout => \processador|FD|soma1inv|Add0~109_sumout\,
	cout => \processador|FD|soma1inv|Add0~110\);

\processador|FD|soma1inv|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~105_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[5]~100_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[5]~5_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~110\ ))
-- \processador|FD|soma1inv|Add0~106\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[5]~100_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[5]~5_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[5]~100_combout\,
	cin => \processador|FD|soma1inv|Add0~110\,
	sumout => \processador|FD|soma1inv|Add0~105_sumout\,
	cout => \processador|FD|soma1inv|Add0~106\);

\processador|FD|soma1inv|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~101_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[6]~96_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~106\ ))
-- \processador|FD|soma1inv|Add0~102\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[6]~96_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[6]~96_combout\,
	cin => \processador|FD|soma1inv|Add0~106\,
	sumout => \processador|FD|soma1inv|Add0~101_sumout\,
	cout => \processador|FD|soma1inv|Add0~102\);

\processador|FD|soma1inv|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~97_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[7]~92_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~102\ ))
-- \processador|FD|soma1inv|Add0~98\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[7]~92_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[7]~92_combout\,
	cin => \processador|FD|soma1inv|Add0~102\,
	sumout => \processador|FD|soma1inv|Add0~97_sumout\,
	cout => \processador|FD|soma1inv|Add0~98\);

\processador|FD|soma1inv|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~93_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[8]~88_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98\ ))
-- \processador|FD|soma1inv|Add0~94\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[8]~88_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[8]~88_combout\,
	cin => \processador|FD|soma1inv|Add0~98\,
	sumout => \processador|FD|soma1inv|Add0~93_sumout\,
	cout => \processador|FD|soma1inv|Add0~94\);

\processador|FD|ULA_bit5|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~105_sumout\ $ (((!\processador|FD|BancoReg|registrador~1497_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1497_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	combout => \processador|FD|ULA_bit5|soma|Add0~0_combout\);

\processador|FD|soma1inv|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~113_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[3]~108_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[3]~3_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118\ ))
-- \processador|FD|soma1inv|Add0~114\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[3]~108_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[3]~3_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[3]~108_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[3]~3_combout\,
	cin => \processador|FD|soma1inv|Add0~118\,
	sumout => \processador|FD|soma1inv|Add0~113_sumout\,
	cout => \processador|FD|soma1inv|Add0~114\);

\processador|FD|soma1inv|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~117_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[2]~112_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[2]~2_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~122\ ))
-- \processador|FD|soma1inv|Add0~118\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[2]~112_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[2]~2_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[2]~112_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[2]~2_combout\,
	cin => \processador|FD|soma1inv|Add0~122\,
	sumout => \processador|FD|soma1inv|Add0~117_sumout\,
	cout => \processador|FD|soma1inv|Add0~118\);

\processador|FD|soma1inv|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~125_sumout\ = SUM(( (!\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|UC_ULA|ULActrl[2]~2_combout\))) ) + ( 
-- !\processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout\))))) ) + ( !VCC ))
-- \processador|FD|soma1inv|Add0~126\ = CARRY(( (!\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|UC_ULA|ULActrl[2]~2_combout\))) ) + ( 
-- !\processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout\))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110110000010011100000000000000000010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\,
	dataf => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[0]~0_combout\,
	cin => GND,
	sumout => \processador|FD|soma1inv|Add0~125_sumout\,
	cout => \processador|FD|soma1inv|Add0~126\);

\processador|FD|ULA_bit2|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit2|soma|Add1~0_combout\ = ( \processador|FD|BancoReg|saidaA[0]~5_combout\ & ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~4_combout\)))) # (\processador|FD|BancoReg|saidaA[2]~7_combout\ & (((\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~4_combout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[0]~5_combout\ & ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~7_combout\ & (((\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( \processador|FD|BancoReg|saidaA[0]~5_combout\ & ( !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~7_combout\ & (((\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) ) # ( !\processador|FD|BancoReg|saidaA[0]~5_combout\ & ( !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & 
-- (\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\))) # (\processador|FD|BancoReg|saidaA[2]~7_combout\ & (((\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) # 
-- (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000100010001011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[1]~4_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datae => \processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\,
	dataf => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	combout => \processador|FD|ULA_bit2|soma|Add1~0_combout\);

\processador|FD|ULA_bit5|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~113_sumout\ & ( \processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit5|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~109_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[4]~3_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~113_sumout\ & ( \processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit5|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[4]~3_combout\ 
-- & (\processador|FD|soma1inv|Add0~109_sumout\ & \processador|FD|BancoReg|saidaA[3]~11_combout\)) # (\processador|FD|BancoReg|saidaA[4]~3_combout\ & ((\processador|FD|BancoReg|saidaA[3]~11_combout\) # (\processador|FD|soma1inv|Add0~109_sumout\))))) ) ) ) # 
-- ( \processador|FD|soma1inv|Add0~113_sumout\ & ( !\processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit5|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[4]~3_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & 
-- \processador|FD|BancoReg|saidaA[3]~11_combout\)) # (\processador|FD|BancoReg|saidaA[4]~3_combout\ & ((\processador|FD|BancoReg|saidaA[3]~11_combout\) # (\processador|FD|soma1inv|Add0~109_sumout\))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~113_sumout\ & 
-- ( !\processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit5|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[4]~3_combout\ & \processador|FD|soma1inv|Add0~109_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit5|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	dataf => \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit5|soma|Add1~0_combout\);

\processador|FD|ULA_bit5|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1497_combout\ & \processador|FD|soma1inv|Add0~105_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1497_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	combout => \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit7|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & ((!\processador|FD|soma1inv|Add0~97_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[6]~1_combout\ & !\processador|FD|soma1inv|Add0~101_sumout\)))) # (\processador|FD|BancoReg|saidaA[7]~6_combout\ & (!\processador|FD|soma1inv|Add0~97_sumout\ & (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & 
-- !\processador|FD|soma1inv|Add0~101_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~97_sumout\) # ((!\processador|FD|BancoReg|saidaA[6]~1_combout\ & !\processador|FD|soma1inv|Add0~101_sumout\)))) # (\processador|FD|BancoReg|saidaA[7]~6_combout\ & (!\processador|FD|soma1inv|Add0~97_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & !\processador|FD|soma1inv|Add0~101_sumout\))) ) ) ) # ( \processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & ((!\processador|FD|soma1inv|Add0~97_sumout\) # ((!\processador|FD|BancoReg|saidaA[6]~1_combout\ & !\processador|FD|soma1inv|Add0~101_sumout\)))) # (\processador|FD|BancoReg|saidaA[7]~6_combout\ & 
-- (!\processador|FD|soma1inv|Add0~97_sumout\ & (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & !\processador|FD|soma1inv|Add0~101_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit5|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & ((!\processador|FD|soma1inv|Add0~97_sumout\) # ((!\processador|FD|BancoReg|saidaA[6]~1_combout\) # (!\processador|FD|soma1inv|Add0~101_sumout\)))) # (\processador|FD|BancoReg|saidaA[7]~6_combout\ & 
-- (!\processador|FD|soma1inv|Add0~97_sumout\ & ((!\processador|FD|BancoReg|saidaA[6]~1_combout\) # (!\processador|FD|soma1inv|Add0~101_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datae => \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~1_combout\);

\processador|UC|UC_ULA|comb~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~2_combout\ = ( !\processador|UC|UC_ULA|comb~0_combout\ & ( \processador|UC|UC_ULA|Functcrtl[2]~3_combout\ & ( (!\processador|UC|UC_ULA|Functcrtl~1_combout\ & (!\processador|UC|UC_ULA|Functcrtl[2]~2_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~9_combout\) # (!\processador|UC|UC_ULA|Functcrtl~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_comb~0_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~3_combout\,
	combout => \processador|UC|UC_ULA|comb~2_combout\);

\processador|UC|UC_ULA|comb~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|comb~1_combout\ = ( \processador|UC|UC_ULA|comb~0_combout\ ) # ( !\processador|UC|UC_ULA|comb~0_combout\ & ( (((\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & \processador|UC|UC_ULA|Functcrtl~0_combout\)) # 
-- (\processador|UC|UC_ULA|Functcrtl[2]~2_combout\)) # (\processador|UC|UC_ULA|Functcrtl~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111111111111111111111111111100011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_Functcrtl~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl[2]~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_comb~0_combout\,
	combout => \processador|UC|UC_ULA|comb~1_combout\);

\processador|UC|UC_ULA|Functcrtl[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|Functcrtl\(0) = ( \processador|UC|UC_ULA|comb~2_combout\ & ( !\processador|UC|UC_ULA|comb~1_combout\ ) ) # ( !\processador|UC|UC_ULA|comb~2_combout\ & ( !\processador|UC|UC_ULA|comb~1_combout\ & ( 
-- \processador|UC|UC_ULA|Functcrtl\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(0),
	datae => \processador|UC|UC_ULA|ALT_INV_comb~2_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_comb~1_combout\,
	combout => \processador|UC|UC_ULA|Functcrtl\(0));

\processador|FD|fetchInstruction|ROM|memROM~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~3_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (((\processador|FD|fetchInstruction|PC|DOUT\(5))))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010010010001110001001001000111000100100100011100010010010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~3_combout\);

\processador|UC|UC_ULA|ULActrl[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[0]~0_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & \processador|FD|fetchInstruction|ROM|memROM~2_combout\)) ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( 
-- (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & \processador|FD|fetchInstruction|ROM|memROM~3_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[0]~0_combout\);

\processador|UC|UC_ULA|ULActrl[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[0]~1_combout\ = (\processador|UC|UC_ULA|Functcrtl\(0) & !\processador|UC|UC_ULA|ULActrl[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(0),
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~0_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[0]~1_combout\);

\processador|FD|ULA_bit8|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[8]~15_combout\ $ (!\processador|FD|soma1inv|Add0~93_sumout\ $ (!\processador|FD|ULA_bit7|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & !\processador|FD|ULA_bit7|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & \processador|FD|ULA_bit7|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datac => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[8]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[8]~9_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[8]~9_combout\);

\processador|FD|ULA_bit30|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[30]~99_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	combout => \processador|FD|ULA_bit30|soma|Add0~0_combout\);

\processador|FD|ULA_bit20|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[20]~59_combout\ $ (!\processador|FD|soma1inv|Add0~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	combout => \processador|FD|ULA_bit20|soma|Add0~0_combout\);

\processador|FD|ULA_bit15|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[15]~39_combout\ $ (!\processador|FD|soma1inv|Add0~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	combout => \processador|FD|ULA_bit15|soma|Add0~0_combout\);

\processador|FD|ULA_bit10|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[10]~19_combout\ $ (!\processador|FD|soma1inv|Add0~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	combout => \processador|FD|ULA_bit10|soma|Add0~0_combout\);

\processador|FD|ULA_bit10|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~93_sumout\ & ( \processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[9]~0_combout\ & 
-- (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|FD|BancoReg|saidaA[8]~15_combout\)) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((\processador|FD|BancoReg|saidaA[8]~15_combout\) # (\processador|FD|soma1inv|Add0~89_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~93_sumout\ & ( \processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[9]~0_combout\ & \processador|FD|soma1inv|Add0~89_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~93_sumout\ & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~89_sumout\) # (\processador|FD|BancoReg|saidaA[9]~0_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~93_sumout\ & ( !\processador|FD|ULA_bit7|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit10|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[9]~0_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & 
-- \processador|FD|BancoReg|saidaA[8]~15_combout\)) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((\processador|FD|BancoReg|saidaA[8]~15_combout\) # (\processador|FD|soma1inv|Add0~89_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit10|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	dataf => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit10|soma|Add1~0_combout\);

\processador|FD|ULA_bit10|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[10]~19_combout\ & \processador|FD|soma1inv|Add0~85_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	combout => \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit12|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[11]~23_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~27_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & 
-- !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~23_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~27_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( \processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~23_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~27_combout\ & 
-- (!\processador|FD|soma1inv|Add0~77_sumout\ & (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & !\processador|FD|soma1inv|Add0~81_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit10|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & ((!\processador|FD|soma1inv|Add0~77_sumout\) # ((!\processador|FD|BancoReg|saidaA[11]~23_combout\) # 
-- (!\processador|FD|soma1inv|Add0~81_sumout\)))) # (\processador|FD|BancoReg|saidaA[12]~27_combout\ & (!\processador|FD|soma1inv|Add0~77_sumout\ & ((!\processador|FD|BancoReg|saidaA[11]~23_combout\) # (!\processador|FD|soma1inv|Add0~81_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datae => \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit12|soma|Add1~1_combout\);

\processador|FD|ULA_bit15|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~73_sumout\ & ( \processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~35_combout\ & 
-- (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|FD|BancoReg|saidaA[13]~31_combout\)) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((\processador|FD|BancoReg|saidaA[13]~31_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~73_sumout\ & ( \processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[14]~35_combout\ & \processador|FD|soma1inv|Add0~69_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~73_sumout\ & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~69_sumout\) # (\processador|FD|BancoReg|saidaA[14]~35_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~73_sumout\ & ( !\processador|FD|ULA_bit12|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit15|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~35_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & 
-- \processador|FD|BancoReg|saidaA[13]~31_combout\)) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((\processador|FD|BancoReg|saidaA[13]~31_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit15|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	dataf => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit15|soma|Add1~0_combout\);

\processador|FD|ULA_bit15|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[15]~39_combout\ & \processador|FD|soma1inv|Add0~65_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	combout => \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit17|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[16]~43_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~47_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & 
-- !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~43_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~47_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( \processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~43_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~47_combout\ & 
-- (!\processador|FD|soma1inv|Add0~57_sumout\ & (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & !\processador|FD|soma1inv|Add0~61_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit15|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & ((!\processador|FD|soma1inv|Add0~57_sumout\) # ((!\processador|FD|BancoReg|saidaA[16]~43_combout\) # 
-- (!\processador|FD|soma1inv|Add0~61_sumout\)))) # (\processador|FD|BancoReg|saidaA[17]~47_combout\ & (!\processador|FD|soma1inv|Add0~57_sumout\ & ((!\processador|FD|BancoReg|saidaA[16]~43_combout\) # (!\processador|FD|soma1inv|Add0~61_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datae => \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit17|soma|Add1~1_combout\);

\processador|FD|ULA_bit20|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~53_sumout\ & ( \processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~55_combout\ & 
-- (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|FD|BancoReg|saidaA[18]~51_combout\)) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((\processador|FD|BancoReg|saidaA[18]~51_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~53_sumout\ & ( \processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[19]~55_combout\ & \processador|FD|soma1inv|Add0~49_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~53_sumout\ & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~49_sumout\) # (\processador|FD|BancoReg|saidaA[19]~55_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~53_sumout\ & ( !\processador|FD|ULA_bit17|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit20|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~55_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & 
-- \processador|FD|BancoReg|saidaA[18]~51_combout\)) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((\processador|FD|BancoReg|saidaA[18]~51_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit20|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	dataf => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit20|soma|Add1~0_combout\);

\processador|FD|ULA_bit20|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[20]~59_combout\ & \processador|FD|soma1inv|Add0~45_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	combout => \processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit25|soma|Add1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~2_combout\ = (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & (((\processador|FD|BancoReg|saidaA[23]~71_combout\ & \processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & 
-- (((\processador|FD|BancoReg|saidaA[23]~71_combout\ & \processador|FD|soma1inv|Add0~33_sumout\)) # (\processador|FD|soma1inv|Add0~29_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~2_combout\);

\processador|FD|ULA_bit25|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~1_combout\ = ( !\processador|FD|BancoReg|saidaA[25]~79_combout\ & ( \processador|FD|soma1inv|Add0~25_sumout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\)) # 
-- (\processador|FD|soma1inv|Add0~29_sumout\))) ) ) ) # ( \processador|FD|BancoReg|saidaA[25]~79_combout\ & ( !\processador|FD|soma1inv|Add0~25_sumout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\)) # 
-- (\processador|FD|soma1inv|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110111011100010111011101110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datae => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	dataf => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~1_combout\);

\processador|FD|ULA_bit25|soma|Add1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~3_combout\ = ( \processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit25|soma|Add1~2_combout\ ) ) # ( \processador|FD|ULA_bit25|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit25|soma|Add1~2_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & (\processador|FD|soma1inv|Add0~37_sumout\ & ((\processador|FD|soma1inv|Add0~41_sumout\) # (\processador|FD|BancoReg|saidaA[21]~63_combout\)))) # (\processador|FD|BancoReg|saidaA[22]~67_combout\ & 
-- (((\processador|FD|soma1inv|Add0~41_sumout\) # (\processador|FD|BancoReg|saidaA[21]~63_combout\)) # (\processador|FD|soma1inv|Add0~37_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000101110111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datae => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~2_combout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~3_combout\);

\processador|FD|ULA_bit25|soma|Add1~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~4_combout\ = (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & (((\processador|FD|BancoReg|saidaA[21]~63_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)))) # (\processador|FD|BancoReg|saidaA[22]~67_combout\ & 
-- (((\processador|FD|BancoReg|saidaA[21]~63_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)) # (\processador|FD|soma1inv|Add0~37_sumout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000111110001000100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~4_combout\);

\processador|FD|ULA_bit25|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit25|soma|Add1~4_combout\ & ( \processador|FD|ULA_bit25|soma|Add1~3_combout\ ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~4_combout\ & ( 
-- (\processador|FD|ULA_bit25|soma|Add1~3_combout\ & (((\processador|FD|ULA_bit25|soma|Add1~2_combout\) # (\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\)) # (\processador|FD|ULA_bit20|soma|Add1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001111111000000001111111100000000011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\,
	datab => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~2_combout\,
	datad => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~3_combout\,
	datae => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~4_combout\,
	combout => \processador|FD|ULA_bit25|soma|Add1~0_combout\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[25]~79_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit27|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add1~1_combout\ = ( \processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~87_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & 
-- !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~87_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( \processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~87_combout\ & 
-- (!\processador|FD|soma1inv|Add0~17_sumout\ & (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & !\processador|FD|soma1inv|Add0~21_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit25|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & ((!\processador|FD|soma1inv|Add0~17_sumout\) # ((!\processador|FD|BancoReg|saidaA[26]~83_combout\) # 
-- (!\processador|FD|soma1inv|Add0~21_sumout\)))) # (\processador|FD|BancoReg|saidaA[27]~87_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & ((!\processador|FD|BancoReg|saidaA[26]~83_combout\) # (!\processador|FD|soma1inv|Add0~21_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datae => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit27|soma|Add1~1_combout\);

\processador|FD|ULA_bit30|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~13_sumout\ & ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~95_combout\ & 
-- (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|FD|BancoReg|saidaA[28]~91_combout\)) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((\processador|FD|BancoReg|saidaA[28]~91_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~13_sumout\ & ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[29]~95_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~13_sumout\ & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~95_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~13_sumout\ & ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( (\processador|FD|ULA_bit30|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & 
-- \processador|FD|BancoReg|saidaA[28]~91_combout\)) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((\processador|FD|BancoReg|saidaA[28]~91_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit30|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	dataf => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\,
	combout => \processador|FD|ULA_bit30|soma|Add1~0_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ = (\processador|FD|BancoReg|saidaA[30]~99_combout\ & \processador|FD|soma1inv|Add0~5_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\);

\processador|FD|result_slt[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|result_slt\(0) = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( ((!\processador|FD|BancoReg|saidaA[31]~103_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\)) # 
-- (\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\)) # (\processador|FD|ULA_bit30|soma|Add1~0_combout\) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( 
-- (!\processador|FD|ULA_bit30|soma|Add1~0_combout\ & (\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\ & (!\processador|FD|BancoReg|saidaA[31]~103_combout\ $ (\processador|FD|soma1inv|Add0~1_sumout\)))) # (\processador|FD|ULA_bit30|soma|Add1~0_combout\ 
-- & (!\processador|FD|BancoReg|saidaA[31]~103_combout\ $ ((\processador|FD|soma1inv|Add0~1_sumout\)))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|ULA_bit30|soma|Add1~0_combout\ & !\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ 
-- & (((!\processador|FD|ULA_bit30|soma|Add1~0_combout\ & !\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\)) # (\processador|FD|soma1inv|Add0~1_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000100010001000000000000000000001001100110010110111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|result_slt\(0));

\processador|FD|ULA_bit0|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|saidaA[0]~5_combout\ & (\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[0]~5_combout\ & ((!\processador|FD|soma1inv|Add0~125_sumout\ & (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ $ (\processador|UC|UC_ULA|ULActrl[1]~3_combout\))) # (\processador|FD|soma1inv|Add0~125_sumout\ & 
-- ((\processador|UC|UC_ULA|ULActrl[1]~3_combout\) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110000100010111011000010001011101100001000101110110000100010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~0_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit0|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[0]~0_combout\);

\processador|UC|palavraControle[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[0]~3_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~0_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|UC|palavraControle[0]~3_combout\);

\processador|FD|memRAM|ram~130\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~130_combout\ = (\processador|UC|palavraControle[0]~3_combout\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111000000000001111100000000000111110000000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[0]~3_combout\,
	combout => \processador|FD|memRAM|ram~130_combout\);

\processador|FD|memRAM|ram~74\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[8]~88_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~74_q\);

\processador|FD|memRAM|ram~131\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~131_combout\ = (!\processador|FD|saidaULA_final[0]~0_combout\ & (\processador|UC|palavraControle[0]~3_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000111000000000000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[0]~3_combout\,
	combout => \processador|FD|memRAM|ram~131_combout\);

\processador|FD|memRAM|ram~42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[8]~88_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~42_q\);

\processador|FD|memRAM|ram~106\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~106_combout\ = ( \processador|FD|memRAM|ram~42_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~74_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~42_q\ & ( (\processador|FD|memRAM|ram~74_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~74_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~42_q\,
	combout => \processador|FD|memRAM|ram~106_combout\);

\processador|FD|SOMA|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~1_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))
-- \processador|FD|SOMA|Add0~2\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(2) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	cin => GND,
	sumout => \processador|FD|SOMA|Add0~1_sumout\,
	cout => \processador|FD|SOMA|Add0~2\);

\processador|FD|SOMA|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~5_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(3) ) + ( GND ) + ( \processador|FD|SOMA|Add0~2\ ))
-- \processador|FD|SOMA|Add0~6\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(3) ) + ( GND ) + ( \processador|FD|SOMA|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	cin => \processador|FD|SOMA|Add0~2\,
	sumout => \processador|FD|SOMA|Add0~5_sumout\,
	cout => \processador|FD|SOMA|Add0~6\);

\processador|FD|SOMA|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~9_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(4) ) + ( GND ) + ( \processador|FD|SOMA|Add0~6\ ))
-- \processador|FD|SOMA|Add0~10\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(4) ) + ( GND ) + ( \processador|FD|SOMA|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	cin => \processador|FD|SOMA|Add0~6\,
	sumout => \processador|FD|SOMA|Add0~9_sumout\,
	cout => \processador|FD|SOMA|Add0~10\);

\processador|FD|SOMA|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~13_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(5) ) + ( GND ) + ( \processador|FD|SOMA|Add0~10\ ))
-- \processador|FD|SOMA|Add0~14\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(5) ) + ( GND ) + ( \processador|FD|SOMA|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	cin => \processador|FD|SOMA|Add0~10\,
	sumout => \processador|FD|SOMA|Add0~13_sumout\,
	cout => \processador|FD|SOMA|Add0~14\);

\processador|FD|SOMA|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~17_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(6) ) + ( GND ) + ( \processador|FD|SOMA|Add0~14\ ))
-- \processador|FD|SOMA|Add0~18\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(6) ) + ( GND ) + ( \processador|FD|SOMA|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	cin => \processador|FD|SOMA|Add0~14\,
	sumout => \processador|FD|SOMA|Add0~17_sumout\,
	cout => \processador|FD|SOMA|Add0~18\);

\processador|FD|SOMA|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~21_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(7) ) + ( GND ) + ( \processador|FD|SOMA|Add0~18\ ))
-- \processador|FD|SOMA|Add0~22\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(7) ) + ( GND ) + ( \processador|FD|SOMA|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	cin => \processador|FD|SOMA|Add0~18\,
	sumout => \processador|FD|SOMA|Add0~21_sumout\,
	cout => \processador|FD|SOMA|Add0~22\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~6_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~1_sumout\ ) + ( !VCC ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~6_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~1_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~6_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~1_sumout\,
	cin => GND,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~8_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~5_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~8_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~5_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~8_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~5_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~2\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~12_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~9_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~12_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~9_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~12_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~9_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~6\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~29_combout\) ) + ( \processador|FD|SOMA|Add0~13_sumout\ ) + ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~29_combout\) ) + ( \processador|FD|SOMA|Add0~13_sumout\ ) + ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~29_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~13_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~10\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~14_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~17_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~14_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~17_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~14_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~17_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~14\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~10_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~21_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~10_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~21_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~21_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~18\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~25_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~25_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~25_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~22\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\);

\processador|UC|palavraControle[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle\(14) = ( \processador|FD|Equal3~0_combout\ & ( (!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datae => \processador|FD|ALT_INV_Equal3~0_combout\,
	combout => \processador|UC|palavraControle\(14));

\processador|FD|ULA_bit31|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~1_sumout\) # (\processador|FD|BancoReg|saidaA[31]~103_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[31]~103_combout\ & \processador|FD|soma1inv|Add0~1_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\) # 
-- (\processador|FD|ULA_bit30|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|ULA_bit30|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[31]~103_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~1_sumout\ $ (((\processador|FD|ULA_bit30|Muxao|saida_MUX~2_combout\) # (\processador|FD|ULA_bit30|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|ULA_bit30|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit29|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[29]~95_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	combout => \processador|FD|ULA_bit29|soma|Add0~0_combout\);

\processador|FD|ULA_bit24|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[24]~75_combout\ $ (!\processador|FD|soma1inv|Add0~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	combout => \processador|FD|ULA_bit24|soma|Add0~0_combout\);

\processador|FD|ULA_bit19|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[19]~55_combout\ $ (!\processador|FD|soma1inv|Add0~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	combout => \processador|FD|ULA_bit19|soma|Add0~0_combout\);

\processador|FD|ULA_bit14|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[14]~35_combout\ $ (!\processador|FD|soma1inv|Add0~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	combout => \processador|FD|ULA_bit14|soma|Add0~0_combout\);

\processador|FD|ULA_bit9|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~89_sumout\ $ (((!\processador|FD|BancoReg|registrador~1430_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1430_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	combout => \processador|FD|ULA_bit9|soma|Add0~0_combout\);

\processador|FD|ULA_bit4|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~109_sumout\ $ (((!\processador|FD|BancoReg|registrador~1514_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1514_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	combout => \processador|FD|ULA_bit4|soma|Add0~0_combout\);

\processador|FD|BancoReg|registrador~198\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~198_q\);

\processador|FD|BancoReg|registrador~262\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2220_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~262_q\);

\processador|FD|BancoReg|registrador~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2213_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~70_q\);

\processador|FD|BancoReg|registrador~134\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~134_q\);

\processador|FD|BancoReg|registrador~2194\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2194_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~134_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~38_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~70_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~70_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~134_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~38_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2194_combout\);

\processador|FD|BancoReg|registrador~1564\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1564_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2194_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~262_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2194_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~198_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~198_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~262_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2194_combout\,
	combout => \processador|FD|BancoReg|registrador~1564_combout\);

\processador|FD|BancoReg|registrador~454\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~454_q\);

\processador|FD|BancoReg|registrador~518\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2222_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~518_q\);

\processador|FD|BancoReg|registrador~326\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2216_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~326_q\);

\processador|FD|BancoReg|registrador~390\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2217_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~390_q\);

\processador|FD|BancoReg|registrador~294\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2215_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~294_q\);

\processador|FD|BancoReg|registrador~2198\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2198_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\) # (\processador|FD|BancoReg|registrador~390_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~294_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~326_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101111111110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~326_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~390_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~294_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2198_combout\);

\processador|FD|BancoReg|registrador~1568\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1568_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2198_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~518_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2198_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~454_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( !\processador|FD|BancoReg|registrador~2198_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~454_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~518_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2198_combout\,
	combout => \processador|FD|BancoReg|registrador~1568_combout\);

\processador|FD|BancoReg|registrador~710\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~710_q\);

\processador|FD|BancoReg|registrador~774\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~774_q\);

\processador|FD|BancoReg|registrador~2202\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2202_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2202_combout\);

\processador|FD|BancoReg|registrador~1572\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1572_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2202_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~774_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2202_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~710_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~710_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~774_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2202_combout\,
	combout => \processador|FD|BancoReg|registrador~1572_combout\);

\processador|FD|BancoReg|registrador~966\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~966_q\);

\processador|FD|BancoReg|registrador~1030\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1030_q\);

\processador|FD|BancoReg|registrador~2206\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2206_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2206_combout\);

\processador|FD|BancoReg|registrador~1576\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1576_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2206_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1030_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2206_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~966_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~966_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1030_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2206_combout\,
	combout => \processador|FD|BancoReg|registrador~1576_combout\);

\processador|FD|BancoReg|registrador~1580\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1580_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1576_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1572_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1568_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1564_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1564_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1568_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1572_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1576_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1580_combout\);

\processador|FD|ULA_bit1|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit1|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|BancoReg|registrador~1563_combout\ & (\processador|FD|soma1inv|Add0~121_sumout\ & 
-- \processador|FD|BancoReg|registrador~1580_combout\)) # (\processador|FD|BancoReg|registrador~1563_combout\ & ((\processador|FD|BancoReg|registrador~1580_combout\) # (\processador|FD|soma1inv|Add0~121_sumout\))))) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~125_sumout\ & ( (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1563_combout\ & \processador|FD|soma1inv|Add0~121_sumout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100010101000000010000000100000001000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1563_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1580_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	combout => \processador|FD|ULA_bit1|soma|Add1~0_combout\);

\processador|FD|ULA_bit4|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~117_sumout\ & ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~113_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[3]~11_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~117_sumout\ & ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & 
-- ((!\processador|FD|BancoReg|saidaA[3]~11_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|BancoReg|saidaA[2]~7_combout\)) # (\processador|FD|BancoReg|saidaA[3]~11_combout\ & ((\processador|FD|BancoReg|saidaA[2]~7_combout\) # 
-- (\processador|FD|soma1inv|Add0~113_sumout\))))) ) ) ) # ( \processador|FD|soma1inv|Add0~117_sumout\ & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[3]~11_combout\ & 
-- (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|BancoReg|saidaA[2]~7_combout\)) # (\processador|FD|BancoReg|saidaA[3]~11_combout\ & ((\processador|FD|BancoReg|saidaA[2]~7_combout\) # (\processador|FD|soma1inv|Add0~113_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~117_sumout\ & ( !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit4|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[3]~11_combout\ & \processador|FD|soma1inv|Add0~113_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit4|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	dataf => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit4|soma|Add1~1_combout\);

\processador|FD|ULA_bit4|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1514_combout\ & \processador|FD|soma1inv|Add0~109_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1514_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	combout => \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit6|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & (!\processador|FD|BancoReg|saidaA[5]~2_combout\ & 
-- !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[5]~2_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( \processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & 
-- (!\processador|FD|soma1inv|Add0~101_sumout\ & (!\processador|FD|BancoReg|saidaA[5]~2_combout\ & !\processador|FD|soma1inv|Add0~105_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit4|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit4|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & ((!\processador|FD|soma1inv|Add0~101_sumout\) # ((!\processador|FD|BancoReg|saidaA[5]~2_combout\) # (!\processador|FD|soma1inv|Add0~105_sumout\)))) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & 
-- (!\processador|FD|soma1inv|Add0~101_sumout\ & ((!\processador|FD|BancoReg|saidaA[5]~2_combout\) # (!\processador|FD|soma1inv|Add0~105_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datae => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit6|soma|Add1~0_combout\);

\processador|FD|ULA_bit9|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~97_sumout\ & ( \processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- (\processador|FD|soma1inv|Add0~93_sumout\ & \processador|FD|BancoReg|saidaA[7]~6_combout\)) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((\processador|FD|BancoReg|saidaA[7]~6_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~97_sumout\ & ( \processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[8]~15_combout\ & \processador|FD|soma1inv|Add0~93_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~97_sumout\ & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~93_sumout\) # (\processador|FD|BancoReg|saidaA[8]~15_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~97_sumout\ & ( !\processador|FD|ULA_bit6|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit9|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & (\processador|FD|soma1inv|Add0~93_sumout\ & 
-- \processador|FD|BancoReg|saidaA[7]~6_combout\)) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((\processador|FD|BancoReg|saidaA[7]~6_combout\) # (\processador|FD|soma1inv|Add0~93_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit9|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	dataf => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit9|soma|Add1~1_combout\);

\processador|FD|ULA_bit9|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1430_combout\ & \processador|FD|soma1inv|Add0~89_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1430_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	combout => \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit11|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & (!\processador|FD|soma1inv|Add0~81_sumout\ & (!\processador|FD|BancoReg|saidaA[10]~19_combout\ & 
-- !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & (!\processador|FD|soma1inv|Add0~81_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[10]~19_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( \processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & 
-- (!\processador|FD|soma1inv|Add0~81_sumout\ & (!\processador|FD|BancoReg|saidaA[10]~19_combout\ & !\processador|FD|soma1inv|Add0~85_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit9|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit9|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & ((!\processador|FD|soma1inv|Add0~81_sumout\) # ((!\processador|FD|BancoReg|saidaA[10]~19_combout\) # (!\processador|FD|soma1inv|Add0~85_sumout\)))) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ 
-- & (!\processador|FD|soma1inv|Add0~81_sumout\ & ((!\processador|FD|BancoReg|saidaA[10]~19_combout\) # (!\processador|FD|soma1inv|Add0~85_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datae => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit11|soma|Add1~0_combout\);

\processador|FD|ULA_bit14|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~77_sumout\ & ( \processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & 
-- (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|FD|BancoReg|saidaA[12]~27_combout\)) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((\processador|FD|BancoReg|saidaA[12]~27_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~77_sumout\ & ( \processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[13]~31_combout\ & \processador|FD|soma1inv|Add0~73_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~77_sumout\ & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~73_sumout\) # (\processador|FD|BancoReg|saidaA[13]~31_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~77_sumout\ & ( !\processador|FD|ULA_bit11|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit14|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & 
-- \processador|FD|BancoReg|saidaA[12]~27_combout\)) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((\processador|FD|BancoReg|saidaA[12]~27_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit14|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	dataf => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit14|soma|Add1~1_combout\);

\processador|FD|ULA_bit14|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[14]~35_combout\ & \processador|FD|soma1inv|Add0~69_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	combout => \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit16|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & (!\processador|FD|BancoReg|saidaA[15]~39_combout\ & 
-- !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[15]~39_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( \processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & 
-- (!\processador|FD|soma1inv|Add0~61_sumout\ & (!\processador|FD|BancoReg|saidaA[15]~39_combout\ & !\processador|FD|soma1inv|Add0~65_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit14|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit14|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & ((!\processador|FD|soma1inv|Add0~61_sumout\) # ((!\processador|FD|BancoReg|saidaA[15]~39_combout\) # 
-- (!\processador|FD|soma1inv|Add0~65_sumout\)))) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & ((!\processador|FD|BancoReg|saidaA[15]~39_combout\) # (!\processador|FD|soma1inv|Add0~65_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datae => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit16|soma|Add1~0_combout\);

\processador|FD|ULA_bit19|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~57_sumout\ & ( \processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & 
-- (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|FD|BancoReg|saidaA[17]~47_combout\)) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((\processador|FD|BancoReg|saidaA[17]~47_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~57_sumout\ & ( \processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[18]~51_combout\ & \processador|FD|soma1inv|Add0~53_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~57_sumout\ & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~53_sumout\) # (\processador|FD|BancoReg|saidaA[18]~51_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~57_sumout\ & ( !\processador|FD|ULA_bit16|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit19|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & 
-- \processador|FD|BancoReg|saidaA[17]~47_combout\)) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((\processador|FD|BancoReg|saidaA[17]~47_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit19|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	dataf => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit19|soma|Add1~1_combout\);

\processador|FD|ULA_bit19|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[19]~55_combout\ & \processador|FD|soma1inv|Add0~49_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	combout => \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit21|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~63_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & (!\processador|FD|BancoReg|saidaA[20]~59_combout\ & 
-- !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~63_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[20]~59_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( \processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[21]~63_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & 
-- (!\processador|FD|soma1inv|Add0~41_sumout\ & (!\processador|FD|BancoReg|saidaA[20]~59_combout\ & !\processador|FD|soma1inv|Add0~45_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit19|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit19|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~63_combout\ & ((!\processador|FD|soma1inv|Add0~41_sumout\) # ((!\processador|FD|BancoReg|saidaA[20]~59_combout\) # 
-- (!\processador|FD|soma1inv|Add0~45_sumout\)))) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & ((!\processador|FD|BancoReg|saidaA[20]~59_combout\) # (!\processador|FD|soma1inv|Add0~45_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datae => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit21|soma|Add1~0_combout\);

\processador|FD|ULA_bit24|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~37_sumout\ & ( \processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[23]~71_combout\ & 
-- (\processador|FD|soma1inv|Add0~33_sumout\ & \processador|FD|BancoReg|saidaA[22]~67_combout\)) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & ((\processador|FD|BancoReg|saidaA[22]~67_combout\) # (\processador|FD|soma1inv|Add0~33_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~37_sumout\ & ( \processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[23]~71_combout\ & \processador|FD|soma1inv|Add0~33_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~37_sumout\ & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~37_sumout\ & ( !\processador|FD|ULA_bit21|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit24|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[23]~71_combout\ & (\processador|FD|soma1inv|Add0~33_sumout\ & 
-- \processador|FD|BancoReg|saidaA[22]~67_combout\)) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & ((\processador|FD|BancoReg|saidaA[22]~67_combout\) # (\processador|FD|soma1inv|Add0~33_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit24|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	dataf => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit24|soma|Add1~1_combout\);

\processador|FD|ULA_bit24|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[24]~75_combout\ & \processador|FD|soma1inv|Add0~29_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	combout => \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit26|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & 
-- !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( \processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & 
-- (!\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((!\processador|FD|soma1inv|Add0~21_sumout\) # ((!\processador|FD|BancoReg|saidaA[25]~79_combout\) # 
-- (!\processador|FD|soma1inv|Add0~25_sumout\)))) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & ((!\processador|FD|BancoReg|saidaA[25]~79_combout\) # (!\processador|FD|soma1inv|Add0~25_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit26|soma|Add1~0_combout\);

\processador|FD|ULA_bit29|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~17_sumout\ & ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & 
-- (\processador|FD|soma1inv|Add0~13_sumout\ & \processador|FD|BancoReg|saidaA[27]~87_combout\)) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((\processador|FD|BancoReg|saidaA[27]~87_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~17_sumout\ & ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[28]~91_combout\ & \processador|FD|soma1inv|Add0~13_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~17_sumout\ & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~91_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~17_sumout\ & ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit29|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & 
-- \processador|FD|BancoReg|saidaA[27]~87_combout\)) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((\processador|FD|BancoReg|saidaA[27]~87_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit29|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	dataf => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit29|soma|Add1~1_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[29]~95_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[30]~99_combout\ & \processador|FD|soma1inv|Add0~5_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & ((\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit29|soma|Add1~1_combout\)))) 
-- # (\processador|FD|BancoReg|saidaA[30]~99_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|ULA_bit29|soma|Add1~1_combout\ & !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\))) ) ) ) # ( 
-- !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[30]~99_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ $ (((\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit29|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\);

\processador|UC|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal0~1_combout\ = (\processador|UC|palavraControle[9]~0_combout\ & \processador|UC|Equal0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[9]~0_combout\,
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|UC|Equal0~1_combout\);

\processador|FD|fetchInstruction|PC|DOUT[12]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~2_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout\) # (!\processador|FD|fetchInstruction|ROM|memROM~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010001010100000000000000000001010000010100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\);

\processador|FD|ULA_bit17|Muxao|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ = (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\ = ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[29]~95_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[28]~91_combout\ & \processador|FD|soma1inv|Add0~13_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[29]~95_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ $ (((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~91_combout\)))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & (\processador|FD|BancoReg|saidaA[28]~91_combout\ & \processador|FD|soma1inv|Add0~13_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & ((!\processador|FD|BancoReg|saidaA[28]~91_combout\) # (!\processador|FD|soma1inv|Add0~13_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~1_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & ((\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~91_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\);

\processador|FD|ULA_bit22|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[22]~67_combout\ $ (!\processador|FD|soma1inv|Add0~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	combout => \processador|FD|ULA_bit22|soma|Add0~0_combout\);

\processador|FD|ULA_bit17|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[17]~47_combout\ $ (!\processador|FD|soma1inv|Add0~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	combout => \processador|FD|ULA_bit17|soma|Add0~0_combout\);

\processador|FD|ULA_bit12|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[12]~27_combout\ $ (!\processador|FD|soma1inv|Add0~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	combout => \processador|FD|ULA_bit12|soma|Add0~0_combout\);

\processador|FD|ULA_bit7|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~97_sumout\ $ (((!\processador|FD|BancoReg|registrador~1463_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1463_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	combout => \processador|FD|ULA_bit7|soma|Add0~0_combout\);

\processador|FD|ULA_bit4|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~3_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & ((\processador|FD|soma1inv|Add0~113_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[3]~11_combout\)))) # (\processador|FD|BancoReg|saidaA[4]~3_combout\ & (((\processador|FD|soma1inv|Add0~113_sumout\) # (\processador|FD|BancoReg|saidaA[3]~11_combout\)) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) ) # 
-- ( !\processador|FD|ULA_bit2|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~3_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & (\processador|FD|BancoReg|saidaA[3]~11_combout\ & \processador|FD|soma1inv|Add0~113_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[4]~3_combout\ & (((\processador|FD|BancoReg|saidaA[3]~11_combout\ & \processador|FD|soma1inv|Add0~113_sumout\)) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datae => \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit4|soma|Add1~0_combout\);

\processador|FD|ULA_bit7|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~105_sumout\ & ( \processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~101_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[6]~1_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~105_sumout\ & ( \processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[6]~1_combout\ 
-- & (\processador|FD|soma1inv|Add0~101_sumout\ & \processador|FD|BancoReg|saidaA[5]~2_combout\)) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & ((\processador|FD|BancoReg|saidaA[5]~2_combout\) # (\processador|FD|soma1inv|Add0~101_sumout\))))) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~105_sumout\ & ( !\processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[6]~1_combout\ & (\processador|FD|soma1inv|Add0~101_sumout\ & 
-- \processador|FD|BancoReg|saidaA[5]~2_combout\)) # (\processador|FD|BancoReg|saidaA[6]~1_combout\ & ((\processador|FD|BancoReg|saidaA[5]~2_combout\) # (\processador|FD|soma1inv|Add0~101_sumout\))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~105_sumout\ & ( 
-- !\processador|FD|ULA_bit4|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit7|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[6]~1_combout\ & \processador|FD|soma1inv|Add0~101_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit7|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	dataf => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit7|soma|Add1~0_combout\);

\processador|FD|ULA_bit7|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1463_combout\ & \processador|FD|soma1inv|Add0~97_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1463_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	combout => \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit9|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & (!\processador|FD|soma1inv|Add0~89_sumout\ & (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & (!\processador|FD|soma1inv|Add0~89_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( \processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~15_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & !\processador|FD|soma1inv|Add0~93_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit7|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit7|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((!\processador|FD|soma1inv|Add0~89_sumout\) # ((!\processador|FD|BancoReg|saidaA[8]~15_combout\) # (!\processador|FD|soma1inv|Add0~93_sumout\)))) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & ((!\processador|FD|BancoReg|saidaA[8]~15_combout\) # (!\processador|FD|soma1inv|Add0~93_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datae => \processador|FD|ULA_bit7|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit9|soma|Add1~0_combout\);

\processador|FD|ULA_bit12|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~85_sumout\ & ( \processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[11]~23_combout\ & 
-- (\processador|FD|soma1inv|Add0~81_sumout\ & \processador|FD|BancoReg|saidaA[10]~19_combout\)) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & ((\processador|FD|BancoReg|saidaA[10]~19_combout\) # (\processador|FD|soma1inv|Add0~81_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~85_sumout\ & ( \processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[11]~23_combout\ & \processador|FD|soma1inv|Add0~81_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~85_sumout\ & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~81_sumout\) # (\processador|FD|BancoReg|saidaA[11]~23_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~85_sumout\ & ( !\processador|FD|ULA_bit9|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit12|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[11]~23_combout\ & (\processador|FD|soma1inv|Add0~81_sumout\ & 
-- \processador|FD|BancoReg|saidaA[10]~19_combout\)) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & ((\processador|FD|BancoReg|saidaA[10]~19_combout\) # (\processador|FD|soma1inv|Add0~81_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit12|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	dataf => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit12|soma|Add1~0_combout\);

\processador|FD|ULA_bit12|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[12]~27_combout\ & \processador|FD|soma1inv|Add0~77_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	combout => \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit14|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & 
-- !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~35_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( \processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & 
-- (!\processador|FD|soma1inv|Add0~69_sumout\ & (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & !\processador|FD|soma1inv|Add0~73_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit12|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit12|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((!\processador|FD|soma1inv|Add0~69_sumout\) # ((!\processador|FD|BancoReg|saidaA[13]~31_combout\) # 
-- (!\processador|FD|soma1inv|Add0~73_sumout\)))) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & (!\processador|FD|soma1inv|Add0~69_sumout\ & ((!\processador|FD|BancoReg|saidaA[13]~31_combout\) # (!\processador|FD|soma1inv|Add0~73_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datae => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit14|soma|Add1~0_combout\);

\processador|FD|ULA_bit17|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~65_sumout\ & ( \processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[16]~43_combout\ & 
-- (\processador|FD|soma1inv|Add0~61_sumout\ & \processador|FD|BancoReg|saidaA[15]~39_combout\)) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & ((\processador|FD|BancoReg|saidaA[15]~39_combout\) # (\processador|FD|soma1inv|Add0~61_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~65_sumout\ & ( \processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[16]~43_combout\ & \processador|FD|soma1inv|Add0~61_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~65_sumout\ & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~61_sumout\) # (\processador|FD|BancoReg|saidaA[16]~43_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~65_sumout\ & ( !\processador|FD|ULA_bit14|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit17|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[16]~43_combout\ & (\processador|FD|soma1inv|Add0~61_sumout\ & 
-- \processador|FD|BancoReg|saidaA[15]~39_combout\)) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & ((\processador|FD|BancoReg|saidaA[15]~39_combout\) # (\processador|FD|soma1inv|Add0~61_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit17|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	dataf => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit17|soma|Add1~0_combout\);

\processador|FD|ULA_bit17|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[17]~47_combout\ & \processador|FD|soma1inv|Add0~57_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	combout => \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit19|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & 
-- !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~55_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( \processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & 
-- (!\processador|FD|soma1inv|Add0~49_sumout\ & (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & !\processador|FD|soma1inv|Add0~53_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit17|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((!\processador|FD|soma1inv|Add0~49_sumout\) # ((!\processador|FD|BancoReg|saidaA[18]~51_combout\) # 
-- (!\processador|FD|soma1inv|Add0~53_sumout\)))) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & (!\processador|FD|soma1inv|Add0~49_sumout\ & ((!\processador|FD|BancoReg|saidaA[18]~51_combout\) # (!\processador|FD|soma1inv|Add0~53_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datae => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit19|soma|Add1~0_combout\);

\processador|FD|ULA_bit22|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~45_sumout\ & ( \processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[21]~63_combout\ & 
-- (\processador|FD|soma1inv|Add0~41_sumout\ & \processador|FD|BancoReg|saidaA[20]~59_combout\)) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & ((\processador|FD|BancoReg|saidaA[20]~59_combout\) # (\processador|FD|soma1inv|Add0~41_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~45_sumout\ & ( \processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[21]~63_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~45_sumout\ & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~41_sumout\) # (\processador|FD|BancoReg|saidaA[21]~63_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~45_sumout\ & ( !\processador|FD|ULA_bit19|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit22|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[21]~63_combout\ & (\processador|FD|soma1inv|Add0~41_sumout\ & 
-- \processador|FD|BancoReg|saidaA[20]~59_combout\)) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & ((\processador|FD|BancoReg|saidaA[20]~59_combout\) # (\processador|FD|soma1inv|Add0~41_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit22|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	dataf => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit22|soma|Add1~0_combout\);

\processador|FD|ULA_bit22|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[22]~67_combout\ & \processador|FD|soma1inv|Add0~37_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	combout => \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit24|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[23]~71_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & 
-- !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~71_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( \processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~71_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & 
-- (!\processador|FD|soma1inv|Add0~29_sumout\ & (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & !\processador|FD|soma1inv|Add0~33_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit22|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & ((!\processador|FD|soma1inv|Add0~29_sumout\) # ((!\processador|FD|BancoReg|saidaA[23]~71_combout\) # 
-- (!\processador|FD|soma1inv|Add0~33_sumout\)))) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (!\processador|FD|soma1inv|Add0~29_sumout\ & ((!\processador|FD|BancoReg|saidaA[23]~71_combout\) # (!\processador|FD|soma1inv|Add0~33_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datae => \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit24|soma|Add1~0_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\ = ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[26]~83_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[25]~79_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[26]~83_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\ $ (((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~79_combout\)))) ) ) ) # ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & (\processador|FD|BancoReg|saidaA[25]~79_combout\ & \processador|FD|soma1inv|Add0~25_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & ((!\processador|FD|BancoReg|saidaA[25]~79_combout\) # (!\processador|FD|soma1inv|Add0~25_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & ((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~79_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & !\processador|FD|soma1inv|Add0~25_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\);

\processador|FD|ULA_bit2|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[2]~7_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~117_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[2]~7_combout\ $ (!\processador|FD|soma1inv|Add0~117_sumout\ $ (\processador|FD|ULA_bit1|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[2]~7_combout\ & 
-- (!\processador|FD|soma1inv|Add0~117_sumout\ & \processador|FD|ULA_bit1|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[2]~7_combout\ & (\processador|FD|soma1inv|Add0~117_sumout\ & !\processador|FD|ULA_bit1|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datac => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit3|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~11_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[3]~11_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[3]~11_combout\ $ (!\processador|FD|soma1inv|Add0~113_sumout\ $ (\processador|FD|ULA_bit2|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[3]~11_combout\ & 
-- (!\processador|FD|soma1inv|Add0~113_sumout\ & \processador|FD|ULA_bit2|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[3]~11_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & !\processador|FD|ULA_bit2|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datac => \processador|FD|ULA_bit2|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\);

\processador|FD|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~0_combout\ = ( !\processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|ULA_bit0|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ & 
-- (!\processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\ & !\processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit0|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|Equal0~0_combout\);

\processador|FD|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~1_combout\ = ( \processador|FD|Equal0~0_combout\ & ( (!\processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ & 
-- !\processador|FD|ULA_bit8|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit8|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|Equal0~1_combout\);

\processador|FD|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~2_combout\ = ( \processador|FD|Equal0~1_combout\ & ( (!\processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ & 
-- !\processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~1_combout\,
	combout => \processador|FD|Equal0~2_combout\);

\processador|FD|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~3_combout\ = ( \processador|FD|Equal0~2_combout\ & ( (!\processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ & 
-- !\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~2_combout\,
	combout => \processador|FD|Equal0~3_combout\);

\processador|FD|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~4_combout\ = (!\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ & \processador|FD|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\,
	datab => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ALT_INV_Equal0~3_combout\,
	combout => \processador|FD|Equal0~4_combout\);

\processador|FD|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~5_combout\ = ( \processador|FD|Equal0~4_combout\ & ( (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ & 
-- !\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|FD|ALT_INV_Equal0~4_combout\,
	combout => \processador|FD|Equal0~5_combout\);

\processador|FD|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~6_combout\ = ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~3_combout\ & ( \processador|FD|Equal0~5_combout\ & ( (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ & 
-- ((!\processador|FD|ULA_bit26|Muxao|saida_MUX~2_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datab => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~3_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~5_combout\,
	combout => \processador|FD|Equal0~6_combout\);

\processador|FD|Equal0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~7_combout\ = ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~3_combout\ & ( \processador|FD|Equal0~6_combout\ & ( (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ & 
-- ((!\processador|FD|ULA_bit29|Muxao|saida_MUX~2_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datab => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	datac => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~3_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~6_combout\,
	combout => \processador|FD|Equal0~7_combout\);

\processador|FD|fetchInstruction|PC|DOUT[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\ & ( \processador|FD|Equal0~7_combout\ & ( (!\processador|UC|Equal0~1_combout\ $ (((!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ & 
-- !\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\)))) # (\processador|UC|palavraControle\(14)) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\ & ( !\processador|FD|Equal0~7_combout\ & ( (!\processador|UC|Equal0~1_combout\) # 
-- (\processador|UC|palavraControle\(14)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101000000000000000001111111110101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datac => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datad => \processador|UC|ALT_INV_Equal0~1_combout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~0_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~7_combout\,
	combout => \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\);

\processador|UC|palavraControle[11]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[11]~2_combout\ = (\processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\) # (\processador|UC|palavraControle\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~0_combout\,
	combout => \processador|UC|palavraControle[11]~2_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~8_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[8]~15_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~25_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~25_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~25_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~25_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~8_combout\);

\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

\processador|FD|fetchInstruction|PC|DOUT[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[8]~8_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(8));

\processador|FD|SOMA|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~25_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(8) ) + ( GND ) + ( \processador|FD|SOMA|Add0~22\ ))
-- \processador|FD|SOMA|Add0~26\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(8) ) + ( GND ) + ( \processador|FD|SOMA|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(8),
	cin => \processador|FD|SOMA|Add0~22\,
	sumout => \processador|FD|SOMA|Add0~25_sumout\,
	cout => \processador|FD|SOMA|Add0~26\);

\processador|FD|muxULAram|saida_MUX[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[15]~0_combout\ = ( \processador|UC|Equal3~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & (((\processador|FD|fetchInstruction|ROM|memROM~4_combout\)))) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & !\processador|FD|fetchInstruction|ROM|memROM~5_combout\)) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & \processador|FD|fetchInstruction|ROM|memROM~5_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011100001110000000000000000000000111000011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	datae => \processador|UC|ALT_INV_Equal3~0_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[15]~0_combout\);

\processador|FD|muxULAram|saida_MUX[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[15]~1_combout\ = (!\processador|FD|Equal1~0_combout\ & !\processador|UC|Equal3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|UC|ALT_INV_Equal3~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[15]~1_combout\);

\processador|FD|muxULAram|saida_MUX[8]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[8]~10_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~106_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[8]~9_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~25_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[8]~9_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~106_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~25_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[8]~10_combout\);

\processador|FD|BancoReg|registrador~462\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[8]~10_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~462_q\);

\processador|FD|BancoReg|registrador~1615\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1615_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~526_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~462_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~462_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~526_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1615_combout\);

\processador|FD|BancoReg|registrador~1613\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1613_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~398_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~302_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~334_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~302_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~334_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~398_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1613_combout\);

\processador|FD|BancoReg|registrador~1614\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1614_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~270_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~206_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~206_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~270_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1614_combout\);

\processador|FD|BancoReg|registrador~1612\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1612_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~142_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~46_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~78_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~46_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~78_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~142_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1612_combout\);

\processador|FD|BancoReg|saidaB[8]~88\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[8]~88_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1613_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1612_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1615_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1614_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1615_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1613_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1614_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1612_combout\,
	combout => \processador|FD|BancoReg|saidaB[8]~88_combout\);

\processador|FD|soma1inv|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~89_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[9]~84_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94\ ))
-- \processador|FD|soma1inv|Add0~90\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[9]~84_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[9]~84_combout\,
	cin => \processador|FD|soma1inv|Add0~94\,
	sumout => \processador|FD|soma1inv|Add0~89_sumout\,
	cout => \processador|FD|soma1inv|Add0~90\);

\processador|FD|ULA_bit6|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add0~0_combout\ = !\processador|FD|soma1inv|Add0~101_sumout\ $ (((!\processador|FD|BancoReg|registrador~1480_combout\) # (\processador|FD|BancoReg|Equal1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010110100101101001011010010110100101101001011010010110100101101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1480_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	combout => \processador|FD|ULA_bit6|soma|Add0~0_combout\);

\processador|FD|ULA_bit3|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit3|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~11_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & ((\processador|FD|soma1inv|Add0~117_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[2]~7_combout\)))) # (\processador|FD|BancoReg|saidaA[3]~11_combout\ & (((\processador|FD|soma1inv|Add0~117_sumout\) # (\processador|FD|BancoReg|saidaA[2]~7_combout\)) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) ) # ( 
-- !\processador|FD|ULA_bit1|soma|Add1~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[3]~11_combout\ & (\processador|FD|soma1inv|Add0~113_sumout\ & (\processador|FD|BancoReg|saidaA[2]~7_combout\ & \processador|FD|soma1inv|Add0~117_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[3]~11_combout\ & (((\processador|FD|BancoReg|saidaA[2]~7_combout\ & \processador|FD|soma1inv|Add0~117_sumout\)) # (\processador|FD|soma1inv|Add0~113_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010111000101110111011100010001000101110001011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~113_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~117_sumout\,
	datae => \processador|FD|ULA_bit1|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit3|soma|Add1~0_combout\);

\processador|FD|ULA_bit6|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~109_sumout\ & ( \processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~105_sumout\) # 
-- (\processador|FD|BancoReg|saidaA[5]~2_combout\))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout\ & ( \processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ 
-- & (\processador|FD|soma1inv|Add0~105_sumout\ & \processador|FD|BancoReg|saidaA[4]~3_combout\)) # (\processador|FD|BancoReg|saidaA[5]~2_combout\ & ((\processador|FD|BancoReg|saidaA[4]~3_combout\) # (\processador|FD|soma1inv|Add0~105_sumout\))))) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~109_sumout\ & ( !\processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & 
-- \processador|FD|BancoReg|saidaA[4]~3_combout\)) # (\processador|FD|BancoReg|saidaA[5]~2_combout\ & ((\processador|FD|BancoReg|saidaA[4]~3_combout\) # (\processador|FD|soma1inv|Add0~105_sumout\))))) ) ) ) # ( !\processador|FD|soma1inv|Add0~109_sumout\ & ( 
-- !\processador|FD|ULA_bit3|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit6|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[5]~2_combout\ & \processador|FD|soma1inv|Add0~105_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010001010100000001000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit6|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	dataf => \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit6|soma|Add1~1_combout\);

\processador|FD|ULA_bit6|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & (\processador|FD|BancoReg|registrador~1480_combout\ & \processador|FD|soma1inv|Add0~101_sumout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1480_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	combout => \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit8|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit8|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # 
-- ((!\processador|FD|BancoReg|saidaA[7]~6_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & (!\processador|FD|soma1inv|Add0~93_sumout\ & (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & 
-- !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~6_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & (!\processador|FD|soma1inv|Add0~93_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( \processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~6_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & !\processador|FD|soma1inv|Add0~97_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit6|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit6|Muxao|saida_MUX~1_combout\ & 
-- ( (!\processador|FD|BancoReg|saidaA[8]~15_combout\ & ((!\processador|FD|soma1inv|Add0~93_sumout\) # ((!\processador|FD|BancoReg|saidaA[7]~6_combout\) # (!\processador|FD|soma1inv|Add0~97_sumout\)))) # (\processador|FD|BancoReg|saidaA[8]~15_combout\ & 
-- (!\processador|FD|soma1inv|Add0~93_sumout\ & ((!\processador|FD|BancoReg|saidaA[7]~6_combout\) # (!\processador|FD|soma1inv|Add0~97_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[8]~15_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~93_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datae => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit8|soma|Add1~0_combout\);

\processador|FD|ULA_bit9|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[9]~0_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[9]~0_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~89_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[9]~0_combout\ $ (!\processador|FD|soma1inv|Add0~89_sumout\ $ (!\processador|FD|ULA_bit8|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[9]~0_combout\ & 
-- (!\processador|FD|soma1inv|Add0~89_sumout\ & !\processador|FD|ULA_bit8|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[9]~0_combout\ & (\processador|FD|soma1inv|Add0~89_sumout\ & \processador|FD|ULA_bit8|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	datac => \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[9]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[9]~10_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit9|Muxao|saida_MUX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit9|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[9]~10_combout\);

\processador|FD|memRAM|ram~75\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[9]~84_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~75_q\);

\processador|FD|memRAM|ram~43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[9]~84_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~43_q\);

\processador|FD|memRAM|ram~107\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~107_combout\ = ( \processador|FD|memRAM|ram~43_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~75_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~43_q\ & ( (\processador|FD|memRAM|ram~75_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~75_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~43_q\,
	combout => \processador|FD|memRAM|ram~107_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~29_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~29_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~29_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~26\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~9_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[9]~0_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~29_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~29_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~29_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~29_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~9_combout\);

\processador|FD|fetchInstruction|PC|DOUT[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[9]~9_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(9));

\processador|FD|SOMA|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~29_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(9) ) + ( GND ) + ( \processador|FD|SOMA|Add0~26\ ))
-- \processador|FD|SOMA|Add0~30\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(9) ) + ( GND ) + ( \processador|FD|SOMA|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(9),
	cin => \processador|FD|SOMA|Add0~26\,
	sumout => \processador|FD|SOMA|Add0~29_sumout\,
	cout => \processador|FD|SOMA|Add0~30\);

\processador|FD|muxULAram|saida_MUX[9]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[9]~11_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~107_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[9]~10_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~29_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[9]~10_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~107_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~29_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[9]~11_combout\);

\processador|FD|BancoReg|registrador~143\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[9]~11_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~143_q\);

\processador|FD|BancoReg|registrador~1618\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1618_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~271_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~527_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~143_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~399_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~143_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~399_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~271_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~527_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1618_combout\);

\processador|FD|BancoReg|registrador~1616\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1616_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~47_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~303_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~47_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~303_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1616_combout\);

\processador|FD|BancoReg|registrador~1617\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1617_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~207_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~463_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~79_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~335_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~79_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~335_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~207_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~463_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1617_combout\);

\processador|FD|BancoReg|saidaB[9]~84\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[9]~84_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1618_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1617_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1616_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1618_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1616_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1617_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[9]~84_combout\);

\processador|FD|soma1inv|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~85_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[10]~80_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90\ ))
-- \processador|FD|soma1inv|Add0~86\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[10]~80_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[10]~80_combout\,
	cin => \processador|FD|soma1inv|Add0~90\,
	sumout => \processador|FD|soma1inv|Add0~85_sumout\,
	cout => \processador|FD|soma1inv|Add0~86\);

\processador|FD|ULA_bit10|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[10]~19_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[10]~19_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[10]~19_combout\ $ (!\processador|FD|soma1inv|Add0~85_sumout\ $ (!\processador|FD|ULA_bit9|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & 
-- (!\processador|FD|soma1inv|Add0~85_sumout\ & !\processador|FD|ULA_bit9|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[10]~19_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|FD|ULA_bit9|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datac => \processador|FD|ULA_bit9|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[10]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[10]~11_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit10|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[10]~11_combout\);

\processador|FD|memRAM|ram~76\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[10]~80_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~76_q\);

\processador|FD|memRAM|ram~44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[10]~80_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~44_q\);

\processador|FD|memRAM|ram~108\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~108_combout\ = ( \processador|FD|memRAM|ram~44_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~76_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~44_q\ & ( (\processador|FD|memRAM|ram~76_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~76_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~44_q\,
	combout => \processador|FD|memRAM|ram~108_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~33_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~33_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~33_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~30\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~10_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[10]~19_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~33_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~33_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~33_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~33_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~10_combout\);

\processador|FD|fetchInstruction|PC|DOUT[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[10]~10_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(10));

\processador|FD|SOMA|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~33_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(10) ) + ( GND ) + ( \processador|FD|SOMA|Add0~30\ ))
-- \processador|FD|SOMA|Add0~34\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(10) ) + ( GND ) + ( \processador|FD|SOMA|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(10),
	cin => \processador|FD|SOMA|Add0~30\,
	sumout => \processador|FD|SOMA|Add0~33_sumout\,
	cout => \processador|FD|SOMA|Add0~34\);

\processador|FD|muxULAram|saida_MUX[10]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[10]~12_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~108_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[10]~11_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~33_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[10]~11_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~108_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~33_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[10]~12_combout\);

\processador|FD|BancoReg|registrador~464\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[10]~12_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~464_q\);

\processador|FD|BancoReg|registrador~1622\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1622_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~528_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~464_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~464_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~528_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1622_combout\);

\processador|FD|BancoReg|registrador~1620\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1620_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~400_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~304_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~336_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~304_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~336_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~400_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1620_combout\);

\processador|FD|BancoReg|registrador~1621\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1621_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~272_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~208_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~208_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~272_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1621_combout\);

\processador|FD|BancoReg|registrador~1619\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1619_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~144_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~48_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~80_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~48_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~80_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~144_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1619_combout\);

\processador|FD|BancoReg|saidaB[10]~80\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[10]~80_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1620_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1619_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1622_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1621_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1622_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1620_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1621_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1619_combout\,
	combout => \processador|FD|BancoReg|saidaB[10]~80_combout\);

\processador|FD|soma1inv|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~81_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[11]~76_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86\ ))
-- \processador|FD|soma1inv|Add0~82\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[11]~76_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[11]~76_combout\,
	cin => \processador|FD|soma1inv|Add0~86\,
	sumout => \processador|FD|soma1inv|Add0~81_sumout\,
	cout => \processador|FD|soma1inv|Add0~82\);

\processador|FD|ULA_bit11|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~81_sumout\) # (\processador|FD|BancoReg|saidaA[11]~23_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[11]~23_combout\ & \processador|FD|soma1inv|Add0~81_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[11]~23_combout\ & (!\processador|FD|soma1inv|Add0~81_sumout\ & ((\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit10|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[11]~23_combout\ & (\processador|FD|soma1inv|Add0~81_sumout\ & (!\processador|FD|ULA_bit10|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[11]~23_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~81_sumout\ $ (((\processador|FD|ULA_bit10|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit10|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	datac => \processador|FD|ULA_bit10|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit10|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[11]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[11]~12_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit11|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[11]~12_combout\);

\processador|FD|memRAM|ram~77\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[11]~76_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~77_q\);

\processador|FD|memRAM|ram~45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[11]~76_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~45_q\);

\processador|FD|memRAM|ram~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~109_combout\ = ( \processador|FD|memRAM|ram~45_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~77_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~45_q\ & ( (\processador|FD|memRAM|ram~77_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~77_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~45_q\,
	combout => \processador|FD|memRAM|ram~109_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~37_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~37_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~37_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~34\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~11_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[11]~23_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~37_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~37_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~37_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~37_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~11_combout\);

\processador|FD|fetchInstruction|PC|DOUT[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[11]~11_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(11));

\processador|FD|SOMA|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~37_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(11) ) + ( GND ) + ( \processador|FD|SOMA|Add0~34\ ))
-- \processador|FD|SOMA|Add0~38\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(11) ) + ( GND ) + ( \processador|FD|SOMA|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(11),
	cin => \processador|FD|SOMA|Add0~34\,
	sumout => \processador|FD|SOMA|Add0~37_sumout\,
	cout => \processador|FD|SOMA|Add0~38\);

\processador|FD|muxULAram|saida_MUX[11]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[11]~13_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~109_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[11]~12_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~37_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[11]~12_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~109_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~37_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[11]~13_combout\);

\processador|FD|BancoReg|registrador~145\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[11]~13_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~145_q\);

\processador|FD|BancoReg|registrador~1625\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1625_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~273_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~529_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~145_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~401_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~145_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~401_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~273_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~529_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1625_combout\);

\processador|FD|BancoReg|registrador~1623\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1623_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~49_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~305_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~49_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~305_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1623_combout\);

\processador|FD|BancoReg|registrador~1624\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1624_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~209_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~465_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~81_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~337_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~81_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~337_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~209_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~465_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1624_combout\);

\processador|FD|BancoReg|saidaB[11]~76\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[11]~76_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1625_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1624_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1623_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1625_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1623_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1624_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[11]~76_combout\);

\processador|FD|soma1inv|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~77_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[12]~72_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82\ ))
-- \processador|FD|soma1inv|Add0~78\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[12]~72_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[12]~72_combout\,
	cin => \processador|FD|soma1inv|Add0~82\,
	sumout => \processador|FD|soma1inv|Add0~77_sumout\,
	cout => \processador|FD|soma1inv|Add0~78\);

\processador|FD|ULA_bit12|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & (\processador|FD|soma1inv|Add0~77_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[12]~27_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~77_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[12]~27_combout\ $ (!\processador|FD|soma1inv|Add0~77_sumout\ $ (!\processador|FD|ULA_bit11|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[12]~27_combout\ & 
-- (!\processador|FD|soma1inv|Add0~77_sumout\ & !\processador|FD|ULA_bit11|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[12]~27_combout\ & (\processador|FD|soma1inv|Add0~77_sumout\ & \processador|FD|ULA_bit11|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datac => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[12]~13_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit12|Muxao|saida_MUX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit12|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[12]~13_combout\);

\processador|FD|memRAM|ram~78\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[12]~72_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~78_q\);

\processador|FD|memRAM|ram~46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[12]~72_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~46_q\);

\processador|FD|memRAM|ram~110\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~110_combout\ = ( \processador|FD|memRAM|ram~46_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~78_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~46_q\ & ( (\processador|FD|memRAM|ram~78_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~78_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~46_q\,
	combout => \processador|FD|memRAM|ram~110_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~41_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~41_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~41_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~38\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~12_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[12]~27_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~41_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~41_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~41_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~41_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~12_combout\);

\processador|FD|fetchInstruction|PC|DOUT[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[12]~12_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(12));

\processador|FD|SOMA|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~41_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(12) ) + ( GND ) + ( \processador|FD|SOMA|Add0~38\ ))
-- \processador|FD|SOMA|Add0~42\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(12) ) + ( GND ) + ( \processador|FD|SOMA|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(12),
	cin => \processador|FD|SOMA|Add0~38\,
	sumout => \processador|FD|SOMA|Add0~41_sumout\,
	cout => \processador|FD|SOMA|Add0~42\);

\processador|FD|muxULAram|saida_MUX[12]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[12]~14_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~110_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[12]~13_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~41_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[12]~13_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~110_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~41_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[12]~14_combout\);

\processador|FD|BancoReg|registrador~466\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[12]~14_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~466_q\);

\processador|FD|BancoReg|registrador~1629\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1629_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~530_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~466_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~466_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~530_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1629_combout\);

\processador|FD|BancoReg|registrador~1627\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1627_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~402_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~306_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~338_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~306_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~338_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~402_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1627_combout\);

\processador|FD|BancoReg|registrador~1628\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1628_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~274_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~210_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~210_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~274_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1628_combout\);

\processador|FD|BancoReg|registrador~1626\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1626_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~146_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~50_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~82_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~50_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~82_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~146_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1626_combout\);

\processador|FD|BancoReg|saidaB[12]~72\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[12]~72_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1627_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1626_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1629_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1628_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1629_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1627_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1628_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1626_combout\,
	combout => \processador|FD|BancoReg|saidaB[12]~72_combout\);

\processador|FD|soma1inv|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~73_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[13]~68_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78\ ))
-- \processador|FD|soma1inv|Add0~74\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[13]~68_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[13]~68_combout\,
	cin => \processador|FD|soma1inv|Add0~78\,
	sumout => \processador|FD|soma1inv|Add0~73_sumout\,
	cout => \processador|FD|soma1inv|Add0~74\);

\processador|FD|ULA_bit13|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~73_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[13]~31_combout\ $ (!\processador|FD|soma1inv|Add0~73_sumout\ $ (!\processador|FD|ULA_bit12|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[13]~31_combout\ & 
-- (!\processador|FD|soma1inv|Add0~73_sumout\ & !\processador|FD|ULA_bit12|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & (\processador|FD|soma1inv|Add0~73_sumout\ & \processador|FD|ULA_bit12|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datac => \processador|FD|ULA_bit12|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[13]~14_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit13|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit13|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[13]~14_combout\);

\processador|FD|memRAM|ram~79\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[13]~68_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~79_q\);

\processador|FD|memRAM|ram~47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[13]~68_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~47_q\);

\processador|FD|memRAM|ram~111\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~111_combout\ = ( \processador|FD|memRAM|ram~47_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~79_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~47_q\ & ( (\processador|FD|memRAM|ram~79_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~79_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~47_q\,
	combout => \processador|FD|memRAM|ram~111_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~45_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~45_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~45_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~42\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~13_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[13]~31_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~45_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~45_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~45_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~45_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~13_combout\);

\processador|FD|fetchInstruction|PC|DOUT[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[13]~13_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(13));

\processador|FD|SOMA|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~45_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(13) ) + ( GND ) + ( \processador|FD|SOMA|Add0~42\ ))
-- \processador|FD|SOMA|Add0~46\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(13) ) + ( GND ) + ( \processador|FD|SOMA|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(13),
	cin => \processador|FD|SOMA|Add0~42\,
	sumout => \processador|FD|SOMA|Add0~45_sumout\,
	cout => \processador|FD|SOMA|Add0~46\);

\processador|FD|muxULAram|saida_MUX[13]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[13]~15_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~111_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[13]~14_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~45_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[13]~14_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~111_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~45_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[13]~15_combout\);

\processador|FD|BancoReg|registrador~147\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[13]~15_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~147_q\);

\processador|FD|BancoReg|registrador~1632\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1632_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~275_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~531_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~147_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~403_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~147_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~403_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~275_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~531_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1632_combout\);

\processador|FD|BancoReg|registrador~1630\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1630_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~51_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~307_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~51_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~307_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1630_combout\);

\processador|FD|BancoReg|registrador~1631\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1631_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~211_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~467_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~83_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~339_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~83_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~339_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~211_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~467_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1631_combout\);

\processador|FD|BancoReg|saidaB[13]~68\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[13]~68_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1632_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1631_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1630_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1632_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1630_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1631_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[13]~68_combout\);

\processador|FD|soma1inv|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~69_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[14]~64_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[5]~5_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74\ ))
-- \processador|FD|soma1inv|Add0~70\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[14]~64_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[5]~5_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[14]~64_combout\,
	cin => \processador|FD|soma1inv|Add0~74\,
	sumout => \processador|FD|soma1inv|Add0~69_sumout\,
	cout => \processador|FD|soma1inv|Add0~70\);

\processador|FD|ULA_bit11|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[11]~23_combout\ $ (!\processador|FD|soma1inv|Add0~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|ULA_bit11|soma|Add0~0_combout\);

\processador|FD|ULA_bit11|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~89_sumout\ & ( \processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & 
-- (\processador|FD|soma1inv|Add0~85_sumout\ & \processador|FD|BancoReg|saidaA[9]~0_combout\)) # (\processador|FD|BancoReg|saidaA[10]~19_combout\ & ((\processador|FD|BancoReg|saidaA[9]~0_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~89_sumout\ & ( \processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[10]~19_combout\ & \processador|FD|soma1inv|Add0~85_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~89_sumout\ & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~85_sumout\) # (\processador|FD|BancoReg|saidaA[10]~19_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~89_sumout\ & ( !\processador|FD|ULA_bit8|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit11|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[10]~19_combout\ & (\processador|FD|soma1inv|Add0~85_sumout\ & 
-- \processador|FD|BancoReg|saidaA[9]~0_combout\)) # (\processador|FD|BancoReg|saidaA[10]~19_combout\ & ((\processador|FD|BancoReg|saidaA[9]~0_combout\) # (\processador|FD|soma1inv|Add0~85_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit11|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[10]~19_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~85_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[9]~0_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~89_sumout\,
	dataf => \processador|FD|ULA_bit8|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit11|soma|Add1~1_combout\);

\processador|FD|ULA_bit11|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[11]~23_combout\ & \processador|FD|soma1inv|Add0~81_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[11]~23_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit13|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit13|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[12]~27_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & 
-- !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~27_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( \processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~27_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & 
-- (!\processador|FD|soma1inv|Add0~73_sumout\ & (!\processador|FD|BancoReg|saidaA[12]~27_combout\ & !\processador|FD|soma1inv|Add0~77_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit11|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit11|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[13]~31_combout\ & ((!\processador|FD|soma1inv|Add0~73_sumout\) # ((!\processador|FD|BancoReg|saidaA[12]~27_combout\) # 
-- (!\processador|FD|soma1inv|Add0~77_sumout\)))) # (\processador|FD|BancoReg|saidaA[13]~31_combout\ & (!\processador|FD|soma1inv|Add0~73_sumout\ & ((!\processador|FD|BancoReg|saidaA[12]~27_combout\) # (!\processador|FD|soma1inv|Add0~77_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[13]~31_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~73_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[12]~27_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~77_sumout\,
	datae => \processador|FD|ULA_bit11|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit11|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit13|soma|Add1~0_combout\);

\processador|FD|ULA_bit14|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[14]~35_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[14]~35_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~69_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[14]~35_combout\ $ (!\processador|FD|soma1inv|Add0~69_sumout\ $ (!\processador|FD|ULA_bit13|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[14]~35_combout\ & 
-- (!\processador|FD|soma1inv|Add0~69_sumout\ & !\processador|FD|ULA_bit13|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[14]~35_combout\ & (\processador|FD|soma1inv|Add0~69_sumout\ & \processador|FD|ULA_bit13|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	datac => \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[14]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[14]~15_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit14|Muxao|saida_MUX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit14|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[14]~15_combout\);

\processador|FD|memRAM|ram~80\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[14]~64_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~80_q\);

\processador|FD|memRAM|ram~48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[14]~64_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~48_q\);

\processador|FD|memRAM|ram~112\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~112_combout\ = ( \processador|FD|memRAM|ram~48_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~80_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~48_q\ & ( (\processador|FD|memRAM|ram~80_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~80_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~48_q\,
	combout => \processador|FD|memRAM|ram~112_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~49_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~49_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~49_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~46\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~14_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[14]~35_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~49_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~49_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~49_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~49_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~14_combout\);

\processador|FD|fetchInstruction|PC|DOUT[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[14]~14_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(14));

\processador|FD|SOMA|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~49_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(14) ) + ( GND ) + ( \processador|FD|SOMA|Add0~46\ ))
-- \processador|FD|SOMA|Add0~50\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(14) ) + ( GND ) + ( \processador|FD|SOMA|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(14),
	cin => \processador|FD|SOMA|Add0~46\,
	sumout => \processador|FD|SOMA|Add0~49_sumout\,
	cout => \processador|FD|SOMA|Add0~50\);

\processador|FD|muxULAram|saida_MUX[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[14]~16_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~112_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[14]~15_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[5]~5_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~49_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[14]~15_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~112_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~49_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[14]~16_combout\);

\processador|FD|BancoReg|registrador~468\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[14]~16_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~468_q\);

\processador|FD|BancoReg|registrador~1636\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1636_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~532_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~468_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~468_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~532_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1636_combout\);

\processador|FD|BancoReg|registrador~1634\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1634_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~404_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~308_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~340_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~308_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~340_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~404_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1634_combout\);

\processador|FD|BancoReg|registrador~1635\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1635_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~276_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~212_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~212_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~276_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1635_combout\);

\processador|FD|BancoReg|registrador~1633\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1633_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~148_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~52_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~84_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~52_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~84_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~148_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1633_combout\);

\processador|FD|BancoReg|saidaB[14]~64\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[14]~64_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1634_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1633_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1636_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1635_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1636_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1634_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1635_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1633_combout\,
	combout => \processador|FD|BancoReg|saidaB[14]~64_combout\);

\processador|FD|soma1inv|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~65_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[15]~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70\ ))
-- \processador|FD|soma1inv|Add0~66\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[15]~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[15]~0_combout\,
	cin => \processador|FD|soma1inv|Add0~70\,
	sumout => \processador|FD|soma1inv|Add0~65_sumout\,
	cout => \processador|FD|soma1inv|Add0~66\);

\processador|FD|ULA_bit15|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[15]~39_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[15]~39_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[15]~39_combout\ $ (!\processador|FD|soma1inv|Add0~65_sumout\ $ (!\processador|FD|ULA_bit14|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & 
-- (!\processador|FD|soma1inv|Add0~65_sumout\ & !\processador|FD|ULA_bit14|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[15]~39_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|FD|ULA_bit14|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datac => \processador|FD|ULA_bit14|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[15]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[15]~16_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit15|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[15]~16_combout\);

\processador|FD|memRAM|ram~81\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[15]~0_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~81_q\);

\processador|FD|memRAM|ram~49\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[15]~0_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~49_q\);

\processador|FD|memRAM|ram~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~113_combout\ = ( \processador|FD|memRAM|ram~49_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~81_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~49_q\ & ( (\processador|FD|memRAM|ram~81_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~81_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~49_q\,
	combout => \processador|FD|memRAM|ram~113_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~53_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~53_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~53_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~50\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~15_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[15]~39_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~53_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~53_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~53_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~53_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~15_combout\);

\processador|FD|fetchInstruction|PC|DOUT[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[15]~15_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(15));

\processador|FD|SOMA|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~53_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(15) ) + ( GND ) + ( \processador|FD|SOMA|Add0~50\ ))
-- \processador|FD|SOMA|Add0~54\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(15) ) + ( GND ) + ( \processador|FD|SOMA|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(15),
	cin => \processador|FD|SOMA|Add0~50\,
	sumout => \processador|FD|SOMA|Add0~53_sumout\,
	cout => \processador|FD|SOMA|Add0~54\);

\processador|FD|muxULAram|saida_MUX[15]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[15]~17_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~113_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[15]~16_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~53_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[15]~16_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~113_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~53_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[15]~17_combout\);

\processador|FD|BancoReg|registrador~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[15]~17_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~53_q\);

\processador|FD|BancoReg|registrador~1637\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1637_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~53_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~309_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~53_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~309_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1637_combout\);

\processador|FD|BancoReg|registrador~1638\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1638_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~213_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~469_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~85_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~341_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~85_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~341_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~213_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~469_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1638_combout\);

\processador|FD|BancoReg|registrador~1639\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1639_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~277_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~533_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~149_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~405_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~149_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~405_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~277_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~533_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1639_combout\);

\processador|FD|BancoReg|registrador~1640\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1640_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1639_combout\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1637_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1638_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1637_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1638_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1639_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1640_combout\);

\processador|FD|BancoReg|saidaB[15]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[15]~0_combout\ = (!\processador|FD|BancoReg|Equal0~0_combout\ & \processador|FD|BancoReg|registrador~1640_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1640_combout\,
	combout => \processador|FD|BancoReg|saidaB[15]~0_combout\);

\processador|FD|soma1inv|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~61_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[16]~1_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[16]~7_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66\ ))
-- \processador|FD|soma1inv|Add0~62\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[16]~1_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[16]~7_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[16]~1_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[16]~7_combout\,
	cin => \processador|FD|soma1inv|Add0~66\,
	sumout => \processador|FD|soma1inv|Add0~61_sumout\,
	cout => \processador|FD|soma1inv|Add0~62\);

\processador|FD|ULA_bit16|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~61_sumout\) # (\processador|FD|BancoReg|saidaA[16]~43_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[16]~43_combout\ & \processador|FD|soma1inv|Add0~61_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[16]~43_combout\ & (!\processador|FD|soma1inv|Add0~61_sumout\ & ((\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit15|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[16]~43_combout\ & (\processador|FD|soma1inv|Add0~61_sumout\ & (!\processador|FD|ULA_bit15|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[16]~43_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~61_sumout\ $ (((\processador|FD|ULA_bit15|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit15|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	datac => \processador|FD|ULA_bit15|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit15|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[16]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[16]~17_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit16|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[16]~17_combout\);

\processador|FD|memRAM|ram~82\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[16]~1_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~82_q\);

\processador|FD|memRAM|ram~50\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[16]~1_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~50_q\);

\processador|FD|memRAM|ram~114\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~114_combout\ = ( \processador|FD|memRAM|ram~50_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~82_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~50_q\ & ( (\processador|FD|memRAM|ram~82_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~82_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~50_q\,
	combout => \processador|FD|memRAM|ram~114_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~10_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~57_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~10_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~57_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~10_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~57_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~54\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~16_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[16]~43_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~57_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~57_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~57_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~57_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~16_combout\);

\processador|FD|fetchInstruction|PC|DOUT[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[16]~16_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(16));

\processador|FD|SOMA|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~57_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(16) ) + ( GND ) + ( \processador|FD|SOMA|Add0~54\ ))
-- \processador|FD|SOMA|Add0~58\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(16) ) + ( GND ) + ( \processador|FD|SOMA|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(16),
	cin => \processador|FD|SOMA|Add0~54\,
	sumout => \processador|FD|SOMA|Add0~57_sumout\,
	cout => \processador|FD|SOMA|Add0~58\);

\processador|FD|muxULAram|saida_MUX[16]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[16]~18_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~114_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[16]~17_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[16]~7_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~57_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[16]~17_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~114_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~57_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[16]~7_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[16]~18_combout\);

\processador|FD|BancoReg|registrador~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[16]~18_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~54_q\);

\processador|FD|BancoReg|registrador~1641\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1641_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~150_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~54_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~86_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~54_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~86_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~150_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1641_combout\);

\processador|FD|BancoReg|registrador~1642\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1642_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~406_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~310_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~342_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~310_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~342_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~406_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1642_combout\);

\processador|FD|BancoReg|registrador~1643\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1643_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~278_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~214_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~214_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~278_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1643_combout\);

\processador|FD|BancoReg|registrador~1644\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1644_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~534_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~470_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~470_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~534_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1644_combout\);

\processador|FD|BancoReg|registrador~1645\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1645_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1643_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1644_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1641_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1642_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1641_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1642_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1643_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1644_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1645_combout\);

\processador|FD|BancoReg|saidaB[16]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[16]~1_combout\ = (!\processador|FD|BancoReg|Equal0~0_combout\ & \processador|FD|BancoReg|registrador~1645_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1645_combout\,
	combout => \processador|FD|BancoReg|saidaB[16]~1_combout\);

\processador|FD|soma1inv|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~57_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[17]~60_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[17]~9_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62\ ))
-- \processador|FD|soma1inv|Add0~58\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[17]~60_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[17]~9_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[17]~60_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[17]~9_combout\,
	cin => \processador|FD|soma1inv|Add0~62\,
	sumout => \processador|FD|soma1inv|Add0~57_sumout\,
	cout => \processador|FD|soma1inv|Add0~58\);

\processador|FD|ULA_bit17|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & (\processador|FD|soma1inv|Add0~57_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[17]~47_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~57_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[17]~47_combout\ $ (!\processador|FD|soma1inv|Add0~57_sumout\ $ (!\processador|FD|ULA_bit16|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[17]~47_combout\ & 
-- (!\processador|FD|soma1inv|Add0~57_sumout\ & !\processador|FD|ULA_bit16|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[17]~47_combout\ & (\processador|FD|soma1inv|Add0~57_sumout\ & \processador|FD|ULA_bit16|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datac => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[17]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[17]~18_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit17|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~9_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit17|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[17]~18_combout\);

\processador|FD|memRAM|ram~83\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[17]~60_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~83_q\);

\processador|FD|memRAM|ram~51\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[17]~60_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~51_q\);

\processador|FD|memRAM|ram~115\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~115_combout\ = ( \processador|FD|memRAM|ram~51_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~83_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~51_q\ & ( (\processador|FD|memRAM|ram~83_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~83_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~51_q\,
	combout => \processador|FD|memRAM|ram~115_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~61_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~61_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~61_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~58\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~17_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[17]~47_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~61_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~61_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~61_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~61_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~17_combout\);

\processador|FD|fetchInstruction|PC|DOUT[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[17]~17_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(17));

\processador|FD|SOMA|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~61_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(17) ) + ( GND ) + ( \processador|FD|SOMA|Add0~58\ ))
-- \processador|FD|SOMA|Add0~62\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(17) ) + ( GND ) + ( \processador|FD|SOMA|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(17),
	cin => \processador|FD|SOMA|Add0~58\,
	sumout => \processador|FD|SOMA|Add0~61_sumout\,
	cout => \processador|FD|SOMA|Add0~62\);

\processador|FD|muxULAram|saida_MUX[17]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[17]~19_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~115_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[17]~18_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[17]~9_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~61_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[17]~18_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~115_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~61_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[17]~9_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[17]~19_combout\);

\processador|FD|BancoReg|registrador~151\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[17]~19_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~151_q\);

\processador|FD|BancoReg|registrador~1648\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1648_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~279_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~535_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~151_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~407_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~151_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~407_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~279_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~535_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1648_combout\);

\processador|FD|BancoReg|registrador~1646\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1646_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~55_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~311_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~55_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~311_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1646_combout\);

\processador|FD|BancoReg|registrador~1647\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1647_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~215_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~471_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~87_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~343_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~87_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~343_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~215_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~471_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1647_combout\);

\processador|FD|BancoReg|saidaB[17]~60\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[17]~60_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1648_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1647_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1646_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1648_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1646_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1647_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[17]~60_combout\);

\processador|FD|soma1inv|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~53_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[18]~56_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[18]~11_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58\ ))
-- \processador|FD|soma1inv|Add0~54\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[18]~56_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[18]~11_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[18]~56_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[18]~11_combout\,
	cin => \processador|FD|soma1inv|Add0~58\,
	sumout => \processador|FD|soma1inv|Add0~53_sumout\,
	cout => \processador|FD|soma1inv|Add0~54\);

\processador|FD|ULA_bit18|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~53_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[18]~51_combout\ $ (!\processador|FD|soma1inv|Add0~53_sumout\ $ (!\processador|FD|ULA_bit17|soma|Add1~1_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[18]~51_combout\ & 
-- (!\processador|FD|soma1inv|Add0~53_sumout\ & !\processador|FD|ULA_bit17|soma|Add1~1_combout\)) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & (\processador|FD|soma1inv|Add0~53_sumout\ & \processador|FD|ULA_bit17|soma|Add1~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datac => \processador|FD|ULA_bit17|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[18]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[18]~19_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit18|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit18|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[18]~19_combout\);

\processador|FD|memRAM|ram~84\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[18]~56_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~84_q\);

\processador|FD|memRAM|ram~52\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[18]~56_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~52_q\);

\processador|FD|memRAM|ram~116\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~116_combout\ = ( \processador|FD|memRAM|ram~52_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~84_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~52_q\ & ( (\processador|FD|memRAM|ram~84_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~84_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~52_q\,
	combout => \processador|FD|memRAM|ram~116_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~65_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~65_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~65_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~62\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~18_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[18]~51_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~65_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111111001100110011000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~65_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~65_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~18_combout\);

\processador|FD|fetchInstruction|PC|DOUT[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[18]~18_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(18));

\processador|FD|SOMA|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~65_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(18) ) + ( GND ) + ( \processador|FD|SOMA|Add0~62\ ))
-- \processador|FD|SOMA|Add0~66\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(18) ) + ( GND ) + ( \processador|FD|SOMA|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(18),
	cin => \processador|FD|SOMA|Add0~62\,
	sumout => \processador|FD|SOMA|Add0~65_sumout\,
	cout => \processador|FD|SOMA|Add0~66\);

\processador|FD|muxULAram|saida_MUX[18]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[18]~20_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~116_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[18]~19_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[18]~11_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~65_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[18]~19_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~116_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~65_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[18]~11_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[18]~20_combout\);

\processador|FD|BancoReg|registrador~472\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[18]~20_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~472_q\);

\processador|FD|BancoReg|registrador~1652\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1652_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~536_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~472_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~472_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~536_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1652_combout\);

\processador|FD|BancoReg|registrador~1650\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1650_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~408_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~312_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~344_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~312_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~344_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~408_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1650_combout\);

\processador|FD|BancoReg|registrador~1651\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1651_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~280_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~216_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~216_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~280_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1651_combout\);

\processador|FD|BancoReg|registrador~1649\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1649_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~152_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~56_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~88_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~56_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~88_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~152_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1649_combout\);

\processador|FD|BancoReg|saidaB[18]~56\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[18]~56_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1650_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1649_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1652_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1651_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1652_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1650_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1651_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1649_combout\,
	combout => \processador|FD|BancoReg|saidaB[18]~56_combout\);

\processador|FD|soma1inv|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~49_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[19]~52_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[19]~13_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54\ ))
-- \processador|FD|soma1inv|Add0~50\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[19]~52_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[19]~13_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[19]~52_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[19]~13_combout\,
	cin => \processador|FD|soma1inv|Add0~54\,
	sumout => \processador|FD|soma1inv|Add0~49_sumout\,
	cout => \processador|FD|soma1inv|Add0~50\);

\processador|FD|ULA_bit16|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[16]~43_combout\ $ (!\processador|FD|soma1inv|Add0~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	combout => \processador|FD|ULA_bit16|soma|Add0~0_combout\);

\processador|FD|ULA_bit16|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~69_sumout\ & ( \processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & 
-- (\processador|FD|soma1inv|Add0~65_sumout\ & \processador|FD|BancoReg|saidaA[14]~35_combout\)) # (\processador|FD|BancoReg|saidaA[15]~39_combout\ & ((\processador|FD|BancoReg|saidaA[14]~35_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~69_sumout\ & ( \processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[15]~39_combout\ & \processador|FD|soma1inv|Add0~65_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~69_sumout\ & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~65_sumout\) # (\processador|FD|BancoReg|saidaA[15]~39_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~69_sumout\ & ( !\processador|FD|ULA_bit13|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit16|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[15]~39_combout\ & (\processador|FD|soma1inv|Add0~65_sumout\ & 
-- \processador|FD|BancoReg|saidaA[14]~35_combout\)) # (\processador|FD|BancoReg|saidaA[15]~39_combout\ & ((\processador|FD|BancoReg|saidaA[14]~35_combout\) # (\processador|FD|soma1inv|Add0~65_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit16|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[15]~39_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~65_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[14]~35_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~69_sumout\,
	dataf => \processador|FD|ULA_bit13|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit16|soma|Add1~1_combout\);

\processador|FD|ULA_bit16|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[16]~43_combout\ & \processador|FD|soma1inv|Add0~61_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[16]~43_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~61_sumout\,
	combout => \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit18|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit18|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[17]~47_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & 
-- !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~47_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( \processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~47_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & 
-- (!\processador|FD|soma1inv|Add0~53_sumout\ & (!\processador|FD|BancoReg|saidaA[17]~47_combout\ & !\processador|FD|soma1inv|Add0~57_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit16|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit16|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[18]~51_combout\ & ((!\processador|FD|soma1inv|Add0~53_sumout\) # ((!\processador|FD|BancoReg|saidaA[17]~47_combout\) # 
-- (!\processador|FD|soma1inv|Add0~57_sumout\)))) # (\processador|FD|BancoReg|saidaA[18]~51_combout\ & (!\processador|FD|soma1inv|Add0~53_sumout\ & ((!\processador|FD|BancoReg|saidaA[17]~47_combout\) # (!\processador|FD|soma1inv|Add0~57_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[18]~51_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~53_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[17]~47_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~57_sumout\,
	datae => \processador|FD|ULA_bit16|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit16|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit18|soma|Add1~0_combout\);

\processador|FD|ULA_bit19|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[19]~55_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[19]~55_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~49_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[19]~55_combout\ $ (!\processador|FD|soma1inv|Add0~49_sumout\ $ (!\processador|FD|ULA_bit18|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[19]~55_combout\ & 
-- (!\processador|FD|soma1inv|Add0~49_sumout\ & !\processador|FD|ULA_bit18|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[19]~55_combout\ & (\processador|FD|soma1inv|Add0~49_sumout\ & \processador|FD|ULA_bit18|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	datac => \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[19]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[19]~20_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit19|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit19|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[19]~20_combout\);

\processador|FD|memRAM|ram~85\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[19]~52_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~85_q\);

\processador|FD|memRAM|ram~53\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[19]~52_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~53_q\);

\processador|FD|memRAM|ram~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~117_combout\ = ( \processador|FD|memRAM|ram~53_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~85_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~53_q\ & ( (\processador|FD|memRAM|ram~85_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~85_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~53_q\,
	combout => \processador|FD|memRAM|ram~117_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~69_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~69_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~69_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~66\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~19_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[19]~55_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~69_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~69_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~69_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~19_combout\);

\processador|FD|fetchInstruction|PC|DOUT[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[19]~19_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(19));

\processador|FD|SOMA|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~69_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(19) ) + ( GND ) + ( \processador|FD|SOMA|Add0~66\ ))
-- \processador|FD|SOMA|Add0~70\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(19) ) + ( GND ) + ( \processador|FD|SOMA|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(19),
	cin => \processador|FD|SOMA|Add0~66\,
	sumout => \processador|FD|SOMA|Add0~69_sumout\,
	cout => \processador|FD|SOMA|Add0~70\);

\processador|FD|muxULAram|saida_MUX[19]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[19]~21_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~117_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[19]~20_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[19]~13_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~69_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[19]~20_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~117_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~69_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[19]~13_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[19]~21_combout\);

\processador|FD|BancoReg|registrador~153\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[19]~21_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~153_q\);

\processador|FD|BancoReg|registrador~1655\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1655_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~281_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~537_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~153_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~409_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~153_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~409_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~281_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~537_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1655_combout\);

\processador|FD|BancoReg|registrador~1653\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1653_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~57_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~313_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~57_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~313_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1653_combout\);

\processador|FD|BancoReg|registrador~1654\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1654_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~217_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~473_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~89_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~345_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~89_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~345_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~217_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~473_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1654_combout\);

\processador|FD|BancoReg|saidaB[19]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[19]~52_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1655_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1654_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1653_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1655_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1653_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1654_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[19]~52_combout\);

\processador|FD|soma1inv|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~45_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[20]~48_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[20]~15_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50\ ))
-- \processador|FD|soma1inv|Add0~46\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|saidaB[20]~48_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- ((!\processador|FD|saida_ext[20]~15_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011100101101100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[20]~48_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[20]~15_combout\,
	cin => \processador|FD|soma1inv|Add0~50\,
	sumout => \processador|FD|soma1inv|Add0~45_sumout\,
	cout => \processador|FD|soma1inv|Add0~46\);

\processador|FD|ULA_bit20|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[20]~59_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[20]~59_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[20]~59_combout\ $ (!\processador|FD|soma1inv|Add0~45_sumout\ $ (!\processador|FD|ULA_bit19|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & 
-- (!\processador|FD|soma1inv|Add0~45_sumout\ & !\processador|FD|ULA_bit19|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[20]~59_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|FD|ULA_bit19|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datac => \processador|FD|ULA_bit19|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[20]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[20]~21_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[20]~21_combout\);

\processador|FD|memRAM|ram~86\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[20]~48_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~86_q\);

\processador|FD|memRAM|ram~54\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[20]~48_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~54_q\);

\processador|FD|memRAM|ram~118\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~118_combout\ = ( \processador|FD|memRAM|ram~54_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~86_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~54_q\ & ( (\processador|FD|memRAM|ram~86_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~86_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~54_q\,
	combout => \processador|FD|memRAM|ram~118_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~73_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~73_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~73_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~70\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~20_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[20]~59_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~73_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~73_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~73_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~20_combout\);

\processador|FD|fetchInstruction|PC|DOUT[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[20]~20_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(20));

\processador|FD|SOMA|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~73_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(20) ) + ( GND ) + ( \processador|FD|SOMA|Add0~70\ ))
-- \processador|FD|SOMA|Add0~74\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(20) ) + ( GND ) + ( \processador|FD|SOMA|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(20),
	cin => \processador|FD|SOMA|Add0~70\,
	sumout => \processador|FD|SOMA|Add0~73_sumout\,
	cout => \processador|FD|SOMA|Add0~74\);

\processador|FD|muxULAram|saida_MUX[20]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[20]~22_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~118_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[20]~21_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[20]~15_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~73_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[20]~21_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~118_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~73_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[20]~15_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[20]~22_combout\);

\processador|FD|BancoReg|registrador~474\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[20]~22_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~474_q\);

\processador|FD|BancoReg|registrador~1659\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1659_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~538_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~474_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~474_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~538_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1659_combout\);

\processador|FD|BancoReg|registrador~1657\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1657_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~410_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~314_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~346_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~314_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~346_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~410_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1657_combout\);

\processador|FD|BancoReg|registrador~1658\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1658_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~282_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~218_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~218_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~282_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1658_combout\);

\processador|FD|BancoReg|registrador~1656\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1656_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~154_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~58_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~90_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~58_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~90_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~154_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1656_combout\);

\processador|FD|BancoReg|saidaB[20]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[20]~48_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1657_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1656_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1659_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1658_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1659_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1657_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1658_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1656_combout\,
	combout => \processador|FD|BancoReg|saidaB[20]~48_combout\);

\processador|FD|soma1inv|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~41_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[21]~44_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[21]~17_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46\ ))
-- \processador|FD|soma1inv|Add0~42\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[21]~44_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[21]~17_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[21]~44_combout\,
	cin => \processador|FD|soma1inv|Add0~46\,
	sumout => \processador|FD|soma1inv|Add0~41_sumout\,
	cout => \processador|FD|soma1inv|Add0~42\);

\processador|FD|ULA_bit21|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~41_sumout\) # (\processador|FD|BancoReg|saidaA[21]~63_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[21]~63_combout\ & \processador|FD|soma1inv|Add0~41_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[21]~63_combout\ & (!\processador|FD|soma1inv|Add0~41_sumout\ & ((\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit20|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[21]~63_combout\ & (\processador|FD|soma1inv|Add0~41_sumout\ & (!\processador|FD|ULA_bit20|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[21]~63_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~41_sumout\ $ (((\processador|FD|ULA_bit20|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit20|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	datac => \processador|FD|ULA_bit20|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[21]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[21]~22_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[21]~22_combout\);

\processador|FD|memRAM|ram~87\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[21]~44_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~87_q\);

\processador|FD|memRAM|ram~55\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[21]~44_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~55_q\);

\processador|FD|memRAM|ram~119\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~119_combout\ = ( \processador|FD|memRAM|ram~55_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~87_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~55_q\ & ( (\processador|FD|memRAM|ram~87_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~87_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~55_q\,
	combout => \processador|FD|memRAM|ram~119_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~77_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~77_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~77_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~74\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~21_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[21]~63_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~77_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111111001100110011000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~77_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~77_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~21_combout\);

\processador|FD|fetchInstruction|PC|DOUT[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[21]~21_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(21));

\processador|FD|SOMA|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~77_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(21) ) + ( GND ) + ( \processador|FD|SOMA|Add0~74\ ))
-- \processador|FD|SOMA|Add0~78\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(21) ) + ( GND ) + ( \processador|FD|SOMA|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(21),
	cin => \processador|FD|SOMA|Add0~74\,
	sumout => \processador|FD|SOMA|Add0~77_sumout\,
	cout => \processador|FD|SOMA|Add0~78\);

\processador|FD|muxULAram|saida_MUX[21]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[21]~23_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~119_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[21]~22_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[21]~17_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~77_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[21]~22_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~119_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~77_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[21]~23_combout\);

\processador|FD|BancoReg|registrador~155\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[21]~23_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~155_q\);

\processador|FD|BancoReg|registrador~1662\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1662_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~283_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~539_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~155_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~411_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~155_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~411_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~283_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~539_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1662_combout\);

\processador|FD|BancoReg|registrador~1660\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1660_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~59_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~315_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~59_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~315_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1660_combout\);

\processador|FD|BancoReg|registrador~1661\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1661_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~219_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~475_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~91_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~347_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~91_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~347_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~219_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~475_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1661_combout\);

\processador|FD|BancoReg|saidaB[21]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[21]~44_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1662_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1661_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1660_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1662_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1660_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1661_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[21]~44_combout\);

\processador|FD|soma1inv|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~37_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[22]~40_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~42\ ))
-- \processador|FD|soma1inv|Add0~38\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[22]~40_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[22]~40_combout\,
	cin => \processador|FD|soma1inv|Add0~42\,
	sumout => \processador|FD|soma1inv|Add0~37_sumout\,
	cout => \processador|FD|soma1inv|Add0~38\);

\processador|FD|ULA_bit21|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[21]~63_combout\ $ (!\processador|FD|soma1inv|Add0~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	combout => \processador|FD|ULA_bit21|soma|Add0~0_combout\);

\processador|FD|ULA_bit21|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~49_sumout\ & ( \processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & 
-- (\processador|FD|soma1inv|Add0~45_sumout\ & \processador|FD|BancoReg|saidaA[19]~55_combout\)) # (\processador|FD|BancoReg|saidaA[20]~59_combout\ & ((\processador|FD|BancoReg|saidaA[19]~55_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~49_sumout\ & ( \processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[20]~59_combout\ & \processador|FD|soma1inv|Add0~45_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~49_sumout\ & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~45_sumout\) # (\processador|FD|BancoReg|saidaA[20]~59_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~49_sumout\ & ( !\processador|FD|ULA_bit18|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit21|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[20]~59_combout\ & (\processador|FD|soma1inv|Add0~45_sumout\ & 
-- \processador|FD|BancoReg|saidaA[19]~55_combout\)) # (\processador|FD|BancoReg|saidaA[20]~59_combout\ & ((\processador|FD|BancoReg|saidaA[19]~55_combout\) # (\processador|FD|soma1inv|Add0~45_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit21|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[20]~59_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~45_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[19]~55_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~49_sumout\,
	dataf => \processador|FD|ULA_bit18|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit21|soma|Add1~1_combout\);

\processador|FD|ULA_bit21|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[21]~63_combout\ & \processador|FD|soma1inv|Add0~41_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[21]~63_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~41_sumout\,
	combout => \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit22|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~37_sumout\) # (\processador|FD|BancoReg|saidaA[22]~67_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[22]~67_combout\ & \processador|FD|soma1inv|Add0~37_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & (!\processador|FD|soma1inv|Add0~37_sumout\ & ((\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit21|soma|Add1~1_combout\)))) # (\processador|FD|BancoReg|saidaA[22]~67_combout\ & (\processador|FD|soma1inv|Add0~37_sumout\ & (!\processador|FD|ULA_bit21|soma|Add1~1_combout\ & 
-- !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[22]~67_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~37_sumout\ $ (((\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit21|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datac => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[22]~23_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[22]~23_combout\);

\processador|FD|memRAM|ram~88\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[22]~40_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~88_q\);

\processador|FD|memRAM|ram~56\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[22]~40_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~56_q\);

\processador|FD|memRAM|ram~120\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~120_combout\ = ( \processador|FD|memRAM|ram~56_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~88_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~56_q\ & ( (\processador|FD|memRAM|ram~88_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~88_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~56_q\,
	combout => \processador|FD|memRAM|ram~120_combout\);

\processador|UC|palavraControle[12]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[12]~1_combout\ = (!\processador|UC|Equal0~1_combout\ & !\processador|FD|fetchInstruction|PC|DOUT[12]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal0~1_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~0_combout\,
	combout => \processador|UC|palavraControle[12]~1_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~81_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~81_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~81_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~78\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22_combout\ = ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ & ( ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ & (!\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ & 
-- \processador|FD|Equal0~7_combout\))) # (\processador|FD|SOMA|Add0~81_sumout\) ) ) # ( !\processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ & ( (\processador|FD|SOMA|Add0~81_sumout\ & (((!\processador|FD|Equal0~7_combout\) # 
-- (\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000111000011111000111100001111000001110000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~81_sumout\,
	datad => \processador|FD|ALT_INV_Equal0~7_combout\,
	datae => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ = ( \processador|FD|Equal0~7_combout\ & ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ & ( (\processador|UC|Equal0~1_combout\ & 
-- (!\processador|UC|palavraControle[11]~2_combout\ & ((\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\)))) ) ) ) # ( !\processador|FD|Equal0~7_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~81_sumout\ & ( (\processador|UC|Equal0~1_combout\ & !\processador|UC|palavraControle[11]~2_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	datae => \processador|FD|ALT_INV_Equal0~7_combout\,
	dataf => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~81_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24_combout\ = (\processador|FD|SOMA|Add0~81_sumout\ & (!\processador|UC|palavraControle[12]~1_combout\ & !\processador|UC|palavraControle[11]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|SOMA|ALT_INV_Add0~81_sumout\,
	datab => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ = ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~24_combout\ & ( (!\processador|UC|Equal0~1_combout\) # ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~2_combout\ & 
-- (!\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ & \processador|FD|Equal0~7_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111100000000000000000001111000011111000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~2_combout\,
	datab => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|FD|ALT_INV_Equal0~7_combout\,
	datae => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~24_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~26_combout\ = ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ ) ) # ( 
-- !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ ) ) # ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ ) ) # ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~23_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~25_combout\ & ( 
-- (\processador|UC|palavraControle[12]~1_combout\ & ((!\processador|UC|palavraControle[11]~2_combout\ & ((\processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~22_combout\))) # (\processador|UC|palavraControle[11]~2_combout\ & 
-- (\processador|FD|BancoReg|saidaA[22]~67_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datab => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datac => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	datad => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~22_combout\,
	datae => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~23_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[22]~25_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~26_combout\);

\processador|FD|fetchInstruction|PC|DOUT[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[22]~26_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(22));

\processador|FD|SOMA|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~81_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(22) ) + ( GND ) + ( \processador|FD|SOMA|Add0~78\ ))
-- \processador|FD|SOMA|Add0~82\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(22) ) + ( GND ) + ( \processador|FD|SOMA|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(22),
	cin => \processador|FD|SOMA|Add0~78\,
	sumout => \processador|FD|SOMA|Add0~81_sumout\,
	cout => \processador|FD|SOMA|Add0~82\);

\processador|FD|muxULAram|saida_MUX[22]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[22]~24_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~120_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[22]~23_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~81_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[22]~23_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~120_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~81_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[22]~24_combout\);

\processador|FD|BancoReg|registrador~476\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[22]~24_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~476_q\);

\processador|FD|BancoReg|registrador~1666\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1666_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~540_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~476_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~476_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~540_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1666_combout\);

\processador|FD|BancoReg|registrador~1664\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1664_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~412_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~316_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~348_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~316_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~348_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~412_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1664_combout\);

\processador|FD|BancoReg|registrador~1665\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1665_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~284_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~220_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~220_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~284_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1665_combout\);

\processador|FD|BancoReg|registrador~1663\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1663_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~156_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~60_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~92_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~60_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~92_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~156_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1663_combout\);

\processador|FD|BancoReg|saidaB[22]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[22]~40_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1664_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1663_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1666_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1665_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1666_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1664_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1665_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1663_combout\,
	combout => \processador|FD|BancoReg|saidaB[22]~40_combout\);

\processador|FD|soma1inv|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~33_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[23]~36_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~38\ ))
-- \processador|FD|soma1inv|Add0~34\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[23]~36_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[23]~36_combout\,
	cin => \processador|FD|soma1inv|Add0~38\,
	sumout => \processador|FD|soma1inv|Add0~33_sumout\,
	cout => \processador|FD|soma1inv|Add0~34\);

\processador|FD|ULA_bit23|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~33_sumout\) # (\processador|FD|BancoReg|saidaA[23]~71_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[23]~71_combout\ & \processador|FD|soma1inv|Add0~33_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & ((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit22|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & (\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|ULA_bit22|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[23]~71_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~33_sumout\ $ (((\processador|FD|ULA_bit22|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit22|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datac => \processador|FD|ULA_bit22|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[23]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[23]~24_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[23]~24_combout\);

\processador|FD|memRAM|ram~89\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[23]~36_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~89_q\);

\processador|FD|memRAM|ram~57\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[23]~36_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~57_q\);

\processador|FD|memRAM|ram~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~121_combout\ = ( \processador|FD|memRAM|ram~57_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~89_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~57_q\ & ( (\processador|FD|memRAM|ram~89_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~89_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~57_q\,
	combout => \processador|FD|memRAM|ram~121_combout\);

\processador|FD|fetchInstruction|ROM|memROM~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~17_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- ((!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(4))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & ((!\processador|FD|fetchInstruction|PC|DOUT\(5)))))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001001000000000000000000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~17_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~85_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~85_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~85_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~82\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~27_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[23]~71_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~85_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~85_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~85_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~27_combout\);

\processador|FD|fetchInstruction|PC|DOUT[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[23]~27_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(23));

\processador|FD|SOMA|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~85_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(23) ) + ( GND ) + ( \processador|FD|SOMA|Add0~82\ ))
-- \processador|FD|SOMA|Add0~86\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(23) ) + ( GND ) + ( \processador|FD|SOMA|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(23),
	cin => \processador|FD|SOMA|Add0~82\,
	sumout => \processador|FD|SOMA|Add0~85_sumout\,
	cout => \processador|FD|SOMA|Add0~86\);

\processador|FD|muxULAram|saida_MUX[23]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[23]~25_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~121_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[23]~24_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~85_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[23]~24_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~121_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~85_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[23]~25_combout\);

\processador|FD|BancoReg|registrador~157\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[23]~25_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~157_q\);

\processador|FD|BancoReg|registrador~1669\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1669_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~285_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~541_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~157_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~413_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~157_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~413_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~285_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~541_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1669_combout\);

\processador|FD|BancoReg|registrador~1667\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1667_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~61_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~317_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~61_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~317_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1667_combout\);

\processador|FD|BancoReg|registrador~1668\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1668_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~221_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~477_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~93_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~349_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~93_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~349_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~221_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~477_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1668_combout\);

\processador|FD|BancoReg|saidaB[23]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[23]~36_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1669_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1668_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1667_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1669_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1667_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1668_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[23]~36_combout\);

\processador|FD|soma1inv|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~29_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[24]~32_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~34\ ))
-- \processador|FD|soma1inv|Add0~30\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[24]~32_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[24]~32_combout\,
	cin => \processador|FD|soma1inv|Add0~34\,
	sumout => \processador|FD|soma1inv|Add0~29_sumout\,
	cout => \processador|FD|soma1inv|Add0~30\);

\processador|FD|ULA_bit23|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit23|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[22]~67_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & 
-- !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~67_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( \processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~67_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & 
-- (!\processador|FD|soma1inv|Add0~33_sumout\ & (!\processador|FD|BancoReg|saidaA[22]~67_combout\ & !\processador|FD|soma1inv|Add0~37_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit21|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit21|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[23]~71_combout\ & ((!\processador|FD|soma1inv|Add0~33_sumout\) # ((!\processador|FD|BancoReg|saidaA[22]~67_combout\) # 
-- (!\processador|FD|soma1inv|Add0~37_sumout\)))) # (\processador|FD|BancoReg|saidaA[23]~71_combout\ & (!\processador|FD|soma1inv|Add0~33_sumout\ & ((!\processador|FD|BancoReg|saidaA[22]~67_combout\) # (!\processador|FD|soma1inv|Add0~37_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[23]~71_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~33_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[22]~67_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~37_sumout\,
	datae => \processador|FD|ULA_bit21|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit23|soma|Add1~0_combout\);

\processador|FD|ULA_bit24|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[24]~75_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~29_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[24]~75_combout\ $ (!\processador|FD|soma1inv|Add0~29_sumout\ $ (!\processador|FD|ULA_bit23|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[24]~75_combout\ & 
-- (!\processador|FD|soma1inv|Add0~29_sumout\ & !\processador|FD|ULA_bit23|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[24]~75_combout\ & (\processador|FD|soma1inv|Add0~29_sumout\ & \processador|FD|ULA_bit23|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datac => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[24]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[24]~25_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[24]~25_combout\);

\processador|FD|memRAM|ram~90\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[24]~32_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~90_q\);

\processador|FD|memRAM|ram~58\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[24]~32_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~58_q\);

\processador|FD|memRAM|ram~122\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~122_combout\ = ( \processador|FD|memRAM|ram~58_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~90_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~58_q\ & ( (\processador|FD|memRAM|ram~90_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~90_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~58_q\,
	combout => \processador|FD|memRAM|ram~122_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~89_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~89_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~89_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~86\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~28_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[24]~75_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~89_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~89_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~89_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~28_combout\);

\processador|FD|fetchInstruction|PC|DOUT[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[24]~28_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(24));

\processador|FD|SOMA|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~89_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(24) ) + ( GND ) + ( \processador|FD|SOMA|Add0~86\ ))
-- \processador|FD|SOMA|Add0~90\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(24) ) + ( GND ) + ( \processador|FD|SOMA|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(24),
	cin => \processador|FD|SOMA|Add0~86\,
	sumout => \processador|FD|SOMA|Add0~89_sumout\,
	cout => \processador|FD|SOMA|Add0~90\);

\processador|FD|muxULAram|saida_MUX[24]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[24]~26_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~122_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[24]~25_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~89_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[24]~25_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~122_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~89_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[24]~26_combout\);

\processador|FD|BancoReg|registrador~478\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[24]~26_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~478_q\);

\processador|FD|BancoReg|registrador~1673\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1673_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~542_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~478_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~478_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~542_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1673_combout\);

\processador|FD|BancoReg|registrador~1671\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1671_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~414_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~318_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~350_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~318_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~350_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~414_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1671_combout\);

\processador|FD|BancoReg|registrador~1672\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1672_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~286_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~222_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~222_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~286_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1672_combout\);

\processador|FD|BancoReg|registrador~1670\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1670_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~158_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~62_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~94_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~62_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~94_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~158_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1670_combout\);

\processador|FD|BancoReg|saidaB[24]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[24]~32_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1671_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1670_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1673_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1672_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1673_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1671_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1672_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1670_combout\,
	combout => \processador|FD|BancoReg|saidaB[24]~32_combout\);

\processador|FD|soma1inv|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~25_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[25]~28_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~30\ ))
-- \processador|FD|soma1inv|Add0~26\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[25]~28_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[25]~28_combout\,
	cin => \processador|FD|soma1inv|Add0~30\,
	sumout => \processador|FD|soma1inv|Add0~25_sumout\,
	cout => \processador|FD|soma1inv|Add0~26\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~79_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[25]~79_combout\ & \processador|FD|soma1inv|Add0~25_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & ((\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit24|soma|Add1~1_combout\)))) # (\processador|FD|BancoReg|saidaA[25]~79_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & (!\processador|FD|ULA_bit24|soma|Add1~1_combout\ & 
-- !\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[25]~79_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~25_sumout\ $ (((\processador|FD|ULA_bit24|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit24|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datac => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[25]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[25]~26_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit25|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[25]~26_combout\);

\processador|FD|memRAM|ram~91\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[25]~28_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~91_q\);

\processador|FD|memRAM|ram~59\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[25]~28_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~59_q\);

\processador|FD|memRAM|ram~123\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~123_combout\ = ( \processador|FD|memRAM|ram~59_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~91_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~59_q\ & ( (\processador|FD|memRAM|ram~91_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~91_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~59_q\,
	combout => \processador|FD|memRAM|ram~123_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~93_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~93_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~93_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~90\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~29_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[25]~79_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~18_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~93_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~18_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~93_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~93_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~29_combout\);

\processador|FD|fetchInstruction|PC|DOUT[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[25]~29_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(25));

\processador|FD|SOMA|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~93_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(25) ) + ( GND ) + ( \processador|FD|SOMA|Add0~90\ ))
-- \processador|FD|SOMA|Add0~94\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(25) ) + ( GND ) + ( \processador|FD|SOMA|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(25),
	cin => \processador|FD|SOMA|Add0~90\,
	sumout => \processador|FD|SOMA|Add0~93_sumout\,
	cout => \processador|FD|SOMA|Add0~94\);

\processador|FD|muxULAram|saida_MUX[25]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[25]~27_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~123_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[25]~26_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~93_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[25]~26_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~123_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~93_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[25]~27_combout\);

\processador|FD|BancoReg|registrador~159\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[25]~27_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~159_q\);

\processador|FD|BancoReg|registrador~1676\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1676_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~287_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~543_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~159_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~415_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~159_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~415_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~287_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~543_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1676_combout\);

\processador|FD|BancoReg|registrador~1674\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1674_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~63_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~319_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~63_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~319_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1674_combout\);

\processador|FD|BancoReg|registrador~1675\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1675_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~223_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~479_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~95_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~351_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~95_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~351_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~223_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~479_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1675_combout\);

\processador|FD|BancoReg|saidaB[25]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[25]~28_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1676_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1675_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1674_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1676_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1674_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1675_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[25]~28_combout\);

\processador|FD|soma1inv|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~21_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[26]~24_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26\ ))
-- \processador|FD|soma1inv|Add0~22\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[26]~24_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[26]~24_combout\,
	cin => \processador|FD|soma1inv|Add0~26\,
	sumout => \processador|FD|soma1inv|Add0~21_sumout\,
	cout => \processador|FD|soma1inv|Add0~22\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~21_sumout\) # (\processador|FD|BancoReg|saidaA[26]~83_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[26]~83_combout\ & \processador|FD|soma1inv|Add0~21_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[26]~83_combout\ & (!\processador|FD|soma1inv|Add0~21_sumout\ & ((\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit25|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & (!\processador|FD|ULA_bit25|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[26]~83_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~21_sumout\ $ (((\processador|FD|ULA_bit25|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit25|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datac => \processador|FD|ULA_bit25|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[26]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[26]~27_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[26]~27_combout\);

\processador|FD|memRAM|ram~92\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[26]~24_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~92_q\);

\processador|FD|memRAM|ram~60\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[26]~24_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~60_q\);

\processador|FD|memRAM|ram~124\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~124_combout\ = ( \processador|FD|memRAM|ram~60_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~92_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~60_q\ & ( (\processador|FD|memRAM|ram~92_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~92_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~60_q\,
	combout => \processador|FD|memRAM|ram~124_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~97_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~97_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~97_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~94\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~30_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[26]~83_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~15_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~97_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~15_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~97_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~97_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~30_combout\);

\processador|FD|fetchInstruction|PC|DOUT[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[26]~30_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(26));

\processador|FD|SOMA|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~97_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(26) ) + ( GND ) + ( \processador|FD|SOMA|Add0~94\ ))
-- \processador|FD|SOMA|Add0~98\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(26) ) + ( GND ) + ( \processador|FD|SOMA|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(26),
	cin => \processador|FD|SOMA|Add0~94\,
	sumout => \processador|FD|SOMA|Add0~97_sumout\,
	cout => \processador|FD|SOMA|Add0~98\);

\processador|FD|muxULAram|saida_MUX[26]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[26]~28_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~124_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[26]~27_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~97_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[26]~27_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~124_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~97_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[26]~28_combout\);

\processador|FD|BancoReg|registrador~480\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[26]~28_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~480_q\);

\processador|FD|BancoReg|registrador~1680\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1680_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~544_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~480_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~480_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~544_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1680_combout\);

\processador|FD|BancoReg|registrador~1678\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1678_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~416_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~320_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~352_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~320_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~352_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~416_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1678_combout\);

\processador|FD|BancoReg|registrador~1679\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1679_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~288_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~224_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~224_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~288_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1679_combout\);

\processador|FD|BancoReg|registrador~1677\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1677_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~160_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~64_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~96_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~64_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~96_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~160_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1677_combout\);

\processador|FD|BancoReg|saidaB[26]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[26]~24_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1678_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1677_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1680_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1679_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1680_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1678_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1679_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1677_combout\,
	combout => \processador|FD|BancoReg|saidaB[26]~24_combout\);

\processador|FD|soma1inv|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~17_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[27]~20_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~22\ ))
-- \processador|FD|soma1inv|Add0~18\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[27]~20_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[27]~20_combout\,
	cin => \processador|FD|soma1inv|Add0~22\,
	sumout => \processador|FD|soma1inv|Add0~17_sumout\,
	cout => \processador|FD|soma1inv|Add0~18\);

\processador|FD|ULA_bit26|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[26]~83_combout\ $ (!\processador|FD|soma1inv|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	combout => \processador|FD|ULA_bit26|soma|Add0~0_combout\);

\processador|FD|ULA_bit26|soma|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|soma|Add1~1_combout\ = ( \processador|FD|soma1inv|Add0~29_sumout\ & ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & 
-- (\processador|FD|soma1inv|Add0~25_sumout\ & \processador|FD|BancoReg|saidaA[24]~75_combout\)) # (\processador|FD|BancoReg|saidaA[25]~79_combout\ & ((\processador|FD|BancoReg|saidaA[24]~75_combout\) # (\processador|FD|soma1inv|Add0~25_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~29_sumout\ & ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[25]~79_combout\ & \processador|FD|soma1inv|Add0~25_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~29_sumout\ & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~25_sumout\) # (\processador|FD|BancoReg|saidaA[25]~79_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~29_sumout\ & ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit26|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & 
-- \processador|FD|BancoReg|saidaA[24]~75_combout\)) # (\processador|FD|BancoReg|saidaA[25]~79_combout\ & ((\processador|FD|BancoReg|saidaA[24]~75_combout\) # (\processador|FD|soma1inv|Add0~25_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit26|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	dataf => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit26|soma|Add1~1_combout\);

\processador|FD|ULA_bit26|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ = (\processador|FD|BancoReg|saidaA[26]~83_combout\ & \processador|FD|soma1inv|Add0~21_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	combout => \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit27|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~87_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[27]~87_combout\ & \processador|FD|soma1inv|Add0~17_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & (!\processador|FD|soma1inv|Add0~17_sumout\ & ((\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit26|soma|Add1~1_combout\)))) # (\processador|FD|BancoReg|saidaA[27]~87_combout\ & (\processador|FD|soma1inv|Add0~17_sumout\ & (!\processador|FD|ULA_bit26|soma|Add1~1_combout\ & 
-- !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[27]~87_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~17_sumout\ $ (((\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit26|soma|Add1~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datac => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\,
	datad => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[27]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[27]~28_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[27]~28_combout\);

\processador|FD|memRAM|ram~93\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[27]~20_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~93_q\);

\processador|FD|memRAM|ram~61\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[27]~20_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~61_q\);

\processador|FD|memRAM|ram~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~125_combout\ = ( \processador|FD|memRAM|ram~61_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~93_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~61_q\ & ( (\processador|FD|memRAM|ram~93_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~93_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~61_q\,
	combout => \processador|FD|memRAM|ram~125_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~101_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~101_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~101_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~98\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~31_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[27]~87_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~16_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~101_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~16_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~101_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~101_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~31_combout\);

\processador|FD|fetchInstruction|PC|DOUT[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[27]~31_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(27));

\processador|FD|SOMA|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~101_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(27) ) + ( GND ) + ( \processador|FD|SOMA|Add0~98\ ))
-- \processador|FD|SOMA|Add0~102\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(27) ) + ( GND ) + ( \processador|FD|SOMA|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(27),
	cin => \processador|FD|SOMA|Add0~98\,
	sumout => \processador|FD|SOMA|Add0~101_sumout\,
	cout => \processador|FD|SOMA|Add0~102\);

\processador|FD|muxULAram|saida_MUX[27]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[27]~29_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~125_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[27]~28_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~101_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[27]~28_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~125_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~101_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[27]~29_combout\);

\processador|FD|BancoReg|registrador~161\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[27]~29_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~161_q\);

\processador|FD|BancoReg|registrador~1683\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1683_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~289_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~545_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~161_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~417_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~161_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~417_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~289_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~545_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1683_combout\);

\processador|FD|BancoReg|registrador~1681\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1681_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~65_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~321_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~65_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~321_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1681_combout\);

\processador|FD|BancoReg|registrador~1682\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1682_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~225_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~481_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~97_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~353_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~97_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~353_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~225_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~481_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1682_combout\);

\processador|FD|BancoReg|saidaB[27]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[27]~20_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1683_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1682_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1681_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1683_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1681_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1682_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[27]~20_combout\);

\processador|FD|soma1inv|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~13_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[28]~16_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18\ ))
-- \processador|FD|soma1inv|Add0~14\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[28]~16_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[28]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~18\,
	sumout => \processador|FD|soma1inv|Add0~13_sumout\,
	cout => \processador|FD|soma1inv|Add0~14\);

\processador|FD|ULA_bit27|soma|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add0~0_combout\ = !\processador|FD|BancoReg|saidaA[27]~87_combout\ $ (!\processador|FD|soma1inv|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	combout => \processador|FD|ULA_bit27|soma|Add0~0_combout\);

\processador|FD|ULA_bit27|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|soma|Add1~0_combout\ = ( \processador|FD|soma1inv|Add0~25_sumout\ & ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & 
-- (\processador|FD|soma1inv|Add0~21_sumout\ & \processador|FD|BancoReg|saidaA[25]~79_combout\)) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((\processador|FD|BancoReg|saidaA[25]~79_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\))))) ) ) ) # 
-- ( !\processador|FD|soma1inv|Add0~25_sumout\ & ( \processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & (\processador|FD|BancoReg|saidaA[26]~83_combout\ & \processador|FD|soma1inv|Add0~21_sumout\)) ) ) ) # ( 
-- \processador|FD|soma1inv|Add0~25_sumout\ & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((\processador|FD|soma1inv|Add0~21_sumout\) # (\processador|FD|BancoReg|saidaA[26]~83_combout\))) ) ) ) # ( 
-- !\processador|FD|soma1inv|Add0~25_sumout\ & ( !\processador|FD|ULA_bit24|soma|Add1~0_combout\ & ( (\processador|FD|ULA_bit27|soma|Add0~0_combout\ & ((!\processador|FD|BancoReg|saidaA[26]~83_combout\ & (\processador|FD|soma1inv|Add0~21_sumout\ & 
-- \processador|FD|BancoReg|saidaA[25]~79_combout\)) # (\processador|FD|BancoReg|saidaA[26]~83_combout\ & ((\processador|FD|BancoReg|saidaA[25]~79_combout\) # (\processador|FD|soma1inv|Add0~21_sumout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100010101000101010001010100000001000000010000000100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit27|soma|ALT_INV_Add0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaA[26]~83_combout\,
	datac => \processador|FD|soma1inv|ALT_INV_Add0~21_sumout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datae => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	dataf => \processador|FD|ULA_bit24|soma|ALT_INV_Add1~0_combout\,
	combout => \processador|FD|ULA_bit27|soma|Add1~0_combout\);

\processador|FD|ULA_bit27|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ = (\processador|FD|BancoReg|saidaA[27]~87_combout\ & \processador|FD|soma1inv|Add0~17_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	combout => \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~13_sumout\) # (\processador|FD|BancoReg|saidaA[28]~91_combout\) ) ) ) 
-- # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[28]~91_combout\ & \processador|FD|soma1inv|Add0~13_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\) # 
-- (\processador|FD|ULA_bit27|soma|Add1~0_combout\)))) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|ULA_bit27|soma|Add1~0_combout\ & 
-- !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[28]~91_combout\ $ 
-- (!\processador|FD|soma1inv|Add0~13_sumout\ $ (((\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\) # (\processador|FD|ULA_bit27|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[28]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[28]~29_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit28|Muxao|saida_MUX~0_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[28]~29_combout\);

\processador|FD|memRAM|ram~94\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[28]~16_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~94_q\);

\processador|FD|memRAM|ram~62\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[28]~16_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~62_q\);

\processador|FD|memRAM|ram~126\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~126_combout\ = ( \processador|FD|memRAM|ram~62_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~94_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~62_q\ & ( (\processador|FD|memRAM|ram~94_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~94_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~62_q\,
	combout => \processador|FD|memRAM|ram~126_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\ = ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[28]~91_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[27]~87_combout\ & \processador|FD|soma1inv|Add0~17_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[28]~91_combout\ $ (!\processador|FD|soma1inv|Add0~13_sumout\ $ (((\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~87_combout\)))) ) ) ) # ( \processador|FD|ULA_bit26|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & (\processador|FD|BancoReg|saidaA[27]~87_combout\ & \processador|FD|soma1inv|Add0~17_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & ((!\processador|FD|BancoReg|saidaA[27]~87_combout\) # (!\processador|FD|soma1inv|Add0~17_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((\processador|FD|soma1inv|Add0~17_sumout\) # (\processador|FD|BancoReg|saidaA[27]~87_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\);

\processador|FD|ULA_bit28|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & (\processador|FD|soma1inv|Add0~13_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~13_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~2_combout\ = ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[25]~79_combout\ $ (!\processador|FD|soma1inv|Add0~25_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[24]~75_combout\ & \processador|FD|soma1inv|Add0~29_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[25]~79_combout\ $ (!\processador|FD|soma1inv|Add0~25_sumout\ $ (((\processador|FD|soma1inv|Add0~29_sumout\) # (\processador|FD|BancoReg|saidaA[24]~75_combout\)))) ) ) ) # ( \processador|FD|ULA_bit23|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & (\processador|FD|BancoReg|saidaA[24]~75_combout\ & \processador|FD|soma1inv|Add0~29_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[25]~79_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & ((!\processador|FD|BancoReg|saidaA[24]~75_combout\) # (!\processador|FD|soma1inv|Add0~29_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit23|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[25]~79_combout\ & (!\processador|FD|soma1inv|Add0~25_sumout\ & ((\processador|FD|soma1inv|Add0~29_sumout\) # (\processador|FD|BancoReg|saidaA[24]~75_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[25]~79_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & (!\processador|FD|BancoReg|saidaA[24]~75_combout\ & !\processador|FD|soma1inv|Add0~29_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[24]~75_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~29_sumout\,
	datae => \processador|FD|ULA_bit23|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~2_combout\);

\processador|FD|ULA_bit25|Muxao|saida_MUX~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit25|Muxao|saida_MUX~3_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[25]~79_combout\ & (\processador|FD|soma1inv|Add0~25_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[25]~79_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~25_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[25]~79_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~25_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit25|Muxao|saida_MUX~3_combout\);

\processador|FD|Equal0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~8_combout\ = (!\processador|FD|ULA_bit20|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit21|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit22|Muxao|saida_MUX~1_combout\ & \processador|FD|Equal0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit20|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|FD|ULA_bit21|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit22|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ALT_INV_Equal0~4_combout\,
	combout => \processador|FD|Equal0~8_combout\);

\processador|FD|Equal0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~9_combout\ = ( !\processador|FD|ULA_bit25|Muxao|saida_MUX~3_combout\ & ( \processador|FD|Equal0~8_combout\ & ( (!\processador|FD|ULA_bit23|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit24|Muxao|saida_MUX~1_combout\ & 
-- ((!\processador|FD|ULA_bit25|Muxao|saida_MUX~2_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datab => \processador|FD|ULA_bit23|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit24|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~2_combout\,
	datae => \processador|FD|ULA_bit25|Muxao|ALT_INV_saida_MUX~3_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~8_combout\,
	combout => \processador|FD|Equal0~9_combout\);

\processador|FD|Equal0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~10_combout\ = ( !\processador|FD|ULA_bit28|Muxao|saida_MUX~2_combout\ & ( \processador|FD|Equal0~9_combout\ & ( (!\processador|FD|ULA_bit26|Muxao|saida_MUX~0_combout\ & (!\processador|FD|ULA_bit27|Muxao|saida_MUX~1_combout\ & 
-- ((!\processador|FD|ULA_bit28|Muxao|saida_MUX~1_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datab => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~0_combout\,
	datac => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ULA_bit28|Muxao|ALT_INV_saida_MUX~2_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~9_combout\,
	combout => \processador|FD|Equal0~10_combout\);

\processador|FD|Equal0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal0~11_combout\ = ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~3_combout\ & ( \processador|FD|Equal0~10_combout\ & ( (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & (!\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\ & 
-- ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\) # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~3_combout\,
	dataf => \processador|FD|ALT_INV_Equal0~10_combout\,
	combout => \processador|FD|Equal0~11_combout\);

\processador|FD|fetchInstruction|PROX_PC|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ = (\processador|UC|palavraControle\(14) & \processador|UC|palavraControle[12]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~105_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~105_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~105_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~102\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ = (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~105_sumout\))) # 
-- (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & (\processador|FD|BancoReg|saidaA[28]~91_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~105_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~33_combout\ = ( \processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ & ( (\processador|UC|palavraControle[12]~1_combout\) # 
-- (\processador|FD|SOMA|Add0~105_sumout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ & ( (((\processador|UC|palavraControle\(14) & \processador|UC|palavraControle[12]~1_combout\)) # 
-- (\processador|UC|Equal0~1_combout\)) # (\processador|FD|SOMA|Add0~105_sumout\) ) ) ) # ( \processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ & ( (\processador|FD|SOMA|Add0~105_sumout\ & 
-- !\processador|UC|palavraControle[12]~1_combout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~32_combout\ & ( (\processador|FD|SOMA|Add0~105_sumout\ & (!\processador|UC|Equal0~1_combout\ & 
-- ((!\processador|UC|palavraControle\(14)) # (!\processador|UC|palavraControle[12]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100110000000000111111011111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|SOMA|ALT_INV_Add0~105_sumout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~11_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[28]~32_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~33_combout\);

\processador|FD|fetchInstruction|PC|DOUT[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[28]~33_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(28));

\processador|FD|SOMA|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~105_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(28) ) + ( GND ) + ( \processador|FD|SOMA|Add0~102\ ))
-- \processador|FD|SOMA|Add0~106\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(28) ) + ( GND ) + ( \processador|FD|SOMA|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(28),
	cin => \processador|FD|SOMA|Add0~102\,
	sumout => \processador|FD|SOMA|Add0~105_sumout\,
	cout => \processador|FD|SOMA|Add0~106\);

\processador|FD|muxULAram|saida_MUX[28]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[28]~30_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~126_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[28]~29_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~105_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[28]~29_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~126_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~105_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[28]~30_combout\);

\processador|FD|BancoReg|registrador~482\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[28]~30_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~482_q\);

\processador|FD|BancoReg|registrador~1687\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1687_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~546_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~482_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~482_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~546_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1687_combout\);

\processador|FD|BancoReg|registrador~1685\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1685_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~418_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~322_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~354_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~322_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~354_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~418_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1685_combout\);

\processador|FD|BancoReg|registrador~1686\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1686_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~290_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~226_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~226_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~290_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1686_combout\);

\processador|FD|BancoReg|registrador~1684\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1684_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~162_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~66_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~98_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~66_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~98_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~162_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1684_combout\);

\processador|FD|BancoReg|saidaB[28]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[28]~16_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1685_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1684_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1687_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1686_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1687_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1685_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1686_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1684_combout\,
	combout => \processador|FD|BancoReg|saidaB[28]~16_combout\);

\processador|FD|soma1inv|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~9_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[29]~12_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14\ ))
-- \processador|FD|soma1inv|Add0~10\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[29]~12_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[29]~12_combout\,
	cin => \processador|FD|soma1inv|Add0~14\,
	sumout => \processador|FD|soma1inv|Add0~9_sumout\,
	cout => \processador|FD|soma1inv|Add0~10\);

\processador|FD|ULA_bit28|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit28|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & 
-- !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( \processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & 
-- (!\processador|FD|soma1inv|Add0~13_sumout\ & (!\processador|FD|BancoReg|saidaA[27]~87_combout\ & !\processador|FD|soma1inv|Add0~17_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit26|soma|Add1~1_combout\ & ( 
-- !\processador|FD|ULA_bit26|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & ((!\processador|FD|soma1inv|Add0~13_sumout\) # ((!\processador|FD|BancoReg|saidaA[27]~87_combout\) # 
-- (!\processador|FD|soma1inv|Add0~17_sumout\)))) # (\processador|FD|BancoReg|saidaA[28]~91_combout\ & (!\processador|FD|soma1inv|Add0~13_sumout\ & ((!\processador|FD|BancoReg|saidaA[27]~87_combout\) # (!\processador|FD|soma1inv|Add0~17_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[27]~87_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|ULA_bit26|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit26|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|ULA_bit28|soma|Add1~0_combout\);

\processador|FD|ULA_bit29|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~9_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[29]~95_combout\ $ (!\processador|FD|soma1inv|Add0~9_sumout\ $ (!\processador|FD|ULA_bit28|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[29]~95_combout\ & 
-- (!\processador|FD|soma1inv|Add0~9_sumout\ & !\processador|FD|ULA_bit28|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (\processador|FD|soma1inv|Add0~9_sumout\ & \processador|FD|ULA_bit28|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[29]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[29]~30_combout\ = (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((\processador|FD|ULA_bit29|Muxao|saida_MUX~1_combout\))) # (\processador|FD|Equal1~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100001101000000010000110100000001000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[29]~30_combout\);

\processador|FD|memRAM|ram~95\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[29]~12_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~95_q\);

\processador|FD|memRAM|ram~63\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[29]~12_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~63_q\);

\processador|FD|memRAM|ram~127\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~127_combout\ = ( \processador|FD|memRAM|ram~63_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~95_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~63_q\ & ( (\processador|FD|memRAM|ram~95_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~95_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~63_q\,
	combout => \processador|FD|memRAM|ram~127_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~109_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~109_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~109_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~106\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ = (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~109_sumout\))) # 
-- (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & (\processador|FD|BancoReg|saidaA[29]~95_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~109_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~35_combout\ = ( \processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ & ( (\processador|UC|palavraControle[12]~1_combout\) # 
-- (\processador|FD|SOMA|Add0~109_sumout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ & ( (((\processador|UC|palavraControle\(14) & \processador|UC|palavraControle[12]~1_combout\)) # 
-- (\processador|UC|Equal0~1_combout\)) # (\processador|FD|SOMA|Add0~109_sumout\) ) ) ) # ( \processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ & ( (\processador|FD|SOMA|Add0~109_sumout\ & 
-- !\processador|UC|palavraControle[12]~1_combout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~34_combout\ & ( (\processador|FD|SOMA|Add0~109_sumout\ & (!\processador|UC|Equal0~1_combout\ & 
-- ((!\processador|UC|palavraControle\(14)) # (!\processador|UC|palavraControle[12]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100110000000000111111011111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|SOMA|ALT_INV_Add0~109_sumout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~11_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[29]~34_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~35_combout\);

\processador|FD|fetchInstruction|PC|DOUT[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[29]~35_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(29));

\processador|FD|SOMA|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~109_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(29) ) + ( GND ) + ( \processador|FD|SOMA|Add0~106\ ))
-- \processador|FD|SOMA|Add0~110\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(29) ) + ( GND ) + ( \processador|FD|SOMA|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(29),
	cin => \processador|FD|SOMA|Add0~106\,
	sumout => \processador|FD|SOMA|Add0~109_sumout\,
	cout => \processador|FD|SOMA|Add0~110\);

\processador|FD|muxULAram|saida_MUX[29]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[29]~31_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~127_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[29]~30_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~109_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[29]~30_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~127_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~109_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[29]~31_combout\);

\processador|FD|BancoReg|registrador~163\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[29]~31_combout\,
	ena => \processador|FD|BancoReg|registrador~2214_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~163_q\);

\processador|FD|BancoReg|registrador~1690\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1690_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~291_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~547_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~163_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~419_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~163_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~419_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~291_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~547_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1690_combout\);

\processador|FD|BancoReg|registrador~1688\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1688_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~67_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~323_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~67_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~323_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1688_combout\);

\processador|FD|BancoReg|registrador~1689\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1689_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~227_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~483_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~99_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~355_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~99_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~355_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~227_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~483_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1689_combout\);

\processador|FD|BancoReg|saidaB[29]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[29]~12_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- \processador|FD|BancoReg|registrador~1690_combout\) ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|Equal0~0_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1689_combout\))) # (\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & (\processador|FD|BancoReg|registrador~1688_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1690_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1688_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1689_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|BancoReg|saidaB[29]~12_combout\);

\processador|FD|soma1inv|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~5_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[30]~8_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[21]~17_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10\ ))
-- \processador|FD|soma1inv|Add0~6\ = CARRY(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[30]~8_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|saida_ext[21]~17_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[30]~8_combout\,
	cin => \processador|FD|soma1inv|Add0~10\,
	sumout => \processador|FD|soma1inv|Add0~5_sumout\,
	cout => \processador|FD|soma1inv|Add0~6\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ = ( \processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[30]~99_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[29]~95_combout\ & \processador|FD|soma1inv|Add0~9_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[30]~99_combout\ $ (!\processador|FD|soma1inv|Add0~5_sumout\ $ (((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~95_combout\)))) ) ) ) # ( \processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & (\processador|FD|BancoReg|saidaA[29]~95_combout\ & \processador|FD|soma1inv|Add0~9_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[30]~99_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & ((!\processador|FD|BancoReg|saidaA[29]~95_combout\) # (!\processador|FD|soma1inv|Add0~9_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit28|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & (!\processador|FD|soma1inv|Add0~5_sumout\ & ((\processador|FD|soma1inv|Add0~9_sumout\) # (\processador|FD|BancoReg|saidaA[29]~95_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[30]~99_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & !\processador|FD|soma1inv|Add0~9_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datae => \processador|FD|ULA_bit28|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\);

\processador|FD|ULA_bit30|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[30]~99_combout\ & (\processador|FD|soma1inv|Add0~5_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[30]~99_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~5_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[30]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[30]~31_combout\ = ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\) # 
-- (\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) ) # ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( \processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|saidaULA_final~33_combout\ & 
-- ((!\processador|FD|Equal1~0_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) ) # ( \processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( 
-- (!\processador|FD|saidaULA_final~33_combout\ & ((!\processador|FD|Equal1~0_combout\ & ((!\processador|UC|UC_ULA|ULActrl[1]~3_combout\))) # (\processador|FD|Equal1~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~11_combout\)))) ) ) ) # ( 
-- !\processador|FD|ULA_bit30|Muxao|saida_MUX~0_combout\ & ( !\processador|FD|ULA_bit30|Muxao|saida_MUX~1_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~11_combout\ & (\processador|FD|Equal1~0_combout\ & 
-- !\processador|FD|saidaULA_final~33_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000110100010000000011011101000000001101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datad => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datae => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~0_combout\,
	dataf => \processador|FD|ULA_bit30|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[30]~31_combout\);

\processador|FD|memRAM|ram~96\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[30]~8_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~96_q\);

\processador|FD|memRAM|ram~64\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[30]~8_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~64_q\);

\processador|FD|memRAM|ram~128\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~128_combout\ = ( \processador|FD|memRAM|ram~64_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~96_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~64_q\ & ( (\processador|FD|memRAM|ram~96_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~96_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~64_q\,
	combout => \processador|FD|memRAM|ram~128_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~113_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ ))
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ = CARRY(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~113_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~113_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~110\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\,
	cout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ = (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~113_sumout\))) # 
-- (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & (\processador|FD|BancoReg|saidaA[30]~99_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~113_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~37_combout\ = ( \processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ & ( (\processador|UC|palavraControle[12]~1_combout\) # 
-- (\processador|FD|SOMA|Add0~113_sumout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ & ( (((\processador|UC|palavraControle\(14) & \processador|UC|palavraControle[12]~1_combout\)) # 
-- (\processador|UC|Equal0~1_combout\)) # (\processador|FD|SOMA|Add0~113_sumout\) ) ) ) # ( \processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ & ( (\processador|FD|SOMA|Add0~113_sumout\ & 
-- !\processador|UC|palavraControle[12]~1_combout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~36_combout\ & ( (\processador|FD|SOMA|Add0~113_sumout\ & (!\processador|UC|Equal0~1_combout\ & 
-- ((!\processador|UC|palavraControle\(14)) # (!\processador|UC|palavraControle[12]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100110000000000111111011111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|SOMA|ALT_INV_Add0~113_sumout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~11_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[30]~36_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~37_combout\);

\processador|FD|fetchInstruction|PC|DOUT[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[30]~37_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(30));

\processador|FD|SOMA|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~113_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(30) ) + ( GND ) + ( \processador|FD|SOMA|Add0~110\ ))
-- \processador|FD|SOMA|Add0~114\ = CARRY(( \processador|FD|fetchInstruction|PC|DOUT\(30) ) + ( GND ) + ( \processador|FD|SOMA|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(30),
	cin => \processador|FD|SOMA|Add0~110\,
	sumout => \processador|FD|SOMA|Add0~113_sumout\,
	cout => \processador|FD|SOMA|Add0~114\);

\processador|FD|muxULAram|saida_MUX[30]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[30]~32_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~128_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[30]~31_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[21]~17_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~113_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[30]~31_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~128_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~113_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[30]~32_combout\);

\processador|FD|BancoReg|registrador~484\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[30]~32_combout\,
	ena => \processador|FD|BancoReg|registrador~2221_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~484_q\);

\processador|FD|BancoReg|registrador~1694\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1694_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~548_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~484_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~484_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~548_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1694_combout\);

\processador|FD|BancoReg|registrador~1692\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1692_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~420_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~324_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~356_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~324_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~356_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~420_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1692_combout\);

\processador|FD|BancoReg|registrador~1693\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1693_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~292_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~228_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~228_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~292_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1693_combout\);

\processador|FD|BancoReg|registrador~1691\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1691_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~164_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~68_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~100_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~68_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~100_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~164_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1691_combout\);

\processador|FD|BancoReg|saidaB[30]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[30]~8_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- (\processador|FD|BancoReg|registrador~1692_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ((\processador|FD|BancoReg|registrador~1691_combout\)))))) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal0~0_combout\ & ((!\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & (\processador|FD|BancoReg|registrador~1694_combout\)) # (\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1693_combout\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0011001100001111010101010000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1694_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1692_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1693_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1691_combout\,
	combout => \processador|FD|BancoReg|saidaB[30]~8_combout\);

\processador|FD|soma1inv|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~1_sumout\ = SUM(( !\processador|UC|UC_ULA|ULActrl[2]~4_combout\ $ (((!\processador|UC|palavraControle[8]~5_combout\ & ((!\processador|FD|BancoReg|saidaB[31]~4_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011011010011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~4_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[31]~4_combout\,
	cin => \processador|FD|soma1inv|Add0~6\,
	sumout => \processador|FD|soma1inv|Add0~1_sumout\);

\processador|FD|ULA_bit31|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ = (\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ((!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[31]~103_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~1_sumout\)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010111000000000001011100000000000101110000000000010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[31]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[31]~32_combout\ = ( !\processador|FD|saidaULA_final~33_combout\ & ( \processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal1~0_combout\) # (\processador|FD|fetchInstruction|ROM|memROM~22_combout\) ) 
-- ) ) # ( !\processador|FD|saidaULA_final~33_combout\ & ( !\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & ( (!\processador|FD|Equal1~0_combout\ & (((\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ & 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) # (\processador|FD|Equal1~0_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100010001000000000000000011011101110111010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datae => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	dataf => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[31]~32_combout\);

\processador|FD|memRAM|ram~97\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[31]~4_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~97_q\);

\processador|FD|memRAM|ram~65\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[31]~4_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~65_q\);

\processador|FD|memRAM|ram~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~129_combout\ = ( \processador|FD|memRAM|ram~65_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~97_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~65_q\ & ( (\processador|FD|memRAM|ram~97_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~97_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~65_q\,
	combout => \processador|FD|memRAM|ram~129_combout\);

\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\ = SUM(( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\)) ) + ( 
-- \processador|FD|SOMA|Add0~117_sumout\ ) + ( \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	dataf => \processador|FD|SOMA|ALT_INV_Add0~117_sumout\,
	cin => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~114\,
	sumout => \processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ = (!\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & ((\processador|FD|fetchInstruction|SOMASIGEXT|Add0~117_sumout\))) # 
-- (\processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\ & (\processador|FD|BancoReg|saidaA[31]~103_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	datac => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~117_sumout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~39\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~39_combout\ = ( \processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ & ( (\processador|UC|palavraControle[12]~1_combout\) # 
-- (\processador|FD|SOMA|Add0~117_sumout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ & ( (((\processador|UC|palavraControle\(14) & \processador|UC|palavraControle[12]~1_combout\)) # 
-- (\processador|UC|Equal0~1_combout\)) # (\processador|FD|SOMA|Add0~117_sumout\) ) ) ) # ( \processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ & ( (\processador|FD|SOMA|Add0~117_sumout\ & 
-- !\processador|UC|palavraControle[12]~1_combout\) ) ) ) # ( !\processador|FD|Equal0~11_combout\ & ( !\processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~38_combout\ & ( (\processador|FD|SOMA|Add0~117_sumout\ & (!\processador|UC|Equal0~1_combout\ & 
-- ((!\processador|UC|palavraControle\(14)) # (!\processador|UC|palavraControle[12]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000100000001100110000000000111111011111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle\(14),
	datab => \processador|FD|SOMA|ALT_INV_Add0~117_sumout\,
	datac => \processador|UC|ALT_INV_Equal0~1_combout\,
	datad => \processador|UC|ALT_INV_palavraControle[12]~1_combout\,
	datae => \processador|FD|ALT_INV_Equal0~11_combout\,
	dataf => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_saida_MUX[31]~38_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~39_combout\);

\processador|FD|fetchInstruction|PC|DOUT[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[31]~39_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(31));

\processador|FD|SOMA|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|SOMA|Add0~117_sumout\ = SUM(( \processador|FD|fetchInstruction|PC|DOUT\(31) ) + ( GND ) + ( \processador|FD|SOMA|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(31),
	cin => \processador|FD|SOMA|Add0~114\,
	sumout => \processador|FD|SOMA|Add0~117_sumout\);

\processador|FD|muxULAram|saida_MUX[31]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[31]~33_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~129_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[31]~32_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~22_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|SOMA|Add0~117_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[31]~32_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~129_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~117_sumout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[31]~33_combout\);

\processador|FD|BancoReg|registrador~997\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~997_q\);

\processador|FD|BancoReg|registrador~1061\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1061_q\);

\processador|FD|BancoReg|registrador~1710\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1710_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1710_combout\);

\processador|FD|BancoReg|registrador~1074\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1074_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1710_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1061_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1710_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~997_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~997_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1061_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1710_combout\,
	combout => \processador|FD|BancoReg|registrador~1074_combout\);

\processador|FD|BancoReg|registrador~741\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~741_q\);

\processador|FD|BancoReg|registrador~805\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[31]~33_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~805_q\);

\processador|FD|BancoReg|registrador~1706\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1706_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1706_combout\);

\processador|FD|BancoReg|registrador~1070\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1070_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1706_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~805_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1706_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~741_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~741_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~805_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1706_combout\,
	combout => \processador|FD|BancoReg|registrador~1070_combout\);

\processador|FD|BancoReg|registrador~1702\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1702_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~421_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~325_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~357_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~357_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~421_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~325_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1702_combout\);

\processador|FD|BancoReg|registrador~1066\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1066_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1702_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~549_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1702_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~485_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~485_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~549_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1702_combout\,
	combout => \processador|FD|BancoReg|registrador~1066_combout\);

\processador|FD|BancoReg|registrador~1698\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1698_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~165_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~69_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~101_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~101_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~165_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~69_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~1698_combout\);

\processador|FD|BancoReg|registrador~1062\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1062_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1698_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~293_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1698_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~229_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~229_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~293_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~1698_combout\,
	combout => \processador|FD|BancoReg|registrador~1062_combout\);

\processador|FD|BancoReg|saidaA[31]~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[31]~103_combout\ = ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & 
-- (\processador|FD|BancoReg|registrador~1062_combout\)) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ((\processador|FD|BancoReg|registrador~1066_combout\)))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ((\processador|FD|BancoReg|registrador~1070_combout\))) # (\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & 
-- (\processador|FD|BancoReg|registrador~1074_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101001011111000110110001101100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1074_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1070_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1066_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1062_combout\,
	combout => \processador|FD|BancoReg|saidaA[31]~103_combout\);

\processador|FD|ULA_bit29|soma|Add1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit29|soma|Add1~0_combout\ = ( \processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) 
-- # ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & 
-- !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & 
-- ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( \processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & 
-- (!\processador|FD|soma1inv|Add0~9_sumout\ & (!\processador|FD|BancoReg|saidaA[28]~91_combout\ & !\processador|FD|soma1inv|Add0~13_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit27|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit27|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[29]~95_combout\ & ((!\processador|FD|soma1inv|Add0~9_sumout\) # ((!\processador|FD|BancoReg|saidaA[28]~91_combout\) # 
-- (!\processador|FD|soma1inv|Add0~13_sumout\)))) # (\processador|FD|BancoReg|saidaA[29]~95_combout\ & (!\processador|FD|soma1inv|Add0~9_sumout\ & ((!\processador|FD|BancoReg|saidaA[28]~91_combout\) # (!\processador|FD|soma1inv|Add0~13_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101000111010001000100011101000100010001110100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[29]~95_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~9_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[28]~91_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|ULA_bit27|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit27|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|ULA_bit29|soma|Add1~0_combout\);

\processador|FD|ULA_bit31|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ = ( \processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( !\processador|FD|BancoReg|saidaA[31]~103_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\ 
-- $ (((\processador|FD|BancoReg|saidaA[30]~99_combout\ & \processador|FD|soma1inv|Add0~5_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( \processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( 
-- !\processador|FD|BancoReg|saidaA[31]~103_combout\ $ (!\processador|FD|soma1inv|Add0~1_sumout\ $ (((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\)))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add1~0_combout\ & ( 
-- !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & (\processador|FD|BancoReg|saidaA[30]~99_combout\ & \processador|FD|soma1inv|Add0~5_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & ((!\processador|FD|BancoReg|saidaA[30]~99_combout\) # (!\processador|FD|soma1inv|Add0~5_sumout\)))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~0_combout\ & 
-- ( !\processador|FD|ULA_bit17|Muxao|Equal0~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100010001000000100010001100001101001100110010110011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datae => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~0_combout\,
	dataf => \processador|FD|ULA_bit17|Muxao|ALT_INV_Equal0~0_combout\,
	combout => \processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\);

\processador|FD|result_slt[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|result_slt[0]~0_combout\ = ( \processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & 
-- ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & 
-- !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( \processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & 
-- (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ & (\processador|FD|soma1inv|Add0~1_sumout\ & 
-- (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( \processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ & ( 
-- (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & ((\processador|FD|soma1inv|Add0~5_sumout\) # (\processador|FD|BancoReg|saidaA[30]~99_combout\)))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ & 
-- (\processador|FD|soma1inv|Add0~1_sumout\ & (!\processador|FD|BancoReg|saidaA[30]~99_combout\ & !\processador|FD|soma1inv|Add0~5_sumout\))) ) ) ) # ( !\processador|FD|ULA_bit29|soma|Add1~1_combout\ & ( !\processador|FD|ULA_bit29|Muxao|saida_MUX~0_combout\ 
-- & ( (!\processador|FD|BancoReg|saidaA[31]~103_combout\ & (!\processador|FD|soma1inv|Add0~1_sumout\ & (\processador|FD|BancoReg|saidaA[30]~99_combout\ & \processador|FD|soma1inv|Add0~5_sumout\))) # (\processador|FD|BancoReg|saidaA[31]~103_combout\ & 
-- (\processador|FD|soma1inv|Add0~1_sumout\ & ((!\processador|FD|BancoReg|saidaA[30]~99_combout\) # (!\processador|FD|soma1inv|Add0~5_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011000000110001000100000011000100010000001100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[31]~103_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~1_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[30]~99_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~5_sumout\,
	datae => \processador|FD|ULA_bit29|soma|ALT_INV_Add1~1_combout\,
	dataf => \processador|FD|ULA_bit29|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|result_slt[0]~0_combout\);

\processador|FD|saidaULA_final[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[0]~1_combout\ = ( \processador|FD|result_slt[0]~0_combout\ & ( \processador|FD|saidaULA_final[0]~0_combout\ ) ) # ( !\processador|FD|result_slt[0]~0_combout\ & ( \processador|FD|saidaULA_final[0]~0_combout\ ) ) # ( 
-- \processador|FD|result_slt[0]~0_combout\ & ( !\processador|FD|saidaULA_final[0]~0_combout\ & ( (\processador|FD|saidaULA_final~33_combout\ & (!\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\ & ((!\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\) 
-- # (\processador|UC|UC_ULA|ULActrl[1]~3_combout\)))) ) ) ) # ( !\processador|FD|result_slt[0]~0_combout\ & ( !\processador|FD|saidaULA_final[0]~0_combout\ & ( (\processador|FD|saidaULA_final~33_combout\ & 
-- (((\processador|FD|ULA_bit31|Muxao|saida_MUX~0_combout\ & !\processador|UC|UC_ULA|ULActrl[1]~3_combout\)) # (\processador|FD|ULA_bit31|Muxao|saida_MUX~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000001111000010110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~0_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	datac => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datad => \processador|FD|ULA_bit31|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|FD|ALT_INV_result_slt[0]~0_combout\,
	dataf => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	combout => \processador|FD|saidaULA_final[0]~1_combout\);

\processador|FD|BancoReg|saidaB[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[0]~2_combout\ = (!\processador|FD|BancoReg|Equal0~0_combout\ & \processador|FD|BancoReg|registrador~1585_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1585_combout\,
	combout => \processador|FD|BancoReg|saidaB[0]~2_combout\);

\processador|FD|memRAM|ram~66\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[0]~2_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~66_q\);

\processador|FD|memRAM|ram~34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[0]~2_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~34_q\);

\processador|FD|memRAM|ram~98\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~98_combout\ = ( \processador|FD|memRAM|ram~34_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~66_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~34_q\ & ( (\processador|FD|memRAM|ram~66_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~66_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~34_q\,
	combout => \processador|FD|memRAM|ram~98_combout\);

\processador|FD|muxULAram|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[0]~2_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~98_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[0]~1_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[0]~0_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|fetchInstruction|PC|DOUT\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[0]~1_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~98_combout\,
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(0),
	datad => \processador|FD|ALT_INV_saida_ext[0]~0_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[0]~2_combout\);

\processador|FD|BancoReg|registrador~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[0]~2_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~38_q\);

\processador|FD|BancoReg|registrador~1581\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1581_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~134_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~38_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~70_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~38_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~70_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~134_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1581_combout\);

\processador|FD|BancoReg|registrador~1582\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1582_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|registrador~390_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|registrador~294_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( !\processador|FD|BancoReg|registrador~326_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100101010101010101011111111000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~294_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~326_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~390_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1582_combout\);

\processador|FD|BancoReg|registrador~1583\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1583_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~262_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~198_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~198_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~262_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1583_combout\);

\processador|FD|BancoReg|registrador~1584\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1584_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~518_q\ ) ) ) # ( 
-- \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( 
-- \processador|FD|BancoReg|registrador~454_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100000000111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \processador|FD|BancoReg|ALT_INV_registrador~454_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~518_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1584_combout\);

\processador|FD|BancoReg|registrador~1585\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1585_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1583_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1584_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~1581_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- !\processador|FD|BancoReg|registrador~1582_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1581_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1582_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1583_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1584_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1585_combout\);

\processador|FD|mux_RTimed|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|Equal0~0_combout\ & ((\processador|FD|BancoReg|registrador~1585_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ 
-- & (((\processador|FD|saida_ext[0]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[0]~0_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1585_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[0]~0_combout\);

\processador|FD|soma1inv|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~121_sumout\ = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & 
-- ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126\ ))
-- \processador|FD|soma1inv|Add0~122\ = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ $ (((!\processador|UC|UC_ULA|Functcrtl\(2) & (!\processador|UC|Equal0~0_combout\)) # (\processador|UC|UC_ULA|Functcrtl\(2) & 
-- ((!\processador|UC|UC_ULA|ULActrl[2]~2_combout\))))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000010011111011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datab => \processador|UC|ALT_INV_Equal0~0_combout\,
	datac => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\,
	datad => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\,
	cin => \processador|FD|soma1inv|Add0~126\,
	sumout => \processador|FD|soma1inv|Add0~121_sumout\,
	cout => \processador|FD|soma1inv|Add0~122\);

\processador|FD|ULA_bit1|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~121_sumout\) # (\processador|FD|BancoReg|saidaA[1]~4_combout\) ) ) ) # 
-- ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|soma1inv|Add0~121_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[1]~4_combout\ & (!\processador|FD|soma1inv|Add0~121_sumout\ & (\processador|FD|BancoReg|saidaA[0]~5_combout\ & \processador|FD|soma1inv|Add0~125_sumout\))) # 
-- (\processador|FD|BancoReg|saidaA[1]~4_combout\ & (\processador|FD|soma1inv|Add0~121_sumout\ & ((!\processador|FD|BancoReg|saidaA[0]~5_combout\) # (!\processador|FD|soma1inv|Add0~125_sumout\)))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[1]~4_combout\ $ (!\processador|FD|soma1inv|Add0~121_sumout\ $ (((\processador|FD|BancoReg|saidaA[0]~5_combout\ & \processador|FD|soma1inv|Add0~125_sumout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001101001000100010001100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[1]~4_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~121_sumout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\,
	datad => \processador|FD|soma1inv|ALT_INV_Add0~125_sumout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[1]~2_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit1|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit1|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[1]~2_combout\);

\processador|FD|BancoReg|saidaB[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaB[1]~3_combout\ = (!\processador|FD|BancoReg|Equal0~0_combout\ & \processador|FD|BancoReg|registrador~1590_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1590_combout\,
	combout => \processador|FD|BancoReg|saidaB[1]~3_combout\);

\processador|FD|memRAM|ram~67\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[1]~3_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~67_q\);

\processador|FD|memRAM|ram~35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[1]~3_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~35_q\);

\processador|FD|memRAM|ram~99\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~99_combout\ = ( \processador|FD|memRAM|ram~35_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~67_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~35_q\ & ( (\processador|FD|memRAM|ram~67_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~67_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~35_q\,
	combout => \processador|FD|memRAM|ram~99_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\ = (\processador|FD|BancoReg|saidaA[1]~4_combout\ & \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[1]~4_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\);

\processador|FD|fetchInstruction|PC|DOUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[1]~1_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \processador|UC|palavraControle[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(1));

\processador|FD|muxULAram|saida_MUX[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[1]~3_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~99_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[1]~2_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[1]~1_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( 
-- \processador|FD|fetchInstruction|PC|DOUT\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[1]~2_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~99_combout\,
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(1),
	datad => \processador|FD|ALT_INV_saida_ext[1]~1_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[1]~3_combout\);

\processador|FD|BancoReg|registrador~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[1]~3_combout\,
	ena => \processador|FD|BancoReg|registrador~2211_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~39_q\);

\processador|FD|BancoReg|registrador~1586\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1586_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~39_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~295_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~39_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~295_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1586_combout\);

\processador|FD|BancoReg|registrador~1587\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1587_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~199_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( !\processador|FD|BancoReg|registrador~455_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~71_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- !\processador|FD|BancoReg|registrador~327_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010101010101010111111111000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~71_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~327_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~199_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~455_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1587_combout\);

\processador|FD|BancoReg|registrador~1589\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1589_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~263_q\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~519_q\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( \processador|FD|BancoReg|registrador~135_q\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~23_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~24_combout\ & ( 
-- \processador|FD|BancoReg|registrador~391_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~135_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~391_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~263_q\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~519_q\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~23_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~24_combout\,
	combout => \processador|FD|BancoReg|registrador~1589_combout\);

\processador|FD|BancoReg|registrador~1590\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1590_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1588_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1589_combout\ ) ) ) # ( \processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( 
-- !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( \processador|FD|BancoReg|registrador~1586_combout\ ) ) ) # ( !\processador|FD|fetchInstruction|ROM|memROM~27_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~28_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1587_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1586_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1587_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1588_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1589_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~27_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~28_combout\,
	combout => \processador|FD|BancoReg|registrador~1590_combout\);

\processador|FD|mux_RTimed|saida_MUX[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (!\processador|FD|BancoReg|Equal0~0_combout\ & ((\processador|FD|BancoReg|registrador~1590_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ 
-- & (((\processador|FD|saida_ext[1]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100000101100011010000010110001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[1]~1_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1590_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[1]~1_combout\);

\processador|FD|ULA_bit4|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[4]~3_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[4]~3_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~109_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[4]~3_combout\ $ (!\processador|FD|soma1inv|Add0~109_sumout\ $ (\processador|FD|ULA_bit3|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[4]~3_combout\ & 
-- (!\processador|FD|soma1inv|Add0~109_sumout\ & \processador|FD|ULA_bit3|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[4]~3_combout\ & (\processador|FD|soma1inv|Add0~109_sumout\ & !\processador|FD|ULA_bit3|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~109_sumout\,
	datac => \processador|FD|ULA_bit3|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[4]~5_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit4|Muxao|saida_MUX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit4|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[4]~5_combout\);

\processador|FD|memRAM|ram~70\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[4]~104_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~70_q\);

\processador|FD|memRAM|ram~38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[4]~104_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~38_q\);

\processador|FD|memRAM|ram~102\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~102_combout\ = ( \processador|FD|memRAM|ram~38_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~70_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~38_q\ & ( (\processador|FD|memRAM|ram~70_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~70_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~38_q\,
	combout => \processador|FD|memRAM|ram~102_combout\);

\processador|FD|muxULAram|saida_MUX[4]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[4]~6_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~102_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[4]~5_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[4]~4_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~9_sumout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[4]~5_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~102_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~9_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[4]~4_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[4]~6_combout\);

\processador|FD|BancoReg|registrador~202\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~202_q\);

\processador|FD|BancoReg|registrador~2130\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2130_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~138_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~42_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~74_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~74_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~138_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~42_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2130_combout\);

\processador|FD|BancoReg|registrador~1498\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1498_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2130_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~266_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2130_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~202_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~202_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~266_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2130_combout\,
	combout => \processador|FD|BancoReg|registrador~1498_combout\);

\processador|FD|BancoReg|registrador~2134\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2134_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~394_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~298_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~330_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~330_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~394_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~298_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2134_combout\);

\processador|FD|BancoReg|registrador~1502\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1502_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2134_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~522_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2134_combout\ & ( (!\processador|FD|BancoReg|registrador~458_q\) # 
-- (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111101010101111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~458_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~522_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2134_combout\,
	combout => \processador|FD|BancoReg|registrador~1502_combout\);

\processador|FD|BancoReg|registrador~714\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~714_q\);

\processador|FD|BancoReg|registrador~778\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~778_q\);

\processador|FD|BancoReg|registrador~2138\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2138_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2138_combout\);

\processador|FD|BancoReg|registrador~1506\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1506_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2138_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~778_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2138_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~714_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~714_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~778_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2138_combout\,
	combout => \processador|FD|BancoReg|registrador~1506_combout\);

\processador|FD|BancoReg|registrador~970\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~970_q\);

\processador|FD|BancoReg|registrador~1034\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[4]~6_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1034_q\);

\processador|FD|BancoReg|registrador~2142\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2142_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2142_combout\);

\processador|FD|BancoReg|registrador~1510\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1510_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2142_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1034_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2142_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~970_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~970_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1034_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2142_combout\,
	combout => \processador|FD|BancoReg|registrador~1510_combout\);

\processador|FD|BancoReg|registrador~1514\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1514_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1510_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1506_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1502_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1498_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1498_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1502_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1506_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1510_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1514_combout\);

\processador|FD|BancoReg|saidaA[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[4]~3_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1514_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1514_combout\,
	combout => \processador|FD|BancoReg|saidaA[4]~3_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~4_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[4]~3_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~19_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~9_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~9_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[4]~3_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~9_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~9_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~4_combout\);

\processador|FD|fetchInstruction|PC|DOUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[4]~4_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(4));

\processador|FD|fetchInstruction|ROM|memROM~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~21_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(5))))) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(3) & (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(2) $ (!\processador|FD|fetchInstruction|PC|DOUT\(4)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010010000001000101001000000100010100100000010001010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	combout => \processador|FD|fetchInstruction|ROM|memROM~21_combout\);

\processador|FD|fetchInstruction|ROM|memROM~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~22_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(7) & \processador|FD|fetchInstruction|ROM|memROM~21_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~21_combout\,
	combout => \processador|FD|fetchInstruction|ROM|memROM~22_combout\);

\processador|FD|saida_ext[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saida_ext[6]~6_combout\ = (\processador|FD|fetchInstruction|ROM|memROM~22_combout\ & !\processador|FD|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	combout => \processador|FD|saida_ext[6]~6_combout\);

\processador|FD|ULA_bit6|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|soma1inv|Add0~101_sumout\) # (\processador|FD|BancoReg|saidaA[6]~1_combout\) ) ) ) # 
-- ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (\processador|FD|BancoReg|saidaA[6]~1_combout\ & \processador|FD|soma1inv|Add0~101_sumout\) ) ) ) # ( \processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ( 
-- !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[6]~1_combout\ & (!\processador|FD|soma1inv|Add0~101_sumout\ & ((\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\) # (\processador|FD|ULA_bit5|soma|Add1~0_combout\)))) # 
-- (\processador|FD|BancoReg|saidaA[6]~1_combout\ & (\processador|FD|soma1inv|Add0~101_sumout\ & (!\processador|FD|ULA_bit5|soma|Add1~0_combout\ & !\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\))) ) ) ) # ( !\processador|UC|UC_ULA|ULActrl[0]~1_combout\ 
-- & ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( !\processador|FD|BancoReg|saidaA[6]~1_combout\ $ (!\processador|FD|soma1inv|Add0~101_sumout\ $ (((\processador|FD|ULA_bit5|Muxao|saida_MUX~1_combout\) # 
-- (\processador|FD|ULA_bit5|soma|Add1~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110011001000110001000100000010001000100010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~101_sumout\,
	datac => \processador|FD|ULA_bit5|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	dataf => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[6]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[6]~7_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit6|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit6|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[6]~7_combout\);

\processador|FD|memRAM|ram~72\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[6]~96_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~72_q\);

\processador|FD|memRAM|ram~40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[6]~96_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~40_q\);

\processador|FD|memRAM|ram~104\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~104_combout\ = ( \processador|FD|memRAM|ram~40_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~72_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~40_q\ & ( (\processador|FD|memRAM|ram~72_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~72_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~40_q\,
	combout => \processador|FD|memRAM|ram~104_combout\);

\processador|FD|muxULAram|saida_MUX[6]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[6]~8_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~104_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[6]~7_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~17_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[6]~7_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~104_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~17_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[6]~8_combout\);

\processador|FD|BancoReg|registrador~204\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~204_q\);

\processador|FD|BancoReg|registrador~2098\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2098_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~140_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~44_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~76_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~76_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~140_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~44_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2098_combout\);

\processador|FD|BancoReg|registrador~1464\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1464_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2098_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~268_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2098_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~204_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~204_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~268_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2098_combout\,
	combout => \processador|FD|BancoReg|registrador~1464_combout\);

\processador|FD|BancoReg|registrador~2102\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2102_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~396_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~300_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~332_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~332_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~396_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~300_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2102_combout\);

\processador|FD|BancoReg|registrador~1468\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1468_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2102_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~524_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2102_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~460_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~460_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~524_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2102_combout\,
	combout => \processador|FD|BancoReg|registrador~1468_combout\);

\processador|FD|BancoReg|registrador~716\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~716_q\);

\processador|FD|BancoReg|registrador~780\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~780_q\);

\processador|FD|BancoReg|registrador~2106\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2106_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2106_combout\);

\processador|FD|BancoReg|registrador~1472\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1472_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2106_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~780_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2106_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~716_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~716_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~780_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2106_combout\,
	combout => \processador|FD|BancoReg|registrador~1472_combout\);

\processador|FD|BancoReg|registrador~972\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~972_q\);

\processador|FD|BancoReg|registrador~1036\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[6]~8_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1036_q\);

\processador|FD|BancoReg|registrador~2110\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2110_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2110_combout\);

\processador|FD|BancoReg|registrador~1476\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1476_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2110_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1036_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2110_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~972_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~972_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1036_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2110_combout\,
	combout => \processador|FD|BancoReg|registrador~1476_combout\);

\processador|FD|BancoReg|registrador~1480\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1480_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1476_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1472_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1468_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1464_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1464_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1468_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1472_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1476_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1480_combout\);

\processador|FD|BancoReg|saidaA[6]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[6]~1_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1480_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1480_combout\,
	combout => \processador|FD|BancoReg|saidaA[6]~1_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[6]~1_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~20_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~17_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[6]~1_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~17_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~17_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout\);

\processador|FD|fetchInstruction|PC|DOUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[6]~6_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(6));

\processador|FD|fetchInstruction|ROM|memROM~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~2_combout\ = (!\processador|FD|fetchInstruction|PC|DOUT\(6) & !\processador|FD|fetchInstruction|PC|DOUT\(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~2_combout\);

\processador|UC|UC_ULA|ULActrl[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[2]~2_combout\ = ( \processador|FD|fetchInstruction|ROM|memROM~5_combout\ ) # ( !\processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (!\processador|FD|fetchInstruction|ROM|memROM~0_combout\) # 
-- ((!\processador|FD|fetchInstruction|ROM|memROM~2_combout\) # ((!\processador|FD|fetchInstruction|ROM|memROM~3_combout\) # (!\processador|FD|fetchInstruction|ROM|memROM~4_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111110111111111111111111111111111111101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[2]~2_combout\);

\processador|UC|UC_ULA|ULActrl[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|UC_ULA|ULActrl[2]~4_combout\ = (!\processador|UC|UC_ULA|Functcrtl\(2) & ((\processador|UC|Equal0~0_combout\))) # (\processador|UC|UC_ULA|Functcrtl\(2) & (\processador|UC|UC_ULA|ULActrl[2]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|UC_ULA|ALT_INV_ULActrl[2]~2_combout\,
	datab => \processador|UC|UC_ULA|ALT_INV_Functcrtl\(2),
	datac => \processador|UC|ALT_INV_Equal0~0_combout\,
	combout => \processador|UC|UC_ULA|ULActrl[2]~4_combout\);

\processador|FD|ULA_bit7|Muxao|saida_MUX~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[7]~6_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[7]~6_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~97_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[7]~6_combout\ $ (!\processador|FD|soma1inv|Add0~97_sumout\ $ (!\processador|FD|ULA_bit6|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[7]~6_combout\ & 
-- (!\processador|FD|soma1inv|Add0~97_sumout\ & !\processador|FD|ULA_bit6|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[7]~6_combout\ & (\processador|FD|soma1inv|Add0~97_sumout\ & \processador|FD|ULA_bit6|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001011010000001000100010111011110010110100000010001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~97_sumout\,
	datac => \processador|FD|ULA_bit6|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\);

\processador|FD|saidaULA_final[7]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[7]~8_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit7|Muxao|saida_MUX~1_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit7|Muxao|ALT_INV_saida_MUX~1_combout\,
	combout => \processador|FD|saidaULA_final[7]~8_combout\);

\processador|FD|memRAM|ram~73\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[7]~92_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~73_q\);

\processador|FD|memRAM|ram~41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[7]~92_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~41_q\);

\processador|FD|memRAM|ram~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~105_combout\ = ( \processador|FD|memRAM|ram~41_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~73_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~41_q\ & ( (\processador|FD|memRAM|ram~73_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~73_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~41_q\,
	combout => \processador|FD|memRAM|ram~105_combout\);

\processador|FD|muxULAram|saida_MUX[7]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[7]~9_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~105_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[7]~8_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[6]~6_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~21_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[7]~8_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~105_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~21_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[7]~9_combout\);

\processador|FD|BancoReg|registrador~205\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~205_q\);

\processador|FD|BancoReg|registrador~2082\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2082_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~141_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~45_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~77_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~77_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~141_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~45_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2082_combout\);

\processador|FD|BancoReg|registrador~1447\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1447_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2082_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~269_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2082_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~205_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~205_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~269_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2082_combout\,
	combout => \processador|FD|BancoReg|registrador~1447_combout\);

\processador|FD|BancoReg|registrador~2086\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2086_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~397_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~301_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~333_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~333_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~397_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~301_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2086_combout\);

\processador|FD|BancoReg|registrador~1451\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1451_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2086_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~525_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2086_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~461_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~461_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~525_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2086_combout\,
	combout => \processador|FD|BancoReg|registrador~1451_combout\);

\processador|FD|BancoReg|registrador~717\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~717_q\);

\processador|FD|BancoReg|registrador~781\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~781_q\);

\processador|FD|BancoReg|registrador~2090\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2090_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2090_combout\);

\processador|FD|BancoReg|registrador~1455\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1455_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2090_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~781_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2090_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~717_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~717_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~781_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2090_combout\,
	combout => \processador|FD|BancoReg|registrador~1455_combout\);

\processador|FD|BancoReg|registrador~973\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~973_q\);

\processador|FD|BancoReg|registrador~1037\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[7]~9_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1037_q\);

\processador|FD|BancoReg|registrador~2094\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2094_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2094_combout\);

\processador|FD|BancoReg|registrador~1459\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1459_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2094_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1037_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2094_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~973_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~973_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1037_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2094_combout\,
	combout => \processador|FD|BancoReg|registrador~1459_combout\);

\processador|FD|BancoReg|registrador~1463\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1463_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1459_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1455_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1451_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1447_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1447_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1451_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1455_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1459_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1463_combout\);

\processador|FD|BancoReg|saidaA[7]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[7]~6_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1463_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1463_combout\,
	combout => \processador|FD|BancoReg|saidaA[7]~6_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~7_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[7]~6_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~11_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~21_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~21_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[7]~6_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~21_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~21_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~7_combout\);

\processador|FD|fetchInstruction|PC|DOUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[7]~7_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(7));

\processador|UC|palavraControle[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|palavraControle[8]~5_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(3) & ( \processador|FD|fetchInstruction|PC|DOUT\(2) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(5) & \processador|FD|fetchInstruction|PC|DOUT\(4)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(3) & ( \processador|FD|fetchInstruction|PC|DOUT\(2) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(6) & ((!\processador|FD|fetchInstruction|PC|DOUT\(5)) # (!\processador|FD|fetchInstruction|PC|DOUT\(4))))) ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT\(3) & ( !\processador|FD|fetchInstruction|PC|DOUT\(2) 
-- & ( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & (!\processador|FD|fetchInstruction|PC|DOUT\(5) & \processador|FD|fetchInstruction|PC|DOUT\(4)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & ( !\processador|FD|fetchInstruction|PC|DOUT\(2) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(7) & (!\processador|FD|fetchInstruction|PC|DOUT\(6) & !\processador|FD|fetchInstruction|PC|DOUT\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000001000000010001000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	combout => \processador|UC|palavraControle[8]~5_combout\);

\processador|FD|ULA_bit5|Muxao|saida_MUX~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\ = ( \processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|FD|BancoReg|saidaA[5]~2_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & \processador|UC|UC_ULA|ULActrl[0]~1_combout\)) # 
-- (\processador|FD|BancoReg|saidaA[5]~2_combout\ & ((\processador|UC|UC_ULA|ULActrl[0]~1_combout\) # (\processador|FD|soma1inv|Add0~105_sumout\))) ) ) # ( !\processador|UC|UC_ULA|ULActrl[1]~3_combout\ & ( (!\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & 
-- (!\processador|FD|BancoReg|saidaA[5]~2_combout\ $ (!\processador|FD|soma1inv|Add0~105_sumout\ $ (\processador|FD|ULA_bit4|soma|Add1~0_combout\)))) # (\processador|UC|UC_ULA|ULActrl[0]~1_combout\ & ((!\processador|FD|BancoReg|saidaA[5]~2_combout\ & 
-- (!\processador|FD|soma1inv|Add0~105_sumout\ & \processador|FD|ULA_bit4|soma|Add1~0_combout\)) # (\processador|FD|BancoReg|saidaA[5]~2_combout\ & (\processador|FD|soma1inv|Add0~105_sumout\ & !\processador|FD|ULA_bit4|soma|Add1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100100011000000100010111011101101001000110000001000101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\,
	datab => \processador|FD|soma1inv|ALT_INV_Add0~105_sumout\,
	datac => \processador|FD|ULA_bit4|soma|ALT_INV_Add1~0_combout\,
	datad => \processador|UC|UC_ULA|ALT_INV_ULActrl[0]~1_combout\,
	datae => \processador|UC|UC_ULA|ALT_INV_ULActrl[1]~3_combout\,
	combout => \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\);

\processador|FD|saidaULA_final[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[5]~6_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit5|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit5|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[5]~6_combout\);

\processador|FD|memRAM|ram~71\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[5]~100_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~71_q\);

\processador|FD|memRAM|ram~39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[5]~100_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~39_q\);

\processador|FD|memRAM|ram~103\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~103_combout\ = ( \processador|FD|memRAM|ram~39_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~71_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~39_q\ & ( (\processador|FD|memRAM|ram~71_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~71_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~39_q\,
	combout => \processador|FD|memRAM|ram~103_combout\);

\processador|FD|muxULAram|saida_MUX[5]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[5]~7_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~103_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[5]~6_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[5]~5_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~13_sumout\ 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[5]~6_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~103_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~13_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[5]~7_combout\);

\processador|FD|BancoReg|registrador~203\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2219_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~203_q\);

\processador|FD|BancoReg|registrador~2114\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2114_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~139_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~43_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~75_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~75_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~139_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~43_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2114_combout\);

\processador|FD|BancoReg|registrador~1481\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1481_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2114_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~267_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2114_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~203_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~203_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~267_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2114_combout\,
	combout => \processador|FD|BancoReg|registrador~1481_combout\);

\processador|FD|BancoReg|registrador~2118\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2118_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~395_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~299_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~331_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~331_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~395_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~299_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2118_combout\);

\processador|FD|BancoReg|registrador~1485\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1485_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2118_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~523_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2118_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~459_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~459_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~523_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2118_combout\,
	combout => \processador|FD|BancoReg|registrador~1485_combout\);

\processador|FD|BancoReg|registrador~715\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~715_q\);

\processador|FD|BancoReg|registrador~779\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~779_q\);

\processador|FD|BancoReg|registrador~2122\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2122_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2122_combout\);

\processador|FD|BancoReg|registrador~1489\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1489_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2122_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~779_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2122_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~715_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~715_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~779_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2122_combout\,
	combout => \processador|FD|BancoReg|registrador~1489_combout\);

\processador|FD|BancoReg|registrador~971\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~971_q\);

\processador|FD|BancoReg|registrador~1035\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[5]~7_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1035_q\);

\processador|FD|BancoReg|registrador~2126\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2126_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2126_combout\);

\processador|FD|BancoReg|registrador~1493\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1493_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2126_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1035_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2126_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~971_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~971_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1035_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2126_combout\,
	combout => \processador|FD|BancoReg|registrador~1493_combout\);

\processador|FD|BancoReg|registrador~1497\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1497_combout\ = ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1493_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1489_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~1485_combout\ ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- \processador|FD|BancoReg|registrador~1481_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1481_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1485_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1489_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1493_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	combout => \processador|FD|BancoReg|registrador~1497_combout\);

\processador|FD|BancoReg|saidaA[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[5]~2_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1497_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1497_combout\,
	combout => \processador|FD|BancoReg|saidaA[5]~2_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~5_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[5]~2_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~13_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~13_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~13_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[5]~2_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~13_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~13_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~5_combout\);

\processador|FD|fetchInstruction|PC|DOUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[5]~5_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(5));

\processador|FD|saidaULA_final~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final~33_combout\ = ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( (\processador|FD|fetchInstruction|PC|DOUT\(5) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) $ (!\processador|FD|fetchInstruction|PC|DOUT\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000001000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	combout => \processador|FD|saidaULA_final~33_combout\);

\processador|FD|saidaULA_final[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[3]~4_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit3|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit3|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[3]~4_combout\);

\processador|FD|memRAM|ram~69\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[3]~108_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~69_q\);

\processador|FD|memRAM|ram~37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[3]~108_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~37_q\);

\processador|FD|memRAM|ram~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~101_combout\ = ( \processador|FD|memRAM|ram~37_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~69_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~37_q\ & ( (\processador|FD|memRAM|ram~69_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~69_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~37_q\,
	combout => \processador|FD|memRAM|ram~101_combout\);

\processador|FD|muxULAram|saida_MUX[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[3]~5_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~101_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[3]~4_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[3]~3_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~5_sumout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[3]~4_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~101_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~5_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[3]~3_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[3]~5_combout\);

\processador|FD|BancoReg|registrador~969\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~969_q\);

\processador|FD|BancoReg|registrador~1033\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1033_q\);

\processador|FD|BancoReg|registrador~2158\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2158_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2158_combout\);

\processador|FD|BancoReg|registrador~1527\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1527_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2158_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1033_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2158_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~969_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~969_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1033_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2158_combout\,
	combout => \processador|FD|BancoReg|registrador~1527_combout\);

\processador|FD|BancoReg|registrador~713\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~713_q\);

\processador|FD|BancoReg|registrador~777\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[3]~5_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~777_q\);

\processador|FD|BancoReg|registrador~2154\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2154_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2154_combout\);

\processador|FD|BancoReg|registrador~1523\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1523_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2154_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~777_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2154_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~713_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~713_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~777_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2154_combout\,
	combout => \processador|FD|BancoReg|registrador~1523_combout\);

\processador|FD|BancoReg|registrador~2150\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2150_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|BancoReg|registrador~393_q\) # (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~297_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (!\processador|FD|BancoReg|registrador~329_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110101010111111111100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~329_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~393_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~297_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2150_combout\);

\processador|FD|BancoReg|registrador~1519\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1519_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2150_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~521_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2150_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~457_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( !\processador|FD|BancoReg|registrador~2150_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~457_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~521_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2150_combout\,
	combout => \processador|FD|BancoReg|registrador~1519_combout\);

\processador|FD|BancoReg|registrador~2146\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2146_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~137_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~41_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~73_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~73_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~137_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~41_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2146_combout\);

\processador|FD|BancoReg|registrador~1515\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1515_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2146_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~265_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2146_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~201_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~201_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~265_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2146_combout\,
	combout => \processador|FD|BancoReg|registrador~1515_combout\);

\processador|FD|BancoReg|saidaA[3]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[3]~11_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1515_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1523_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1519_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1527_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1527_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1523_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1519_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1515_combout\,
	combout => \processador|FD|BancoReg|saidaA[3]~11_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~3_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[3]~11_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~9_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~5_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~5_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[3]~11_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~5_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~5_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~3_combout\);

\processador|FD|fetchInstruction|PC|DOUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[3]~3_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(3));

\processador|FD|fetchInstruction|ROM|memROM~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|ROM|memROM~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(2) 
-- & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) # (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) $ 
-- (((\processador|FD|fetchInstruction|PC|DOUT\(4) & \processador|FD|fetchInstruction|PC|DOUT\(5)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100010001000001010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|FD|fetchInstruction|ROM|memROM~0_combout\);

\processador|FD|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|Equal1~0_combout\ = ( !\processador|FD|fetchInstruction|ROM|memROM~4_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~5_combout\ & ( (\processador|FD|fetchInstruction|ROM|memROM~0_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~1_combout\ & (\processador|FD|fetchInstruction|ROM|memROM~2_combout\ & \processador|FD|fetchInstruction|ROM|memROM~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~1_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~2_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~3_combout\,
	datae => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~4_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~5_combout\,
	combout => \processador|FD|Equal1~0_combout\);

\processador|FD|saidaULA_final[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|saidaULA_final[2]~3_combout\ = (!\processador|FD|Equal1~0_combout\ & (!\processador|FD|saidaULA_final~33_combout\ & \processador|FD|ULA_bit2|Muxao|saida_MUX~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datac => \processador|FD|ULA_bit2|Muxao|ALT_INV_saida_MUX~0_combout\,
	combout => \processador|FD|saidaULA_final[2]~3_combout\);

\processador|FD|memRAM|ram~68\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[2]~112_combout\,
	ena => \processador|FD|memRAM|ram~130_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~68_q\);

\processador|FD|memRAM|ram~36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|BancoReg|saidaB[2]~112_combout\,
	ena => \processador|FD|memRAM|ram~131_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|memRAM|ram~36_q\);

\processador|FD|memRAM|ram~100\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|memRAM|ram~100_combout\ = ( \processador|FD|memRAM|ram~36_q\ & ( ((!\processador|FD|saidaULA_final[0]~0_combout\ & ((!\processador|FD|saidaULA_final~33_combout\) # (!\processador|FD|result_slt\(0))))) # (\processador|FD|memRAM|ram~68_q\) ) 
-- ) # ( !\processador|FD|memRAM|ram~36_q\ & ( (\processador|FD|memRAM|ram~68_q\ & (((\processador|FD|saidaULA_final~33_combout\ & \processador|FD|result_slt\(0))) # (\processador|FD|saidaULA_final[0]~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011111111000001111111100000000000111111110000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final~33_combout\,
	datab => \processador|FD|ALT_INV_result_slt\(0),
	datac => \processador|FD|ALT_INV_saidaULA_final[0]~0_combout\,
	datad => \processador|FD|memRAM|ALT_INV_ram~68_q\,
	datae => \processador|FD|memRAM|ALT_INV_ram~36_q\,
	combout => \processador|FD|memRAM|ram~100_combout\);

\processador|FD|muxULAram|saida_MUX[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|muxULAram|saida_MUX[2]~4_combout\ = ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|memRAM|ram~100_combout\ ) ) ) # ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( \processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saidaULA_final[2]~3_combout\ ) ) ) # ( \processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( 
-- !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|saida_ext[2]~2_combout\ ) ) ) # ( !\processador|FD|muxULAram|saida_MUX[15]~0_combout\ & ( !\processador|FD|muxULAram|saida_MUX[15]~1_combout\ & ( \processador|FD|SOMA|Add0~1_sumout\ ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000001111111101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|ALT_INV_saidaULA_final[2]~3_combout\,
	datab => \processador|FD|memRAM|ALT_INV_ram~100_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~1_sumout\,
	datad => \processador|FD|ALT_INV_saida_ext[2]~2_combout\,
	datae => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~0_combout\,
	dataf => \processador|FD|muxULAram|ALT_INV_saida_MUX[15]~1_combout\,
	combout => \processador|FD|muxULAram|saida_MUX[2]~4_combout\);

\processador|FD|BancoReg|registrador~968\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2227_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~968_q\);

\processador|FD|BancoReg|registrador~1032\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2228_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~1032_q\);

\processador|FD|BancoReg|registrador~2174\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2174_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2174_combout\);

\processador|FD|BancoReg|registrador~1543\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1543_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2174_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~1032_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2174_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~968_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~968_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1032_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2174_combout\,
	combout => \processador|FD|BancoReg|registrador~1543_combout\);

\processador|FD|BancoReg|registrador~712\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2225_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~712_q\);

\processador|FD|BancoReg|registrador~776\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|muxULAram|saida_MUX[2]~4_combout\,
	ena => \processador|FD|BancoReg|registrador~2226_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|BancoReg|registrador~776_q\);

\processador|FD|BancoReg|registrador~2170\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2170_combout\ = ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2170_combout\);

\processador|FD|BancoReg|registrador~1539\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1539_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2170_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~776_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2170_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~712_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~712_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~776_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2170_combout\,
	combout => \processador|FD|BancoReg|registrador~1539_combout\);

\processador|FD|BancoReg|registrador~2166\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2166_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|BancoReg|registrador~392_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~296_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~328_q\)) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000001100110000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~328_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~392_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~296_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2166_combout\);

\processador|FD|BancoReg|registrador~1535\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1535_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2166_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~520_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2166_combout\ & ( (!\processador|FD|BancoReg|registrador~456_q\) # 
-- (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( !\processador|FD|BancoReg|registrador~2166_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000011111111101010101111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~456_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~520_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2166_combout\,
	combout => \processador|FD|BancoReg|registrador~1535_combout\);

\processador|FD|BancoReg|registrador~2162\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~2162_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( 
-- !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( \processador|FD|mux_JR|saida_MUX[0]~2_combout\ ) ) ) # ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (\processador|FD|BancoReg|registrador~136_q\ & \processador|FD|mux_JR|saida_MUX[0]~2_combout\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( 
-- !\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & ((\processador|FD|BancoReg|registrador~40_q\))) # (\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (\processador|FD|BancoReg|registrador~72_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000000000011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~72_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~136_q\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~40_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	combout => \processador|FD|BancoReg|registrador~2162_combout\);

\processador|FD|BancoReg|registrador~1531\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|registrador~1531_combout\ = ( \processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2162_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~264_q\) ) ) ) # ( !\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ( \processador|FD|BancoReg|registrador~2162_combout\ & ( (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\) # 
-- (\processador|FD|BancoReg|registrador~200_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111010101011111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~200_q\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~264_q\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_registrador~2162_combout\,
	combout => \processador|FD|BancoReg|registrador~1531_combout\);

\processador|FD|BancoReg|saidaA[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[2]~7_combout\ = ( !\processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- ((\processador|FD|BancoReg|registrador~1531_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (\processador|FD|BancoReg|registrador~1539_combout\))))) ) ) # ( \processador|FD|mux_JR|saida_MUX[3]~0_combout\ & ( 
-- ((!\processador|FD|BancoReg|Equal1~0_combout\ & ((!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & ((\processador|FD|BancoReg|registrador~1535_combout\))) # (\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & 
-- (\processador|FD|BancoReg|registrador~1543_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100110011000011110101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_registrador~1543_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1539_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_registrador~1535_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datae => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datag => \processador|FD|BancoReg|ALT_INV_registrador~1531_combout\,
	combout => \processador|FD|BancoReg|saidaA[2]~7_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~2_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|BancoReg|saidaA[2]~7_combout\ ) ) ) # ( 
-- !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( \processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~7_combout\ ) ) ) # ( \processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( 
-- !\processador|UC|palavraControle[11]~2_combout\ & ( \processador|FD|SOMA|Add0~1_sumout\ ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT[12]~1_combout\ & ( !\processador|UC|palavraControle[11]~2_combout\ & ( 
-- \processador|FD|fetchInstruction|SOMASIGEXT|Add0~1_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[2]~7_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|SOMA|ALT_INV_Add0~1_sumout\,
	datad => \processador|FD|fetchInstruction|SOMASIGEXT|ALT_INV_Add0~1_sumout\,
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT[12]~1_combout\,
	dataf => \processador|UC|ALT_INV_palavraControle[11]~2_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~2_combout\);

\processador|FD|fetchInstruction|PC|DOUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[2]~2_combout\,
	clrn => \KEY[1]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(2));

\processador|UC|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|UC|Equal1~0_combout\ = ( \processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (\processador|FD|fetchInstruction|PC|DOUT\(2) & (!\processador|FD|fetchInstruction|PC|DOUT\(3) & 
-- (!\processador|FD|fetchInstruction|PC|DOUT\(4) & !\processador|FD|fetchInstruction|PC|DOUT\(5)))) ) ) ) # ( !\processador|FD|fetchInstruction|PC|DOUT\(6) & ( !\processador|FD|fetchInstruction|PC|DOUT\(7) & ( (!\processador|FD|fetchInstruction|PC|DOUT\(3) 
-- & ((!\processador|FD|fetchInstruction|PC|DOUT\(4)) # ((\processador|FD|fetchInstruction|PC|DOUT\(2) & !\processador|FD|fetchInstruction|PC|DOUT\(5))))) # (\processador|FD|fetchInstruction|PC|DOUT\(3) & (((\processador|FD|fetchInstruction|PC|DOUT\(2) & 
-- \processador|FD|fetchInstruction|PC|DOUT\(5))) # (\processador|FD|fetchInstruction|PC|DOUT\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100011111010011010000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(2),
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(3),
	datac => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(4),
	datad => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(5),
	datae => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(6),
	dataf => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	combout => \processador|UC|Equal1~0_combout\);

\processador|FD|mux_JR|saida_MUX[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_JR|saida_MUX[0]~2_combout\ = ( \processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout\ ) ) # ( !\processador|FD|Equal3~0_combout\ & ( \processador|FD|fetchInstruction|ROM|memROM~17_combout\ ) ) # ( 
-- \processador|FD|Equal3~0_combout\ & ( !\processador|FD|fetchInstruction|ROM|memROM~17_combout\ & ( (!\processador|UC|Equal1~0_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~7_combout\ & (!\processador|FD|fetchInstruction|ROM|memROM~9_combout\ & 
-- !\processador|FD|fetchInstruction|ROM|memROM~11_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~9_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datae => \processador|FD|ALT_INV_Equal3~0_combout\,
	dataf => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~17_combout\,
	combout => \processador|FD|mux_JR|saida_MUX[0]~2_combout\);

\processador|FD|BancoReg|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|Equal1~0_combout\ = (!\processador|FD|mux_JR|saida_MUX[0]~2_combout\ & (!\processador|FD|mux_JR|saida_MUX[4]~1_combout\ & (!\processador|FD|mux_JR|saida_MUX[2]~3_combout\ & !\processador|FD|mux_JR|saida_MUX[3]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|mux_JR|ALT_INV_saida_MUX[0]~2_combout\,
	datab => \processador|FD|mux_JR|ALT_INV_saida_MUX[4]~1_combout\,
	datac => \processador|FD|mux_JR|ALT_INV_saida_MUX[2]~3_combout\,
	datad => \processador|FD|mux_JR|ALT_INV_saida_MUX[3]~0_combout\,
	combout => \processador|FD|BancoReg|Equal1~0_combout\);

\processador|FD|BancoReg|saidaA[0]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|BancoReg|saidaA[0]~5_combout\ = (!\processador|FD|BancoReg|Equal1~0_combout\ & \processador|FD|BancoReg|registrador~1580_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_Equal1~0_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_registrador~1580_combout\,
	combout => \processador|FD|BancoReg|saidaA[0]~5_combout\);

\processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\ = (\processador|FD|BancoReg|saidaA[0]~5_combout\ & \processador|FD|fetchInstruction|PROX_PC|Equal2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|FD|BancoReg|ALT_INV_saidaA[0]~5_combout\,
	datab => \processador|FD|fetchInstruction|PROX_PC|ALT_INV_Equal2~0_combout\,
	combout => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\);

\processador|FD|fetchInstruction|PC|DOUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clock~input_o\,
	d => \processador|FD|fetchInstruction|PROX_PC|saida_MUX[0]~0_combout\,
	clrn => \KEY[1]~input_o\,
	ena => \processador|UC|palavraControle[11]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \processador|FD|fetchInstruction|PC|DOUT\(0));

\processador|FD|mux_RTimed|saida_MUX[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[2]~112_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[2]~112_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[2]~2_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[2]~2_combout\);

\processador|FD|mux_RTimed|saida_MUX[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[3]~108_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[3]~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[3]~108_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[3]~3_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[3]~3_combout\);

\processador|FD|mux_RTimed|saida_MUX[4]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[4]~104_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[4]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[4]~104_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[4]~4_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[4]~4_combout\);

\processador|FD|mux_RTimed|saida_MUX[5]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[5]~100_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[5]~100_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[5]~5_combout\);

\processador|FD|mux_RTimed|saida_MUX[6]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[6]~96_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[6]~96_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[6]~6_combout\);

\processador|FD|mux_RTimed|saida_MUX[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[7]~92_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[7]~92_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[7]~7_combout\);

\processador|FD|mux_RTimed|saida_MUX[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[8]~88_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[8]~88_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[8]~8_combout\);

\processador|FD|mux_RTimed|saida_MUX[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[9]~84_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[9]~84_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[9]~9_combout\);

\processador|FD|mux_RTimed|saida_MUX[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[10]~80_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[10]~80_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[10]~10_combout\);

\processador|FD|mux_RTimed|saida_MUX[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[11]~76_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[11]~76_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[11]~11_combout\);

\processador|FD|mux_RTimed|saida_MUX[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[12]~72_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[12]~72_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[12]~12_combout\);

\processador|FD|mux_RTimed|saida_MUX[13]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[13]~68_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[13]~68_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[13]~13_combout\);

\processador|FD|mux_RTimed|saida_MUX[14]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[14]~64_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[5]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[5]~5_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[14]~64_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[14]~14_combout\);

\processador|FD|mux_RTimed|saida_MUX[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[15]~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[6]~6_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[15]~0_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[15]~15_combout\);

\processador|FD|mux_RTimed|saida_MUX[16]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[16]~1_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[16]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[16]~1_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[16]~7_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[16]~16_combout\);

\processador|FD|mux_RTimed|saida_MUX[17]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[17]~60_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[17]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[17]~60_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[17]~9_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[17]~17_combout\);

\processador|FD|mux_RTimed|saida_MUX[18]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[18]~56_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[18]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[18]~56_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[18]~11_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[18]~18_combout\);

\processador|FD|mux_RTimed|saida_MUX[19]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[19]~52_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[19]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[19]~52_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[19]~13_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[19]~19_combout\);

\processador|FD|mux_RTimed|saida_MUX[20]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|BancoReg|saidaB[20]~48_combout\)) # (\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|saida_ext[20]~15_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_saidaB[20]~48_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[20]~15_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[20]~20_combout\);

\processador|FD|mux_RTimed|saida_MUX[21]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[21]~44_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[21]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[21]~44_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[21]~21_combout\);

\processador|FD|mux_RTimed|saida_MUX[22]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[22]~40_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[22]~40_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[22]~22_combout\);

\processador|FD|mux_RTimed|saida_MUX[23]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[23]~36_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[23]~36_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[23]~23_combout\);

\processador|FD|mux_RTimed|saida_MUX[24]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[24]~32_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[24]~32_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[24]~24_combout\);

\processador|FD|mux_RTimed|saida_MUX[25]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[25]~28_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[25]~28_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[25]~25_combout\);

\processador|FD|mux_RTimed|saida_MUX[26]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[26]~24_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[26]~24_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[26]~26_combout\);

\processador|FD|mux_RTimed|saida_MUX[27]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[27]~20_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[27]~20_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[27]~27_combout\);

\processador|FD|mux_RTimed|saida_MUX[28]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[28]~16_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[28]~16_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[28]~28_combout\);

\processador|FD|mux_RTimed|saida_MUX[29]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[29]~12_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[29]~12_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[29]~29_combout\);

\processador|FD|mux_RTimed|saida_MUX[30]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[30]~8_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & (\processador|FD|saida_ext[21]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_saida_ext[21]~17_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[30]~8_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[30]~30_combout\);

\processador|FD|mux_RTimed|saida_MUX[31]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\ = (!\processador|UC|palavraControle[8]~5_combout\ & ((\processador|FD|BancoReg|saidaB[31]~4_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (\processador|FD|fetchInstruction|ROM|memROM~22_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[31]~4_combout\,
	combout => \processador|FD|mux_RTimed|saida_MUX[31]~31_combout\);

\processador|FD|soma1inv|Add0~129\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~129_sumout\ = SUM(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ ) + ( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[0]~2_combout\)))) # 
-- (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|fetchInstruction|ROM|memROM~7_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( !VCC ))
-- \processador|FD|soma1inv|Add0~130\ = CARRY(( !\processador|FD|mux_RTimed|saida_MUX[1]~1_combout\ ) + ( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[0]~2_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ 
-- & (((!\processador|FD|fetchInstruction|ROM|memROM~7_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001001010111000000000000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~7_combout\,
	datad => \processador|FD|mux_RTimed|ALT_INV_saida_MUX[1]~1_combout\,
	dataf => \processador|FD|BancoReg|ALT_INV_saidaB[0]~2_combout\,
	cin => GND,
	sumout => \processador|FD|soma1inv|Add0~129_sumout\,
	cout => \processador|FD|soma1inv|Add0~130\);

\processador|FD|soma1inv|Add0~133\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~133_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[2]~112_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~19_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~130\ ))
-- \processador|FD|soma1inv|Add0~134\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[2]~112_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~19_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~130\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~19_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[2]~112_combout\,
	cin => \processador|FD|soma1inv|Add0~130\,
	sumout => \processador|FD|soma1inv|Add0~133_sumout\,
	cout => \processador|FD|soma1inv|Add0~134\);

\processador|FD|soma1inv|Add0~137\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~137_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[3]~108_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~13_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~134\ ))
-- \processador|FD|soma1inv|Add0~138\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[3]~108_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~13_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~134\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~13_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[3]~108_combout\,
	cin => \processador|FD|soma1inv|Add0~134\,
	sumout => \processador|FD|soma1inv|Add0~137_sumout\,
	cout => \processador|FD|soma1inv|Add0~138\);

\processador|FD|soma1inv|Add0~141\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~141_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[4]~104_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~20_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~138\ ))
-- \processador|FD|soma1inv|Add0~142\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[4]~104_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~20_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~138\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~20_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[4]~104_combout\,
	cin => \processador|FD|soma1inv|Add0~138\,
	sumout => \processador|FD|soma1inv|Add0~141_sumout\,
	cout => \processador|FD|soma1inv|Add0~142\);

\processador|FD|soma1inv|Add0~145\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~145_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[5]~100_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~142\ ))
-- \processador|FD|soma1inv|Add0~146\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[5]~100_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~142\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[5]~100_combout\,
	cin => \processador|FD|soma1inv|Add0~142\,
	sumout => \processador|FD|soma1inv|Add0~145_sumout\,
	cout => \processador|FD|soma1inv|Add0~146\);

\processador|FD|soma1inv|Add0~149\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~149_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[6]~96_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~146\ ))
-- \processador|FD|soma1inv|Add0~150\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[6]~96_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~146\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[6]~96_combout\,
	cin => \processador|FD|soma1inv|Add0~146\,
	sumout => \processador|FD|soma1inv|Add0~149_sumout\,
	cout => \processador|FD|soma1inv|Add0~150\);

\processador|FD|soma1inv|Add0~153\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~153_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[7]~92_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~150\ ))
-- \processador|FD|soma1inv|Add0~154\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[7]~92_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~150\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[7]~92_combout\,
	cin => \processador|FD|soma1inv|Add0~150\,
	sumout => \processador|FD|soma1inv|Add0~153_sumout\,
	cout => \processador|FD|soma1inv|Add0~154\);

\processador|FD|soma1inv|Add0~157\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~157_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[8]~88_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~154\ ))
-- \processador|FD|soma1inv|Add0~158\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[8]~88_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~154\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[8]~88_combout\,
	cin => \processador|FD|soma1inv|Add0~154\,
	sumout => \processador|FD|soma1inv|Add0~157_sumout\,
	cout => \processador|FD|soma1inv|Add0~158\);

\processador|FD|soma1inv|Add0~161\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~161_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[9]~84_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~158\ ))
-- \processador|FD|soma1inv|Add0~162\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[9]~84_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~158\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[9]~84_combout\,
	cin => \processador|FD|soma1inv|Add0~158\,
	sumout => \processador|FD|soma1inv|Add0~161_sumout\,
	cout => \processador|FD|soma1inv|Add0~162\);

\processador|FD|soma1inv|Add0~165\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~165_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[10]~80_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~162\ ))
-- \processador|FD|soma1inv|Add0~166\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[10]~80_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~162\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[10]~80_combout\,
	cin => \processador|FD|soma1inv|Add0~162\,
	sumout => \processador|FD|soma1inv|Add0~165_sumout\,
	cout => \processador|FD|soma1inv|Add0~166\);

\processador|FD|soma1inv|Add0~169\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~169_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[11]~76_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~166\ ))
-- \processador|FD|soma1inv|Add0~170\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[11]~76_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~166\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[11]~76_combout\,
	cin => \processador|FD|soma1inv|Add0~166\,
	sumout => \processador|FD|soma1inv|Add0~169_sumout\,
	cout => \processador|FD|soma1inv|Add0~170\);

\processador|FD|soma1inv|Add0~173\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~173_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[12]~72_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~170\ ))
-- \processador|FD|soma1inv|Add0~174\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[12]~72_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~170\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[12]~72_combout\,
	cin => \processador|FD|soma1inv|Add0~170\,
	sumout => \processador|FD|soma1inv|Add0~173_sumout\,
	cout => \processador|FD|soma1inv|Add0~174\);

\processador|FD|soma1inv|Add0~177\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~177_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[13]~68_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~174\ ))
-- \processador|FD|soma1inv|Add0~178\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[13]~68_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~22_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~174\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~22_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[13]~68_combout\,
	cin => \processador|FD|soma1inv|Add0~174\,
	sumout => \processador|FD|soma1inv|Add0~177_sumout\,
	cout => \processador|FD|soma1inv|Add0~178\);

\processador|FD|soma1inv|Add0~181\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~181_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[14]~64_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~178\ ))
-- \processador|FD|soma1inv|Add0~182\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[14]~64_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~11_combout\)) # (\processador|FD|Equal1~0_combout\))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~178\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|ALT_INV_Equal1~0_combout\,
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~11_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[14]~64_combout\,
	cin => \processador|FD|soma1inv|Add0~178\,
	sumout => \processador|FD|soma1inv|Add0~181_sumout\,
	cout => \processador|FD|soma1inv|Add0~182\);

\processador|FD|soma1inv|Add0~185\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~185_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|registrador~1640_combout\)) # (\processador|FD|BancoReg|Equal0~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ 
-- & (((!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~182\ ))
-- \processador|FD|soma1inv|Add0~186\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|registrador~1640_combout\)) # (\processador|FD|BancoReg|Equal0~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|saida_ext[6]~6_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~182\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[6]~6_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1640_combout\,
	cin => \processador|FD|soma1inv|Add0~182\,
	sumout => \processador|FD|soma1inv|Add0~185_sumout\,
	cout => \processador|FD|soma1inv|Add0~186\);

\processador|FD|soma1inv|Add0~189\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~189_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|registrador~1645_combout\)) # (\processador|FD|BancoReg|Equal0~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ 
-- & (((!\processador|FD|saida_ext[16]~7_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~186\ ))
-- \processador|FD|soma1inv|Add0~190\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|registrador~1645_combout\)) # (\processador|FD|BancoReg|Equal0~0_combout\))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|saida_ext[16]~7_combout\)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~186\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101001110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|BancoReg|ALT_INV_Equal0~0_combout\,
	datac => \processador|FD|ALT_INV_saida_ext[16]~7_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_registrador~1645_combout\,
	cin => \processador|FD|soma1inv|Add0~186\,
	sumout => \processador|FD|soma1inv|Add0~189_sumout\,
	cout => \processador|FD|soma1inv|Add0~190\);

\processador|FD|soma1inv|Add0~193\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~193_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[17]~60_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[17]~8_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~190\ ))
-- \processador|FD|soma1inv|Add0~194\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[17]~60_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[17]~8_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~190\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[17]~60_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[17]~8_combout\,
	cin => \processador|FD|soma1inv|Add0~190\,
	sumout => \processador|FD|soma1inv|Add0~193_sumout\,
	cout => \processador|FD|soma1inv|Add0~194\);

\processador|FD|soma1inv|Add0~197\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~197_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[18]~56_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[18]~10_combout\)) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~194\ ))
-- \processador|FD|soma1inv|Add0~198\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[18]~56_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[18]~10_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~194\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[18]~56_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[18]~10_combout\,
	cin => \processador|FD|soma1inv|Add0~194\,
	sumout => \processador|FD|soma1inv|Add0~197_sumout\,
	cout => \processador|FD|soma1inv|Add0~198\);

\processador|FD|soma1inv|Add0~201\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~201_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[19]~52_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[19]~12_combout\)) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~198\ ))
-- \processador|FD|soma1inv|Add0~202\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[19]~52_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[19]~12_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~198\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[19]~52_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[19]~12_combout\,
	cin => \processador|FD|soma1inv|Add0~198\,
	sumout => \processador|FD|soma1inv|Add0~201_sumout\,
	cout => \processador|FD|soma1inv|Add0~202\);

\processador|FD|soma1inv|Add0~205\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~205_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[20]~48_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[20]~14_combout\)) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~202\ ))
-- \processador|FD|soma1inv|Add0~206\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[20]~48_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[20]~14_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~202\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[20]~48_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[20]~14_combout\,
	cin => \processador|FD|soma1inv|Add0~202\,
	sumout => \processador|FD|soma1inv|Add0~205_sumout\,
	cout => \processador|FD|soma1inv|Add0~206\);

\processador|FD|soma1inv|Add0~209\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~209_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[21]~44_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[21]~16_combout\)) 
-- # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~206\ ))
-- \processador|FD|soma1inv|Add0~210\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[21]~44_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[21]~16_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~206\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[21]~44_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[21]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~206\,
	sumout => \processador|FD|soma1inv|Add0~209_sumout\,
	cout => \processador|FD|soma1inv|Add0~210\);

\processador|FD|soma1inv|Add0~213\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~213_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[22]~40_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~210\ ))
-- \processador|FD|soma1inv|Add0~214\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[22]~40_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~210\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[22]~40_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	cin => \processador|FD|soma1inv|Add0~210\,
	sumout => \processador|FD|soma1inv|Add0~213_sumout\,
	cout => \processador|FD|soma1inv|Add0~214\);

\processador|FD|soma1inv|Add0~217\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~217_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[23]~36_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~214\ ))
-- \processador|FD|soma1inv|Add0~218\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[23]~36_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~214\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[23]~36_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	cin => \processador|FD|soma1inv|Add0~214\,
	sumout => \processador|FD|soma1inv|Add0~217_sumout\,
	cout => \processador|FD|soma1inv|Add0~218\);

\processador|FD|soma1inv|Add0~221\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~221_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[24]~32_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~218\ ))
-- \processador|FD|soma1inv|Add0~222\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[24]~32_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~218\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[24]~32_combout\,
	datad => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	cin => \processador|FD|soma1inv|Add0~218\,
	sumout => \processador|FD|soma1inv|Add0~221_sumout\,
	cout => \processador|FD|soma1inv|Add0~222\);

\processador|FD|soma1inv|Add0~225\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~225_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[25]~28_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~222\ ))
-- \processador|FD|soma1inv|Add0~226\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[25]~28_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~222\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[25]~28_combout\,
	cin => \processador|FD|soma1inv|Add0~222\,
	sumout => \processador|FD|soma1inv|Add0~225_sumout\,
	cout => \processador|FD|soma1inv|Add0~226\);

\processador|FD|soma1inv|Add0~229\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~229_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[26]~24_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~226\ ))
-- \processador|FD|soma1inv|Add0~230\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[26]~24_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~226\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[26]~24_combout\,
	cin => \processador|FD|soma1inv|Add0~226\,
	sumout => \processador|FD|soma1inv|Add0~229_sumout\,
	cout => \processador|FD|soma1inv|Add0~230\);

\processador|FD|soma1inv|Add0~233\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~233_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[27]~20_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~230\ ))
-- \processador|FD|soma1inv|Add0~234\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[27]~20_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~230\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[27]~20_combout\,
	cin => \processador|FD|soma1inv|Add0~230\,
	sumout => \processador|FD|soma1inv|Add0~233_sumout\,
	cout => \processador|FD|soma1inv|Add0~234\);

\processador|FD|soma1inv|Add0~237\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~237_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[28]~16_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~234\ ))
-- \processador|FD|soma1inv|Add0~238\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[28]~16_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~234\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[28]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~234\,
	sumout => \processador|FD|soma1inv|Add0~237_sumout\,
	cout => \processador|FD|soma1inv|Add0~238\);

\processador|FD|soma1inv|Add0~241\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~241_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[29]~12_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~238\ ))
-- \processador|FD|soma1inv|Add0~242\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[29]~12_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~238\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[29]~12_combout\,
	cin => \processador|FD|soma1inv|Add0~238\,
	sumout => \processador|FD|soma1inv|Add0~241_sumout\,
	cout => \processador|FD|soma1inv|Add0~242\);

\processador|FD|soma1inv|Add0~245\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~245_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[30]~8_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[21]~16_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~242\ ))
-- \processador|FD|soma1inv|Add0~246\ = CARRY(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[30]~8_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|saida_ext[21]~16_combout\)) # 
-- (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~242\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111010110110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|BancoReg|ALT_INV_saidaB[30]~8_combout\,
	datad => \processador|FD|ALT_INV_saida_ext[21]~16_combout\,
	cin => \processador|FD|soma1inv|Add0~242\,
	sumout => \processador|FD|soma1inv|Add0~245_sumout\,
	cout => \processador|FD|soma1inv|Add0~246\);

\processador|FD|soma1inv|Add0~249\ : cyclonev_lcell_comb
-- Equation(s):
-- \processador|FD|soma1inv|Add0~249_sumout\ = SUM(( (!\processador|UC|palavraControle[8]~5_combout\ & (((!\processador|FD|BancoReg|saidaB[31]~4_combout\)))) # (\processador|UC|palavraControle[8]~5_combout\ & 
-- (((!\processador|FD|fetchInstruction|ROM|memROM~30_combout\)) # (\processador|FD|fetchInstruction|PC|DOUT\(7)))) ) + ( GND ) + ( \processador|FD|soma1inv|Add0~246\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111101101010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \processador|UC|ALT_INV_palavraControle[8]~5_combout\,
	datab => \processador|FD|fetchInstruction|PC|ALT_INV_DOUT\(7),
	datac => \processador|FD|fetchInstruction|ROM|ALT_INV_memROM~30_combout\,
	datad => \processador|FD|BancoReg|ALT_INV_saidaB[31]~4_combout\,
	cin => \processador|FD|soma1inv|Add0~246\,
	sumout => \processador|FD|soma1inv|Add0~249_sumout\);

\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

ww_LEDR(0) <= \LEDR[0]~output_o\;

ww_LEDR(1) <= \LEDR[1]~output_o\;

ww_LEDR(2) <= \LEDR[2]~output_o\;

ww_LEDR(3) <= \LEDR[3]~output_o\;

ww_LEDR(4) <= \LEDR[4]~output_o\;

ww_LEDR(5) <= \LEDR[5]~output_o\;

ww_LEDR(6) <= \LEDR[6]~output_o\;

ww_LEDR(7) <= \LEDR[7]~output_o\;

ww_LEDR(8) <= \LEDR[8]~output_o\;

ww_LEDR(9) <= \LEDR[9]~output_o\;

ww_HEX0(0) <= \HEX0[0]~output_o\;

ww_HEX0(1) <= \HEX0[1]~output_o\;

ww_HEX0(2) <= \HEX0[2]~output_o\;

ww_HEX0(3) <= \HEX0[3]~output_o\;

ww_HEX0(4) <= \HEX0[4]~output_o\;

ww_HEX0(5) <= \HEX0[5]~output_o\;

ww_HEX0(6) <= \HEX0[6]~output_o\;

ww_HEX1(0) <= \HEX1[0]~output_o\;

ww_HEX1(1) <= \HEX1[1]~output_o\;

ww_HEX1(2) <= \HEX1[2]~output_o\;

ww_HEX1(3) <= \HEX1[3]~output_o\;

ww_HEX1(4) <= \HEX1[4]~output_o\;

ww_HEX1(5) <= \HEX1[5]~output_o\;

ww_HEX1(6) <= \HEX1[6]~output_o\;

ww_HEX2(0) <= \HEX2[0]~output_o\;

ww_HEX2(1) <= \HEX2[1]~output_o\;

ww_HEX2(2) <= \HEX2[2]~output_o\;

ww_HEX2(3) <= \HEX2[3]~output_o\;

ww_HEX2(4) <= \HEX2[4]~output_o\;

ww_HEX2(5) <= \HEX2[5]~output_o\;

ww_HEX2(6) <= \HEX2[6]~output_o\;

ww_HEX3(0) <= \HEX3[0]~output_o\;

ww_HEX3(1) <= \HEX3[1]~output_o\;

ww_HEX3(2) <= \HEX3[2]~output_o\;

ww_HEX3(3) <= \HEX3[3]~output_o\;

ww_HEX3(4) <= \HEX3[4]~output_o\;

ww_HEX3(5) <= \HEX3[5]~output_o\;

ww_HEX3(6) <= \HEX3[6]~output_o\;

ww_HEX4(0) <= \HEX4[0]~output_o\;

ww_HEX4(1) <= \HEX4[1]~output_o\;

ww_HEX4(2) <= \HEX4[2]~output_o\;

ww_HEX4(3) <= \HEX4[3]~output_o\;

ww_HEX4(4) <= \HEX4[4]~output_o\;

ww_HEX4(5) <= \HEX4[5]~output_o\;

ww_HEX4(6) <= \HEX4[6]~output_o\;

ww_HEX5(0) <= \HEX5[0]~output_o\;

ww_HEX5(1) <= \HEX5[1]~output_o\;

ww_HEX5(2) <= \HEX5[2]~output_o\;

ww_HEX5(3) <= \HEX5[3]~output_o\;

ww_HEX5(4) <= \HEX5[4]~output_o\;

ww_HEX5(5) <= \HEX5[5]~output_o\;

ww_HEX5(6) <= \HEX5[6]~output_o\;

ww_saida_PC(0) <= \saida_PC[0]~output_o\;

ww_saida_PC(1) <= \saida_PC[1]~output_o\;

ww_saida_PC(2) <= \saida_PC[2]~output_o\;

ww_saida_PC(3) <= \saida_PC[3]~output_o\;

ww_saida_PC(4) <= \saida_PC[4]~output_o\;

ww_saida_PC(5) <= \saida_PC[5]~output_o\;

ww_saida_PC(6) <= \saida_PC[6]~output_o\;

ww_saida_PC(7) <= \saida_PC[7]~output_o\;

ww_saida_PC(8) <= \saida_PC[8]~output_o\;

ww_saida_PC(9) <= \saida_PC[9]~output_o\;

ww_saida_PC(10) <= \saida_PC[10]~output_o\;

ww_saida_PC(11) <= \saida_PC[11]~output_o\;

ww_saida_PC(12) <= \saida_PC[12]~output_o\;

ww_saida_PC(13) <= \saida_PC[13]~output_o\;

ww_saida_PC(14) <= \saida_PC[14]~output_o\;

ww_saida_PC(15) <= \saida_PC[15]~output_o\;

ww_saida_PC(16) <= \saida_PC[16]~output_o\;

ww_saida_PC(17) <= \saida_PC[17]~output_o\;

ww_saida_PC(18) <= \saida_PC[18]~output_o\;

ww_saida_PC(19) <= \saida_PC[19]~output_o\;

ww_saida_PC(20) <= \saida_PC[20]~output_o\;

ww_saida_PC(21) <= \saida_PC[21]~output_o\;

ww_saida_PC(22) <= \saida_PC[22]~output_o\;

ww_saida_PC(23) <= \saida_PC[23]~output_o\;

ww_saida_PC(24) <= \saida_PC[24]~output_o\;

ww_saida_PC(25) <= \saida_PC[25]~output_o\;

ww_saida_PC(26) <= \saida_PC[26]~output_o\;

ww_saida_PC(27) <= \saida_PC[27]~output_o\;

ww_saida_PC(28) <= \saida_PC[28]~output_o\;

ww_saida_PC(29) <= \saida_PC[29]~output_o\;

ww_saida_PC(30) <= \saida_PC[30]~output_o\;

ww_saida_PC(31) <= \saida_PC[31]~output_o\;

ww_saida(0) <= \saida[0]~output_o\;

ww_saida(1) <= \saida[1]~output_o\;

ww_saida(2) <= \saida[2]~output_o\;

ww_saida(3) <= \saida[3]~output_o\;

ww_saida(4) <= \saida[4]~output_o\;

ww_saida(5) <= \saida[5]~output_o\;

ww_saida(6) <= \saida[6]~output_o\;

ww_saida(7) <= \saida[7]~output_o\;

ww_saida(8) <= \saida[8]~output_o\;

ww_saida(9) <= \saida[9]~output_o\;

ww_saida(10) <= \saida[10]~output_o\;

ww_saida(11) <= \saida[11]~output_o\;

ww_saida(12) <= \saida[12]~output_o\;

ww_saida(13) <= \saida[13]~output_o\;

ww_saida(14) <= \saida[14]~output_o\;

ww_saida(15) <= \saida[15]~output_o\;

ww_saida(16) <= \saida[16]~output_o\;

ww_saida(17) <= \saida[17]~output_o\;

ww_saida(18) <= \saida[18]~output_o\;

ww_saida(19) <= \saida[19]~output_o\;

ww_saida(20) <= \saida[20]~output_o\;

ww_saida(21) <= \saida[21]~output_o\;

ww_saida(22) <= \saida[22]~output_o\;

ww_saida(23) <= \saida[23]~output_o\;

ww_saida(24) <= \saida[24]~output_o\;

ww_saida(25) <= \saida[25]~output_o\;

ww_saida(26) <= \saida[26]~output_o\;

ww_saida(27) <= \saida[27]~output_o\;

ww_saida(28) <= \saida[28]~output_o\;

ww_saida(29) <= \saida[29]~output_o\;

ww_saida(30) <= \saida[30]~output_o\;

ww_saida(31) <= \saida[31]~output_o\;

ww_inA(0) <= \inA[0]~output_o\;

ww_inA(1) <= \inA[1]~output_o\;

ww_inA(2) <= \inA[2]~output_o\;

ww_inA(3) <= \inA[3]~output_o\;

ww_inA(4) <= \inA[4]~output_o\;

ww_inA(5) <= \inA[5]~output_o\;

ww_inA(6) <= \inA[6]~output_o\;

ww_inA(7) <= \inA[7]~output_o\;

ww_inA(8) <= \inA[8]~output_o\;

ww_inA(9) <= \inA[9]~output_o\;

ww_inA(10) <= \inA[10]~output_o\;

ww_inA(11) <= \inA[11]~output_o\;

ww_inA(12) <= \inA[12]~output_o\;

ww_inA(13) <= \inA[13]~output_o\;

ww_inA(14) <= \inA[14]~output_o\;

ww_inA(15) <= \inA[15]~output_o\;

ww_inA(16) <= \inA[16]~output_o\;

ww_inA(17) <= \inA[17]~output_o\;

ww_inA(18) <= \inA[18]~output_o\;

ww_inA(19) <= \inA[19]~output_o\;

ww_inA(20) <= \inA[20]~output_o\;

ww_inA(21) <= \inA[21]~output_o\;

ww_inA(22) <= \inA[22]~output_o\;

ww_inA(23) <= \inA[23]~output_o\;

ww_inA(24) <= \inA[24]~output_o\;

ww_inA(25) <= \inA[25]~output_o\;

ww_inA(26) <= \inA[26]~output_o\;

ww_inA(27) <= \inA[27]~output_o\;

ww_inA(28) <= \inA[28]~output_o\;

ww_inA(29) <= \inA[29]~output_o\;

ww_inA(30) <= \inA[30]~output_o\;

ww_inA(31) <= \inA[31]~output_o\;

ww_inB(0) <= \inB[0]~output_o\;

ww_inB(1) <= \inB[1]~output_o\;

ww_inB(2) <= \inB[2]~output_o\;

ww_inB(3) <= \inB[3]~output_o\;

ww_inB(4) <= \inB[4]~output_o\;

ww_inB(5) <= \inB[5]~output_o\;

ww_inB(6) <= \inB[6]~output_o\;

ww_inB(7) <= \inB[7]~output_o\;

ww_inB(8) <= \inB[8]~output_o\;

ww_inB(9) <= \inB[9]~output_o\;

ww_inB(10) <= \inB[10]~output_o\;

ww_inB(11) <= \inB[11]~output_o\;

ww_inB(12) <= \inB[12]~output_o\;

ww_inB(13) <= \inB[13]~output_o\;

ww_inB(14) <= \inB[14]~output_o\;

ww_inB(15) <= \inB[15]~output_o\;

ww_inB(16) <= \inB[16]~output_o\;

ww_inB(17) <= \inB[17]~output_o\;

ww_inB(18) <= \inB[18]~output_o\;

ww_inB(19) <= \inB[19]~output_o\;

ww_inB(20) <= \inB[20]~output_o\;

ww_inB(21) <= \inB[21]~output_o\;

ww_inB(22) <= \inB[22]~output_o\;

ww_inB(23) <= \inB[23]~output_o\;

ww_inB(24) <= \inB[24]~output_o\;

ww_inB(25) <= \inB[25]~output_o\;

ww_inB(26) <= \inB[26]~output_o\;

ww_inB(27) <= \inB[27]~output_o\;

ww_inB(28) <= \inB[28]~output_o\;

ww_inB(29) <= \inB[29]~output_o\;

ww_inB(30) <= \inB[30]~output_o\;

ww_inB(31) <= \inB[31]~output_o\;

ww_inB_inv(0) <= \inB_inv[0]~output_o\;

ww_inB_inv(1) <= \inB_inv[1]~output_o\;

ww_inB_inv(2) <= \inB_inv[2]~output_o\;

ww_inB_inv(3) <= \inB_inv[3]~output_o\;

ww_inB_inv(4) <= \inB_inv[4]~output_o\;

ww_inB_inv(5) <= \inB_inv[5]~output_o\;

ww_inB_inv(6) <= \inB_inv[6]~output_o\;

ww_inB_inv(7) <= \inB_inv[7]~output_o\;

ww_inB_inv(8) <= \inB_inv[8]~output_o\;

ww_inB_inv(9) <= \inB_inv[9]~output_o\;

ww_inB_inv(10) <= \inB_inv[10]~output_o\;

ww_inB_inv(11) <= \inB_inv[11]~output_o\;

ww_inB_inv(12) <= \inB_inv[12]~output_o\;

ww_inB_inv(13) <= \inB_inv[13]~output_o\;

ww_inB_inv(14) <= \inB_inv[14]~output_o\;

ww_inB_inv(15) <= \inB_inv[15]~output_o\;

ww_inB_inv(16) <= \inB_inv[16]~output_o\;

ww_inB_inv(17) <= \inB_inv[17]~output_o\;

ww_inB_inv(18) <= \inB_inv[18]~output_o\;

ww_inB_inv(19) <= \inB_inv[19]~output_o\;

ww_inB_inv(20) <= \inB_inv[20]~output_o\;

ww_inB_inv(21) <= \inB_inv[21]~output_o\;

ww_inB_inv(22) <= \inB_inv[22]~output_o\;

ww_inB_inv(23) <= \inB_inv[23]~output_o\;

ww_inB_inv(24) <= \inB_inv[24]~output_o\;

ww_inB_inv(25) <= \inB_inv[25]~output_o\;

ww_inB_inv(26) <= \inB_inv[26]~output_o\;

ww_inB_inv(27) <= \inB_inv[27]~output_o\;

ww_inB_inv(28) <= \inB_inv[28]~output_o\;

ww_inB_inv(29) <= \inB_inv[29]~output_o\;

ww_inB_inv(30) <= \inB_inv[30]~output_o\;

ww_inB_inv(31) <= \inB_inv[31]~output_o\;

ww_saidaMegaMux(0) <= \saidaMegaMux[0]~output_o\;

ww_saidaMegaMux(1) <= \saidaMegaMux[1]~output_o\;

ww_saidaMegaMux(2) <= \saidaMegaMux[2]~output_o\;

ww_saidaMegaMux(3) <= \saidaMegaMux[3]~output_o\;

ww_saidaMegaMux(4) <= \saidaMegaMux[4]~output_o\;

ww_saidaMegaMux(5) <= \saidaMegaMux[5]~output_o\;

ww_saidaMegaMux(6) <= \saidaMegaMux[6]~output_o\;

ww_saidaMegaMux(7) <= \saidaMegaMux[7]~output_o\;

ww_saidaMegaMux(8) <= \saidaMegaMux[8]~output_o\;

ww_saidaMegaMux(9) <= \saidaMegaMux[9]~output_o\;

ww_saidaMegaMux(10) <= \saidaMegaMux[10]~output_o\;

ww_saidaMegaMux(11) <= \saidaMegaMux[11]~output_o\;

ww_saidaMegaMux(12) <= \saidaMegaMux[12]~output_o\;

ww_saidaMegaMux(13) <= \saidaMegaMux[13]~output_o\;

ww_saidaMegaMux(14) <= \saidaMegaMux[14]~output_o\;

ww_saidaMegaMux(15) <= \saidaMegaMux[15]~output_o\;

ww_saidaMegaMux(16) <= \saidaMegaMux[16]~output_o\;

ww_saidaMegaMux(17) <= \saidaMegaMux[17]~output_o\;

ww_saidaMegaMux(18) <= \saidaMegaMux[18]~output_o\;

ww_saidaMegaMux(19) <= \saidaMegaMux[19]~output_o\;

ww_saidaMegaMux(20) <= \saidaMegaMux[20]~output_o\;

ww_saidaMegaMux(21) <= \saidaMegaMux[21]~output_o\;

ww_saidaMegaMux(22) <= \saidaMegaMux[22]~output_o\;

ww_saidaMegaMux(23) <= \saidaMegaMux[23]~output_o\;

ww_saidaMegaMux(24) <= \saidaMegaMux[24]~output_o\;

ww_saidaMegaMux(25) <= \saidaMegaMux[25]~output_o\;

ww_saidaMegaMux(26) <= \saidaMegaMux[26]~output_o\;

ww_saidaMegaMux(27) <= \saidaMegaMux[27]~output_o\;

ww_saidaMegaMux(28) <= \saidaMegaMux[28]~output_o\;

ww_saidaMegaMux(29) <= \saidaMegaMux[29]~output_o\;

ww_saidaMegaMux(30) <= \saidaMegaMux[30]~output_o\;

ww_saidaMegaMux(31) <= \saidaMegaMux[31]~output_o\;

ww_habEscritaReg <= \habEscritaReg~output_o\;

ww_end_A(0) <= \end_A[0]~output_o\;

ww_end_A(1) <= \end_A[1]~output_o\;

ww_end_A(2) <= \end_A[2]~output_o\;

ww_end_A(3) <= \end_A[3]~output_o\;

ww_end_A(4) <= \end_A[4]~output_o\;

ww_end_B(0) <= \end_B[0]~output_o\;

ww_end_B(1) <= \end_B[1]~output_o\;

ww_end_B(2) <= \end_B[2]~output_o\;

ww_end_B(3) <= \end_B[3]~output_o\;

ww_end_B(4) <= \end_B[4]~output_o\;

ww_end_C(0) <= \end_C[0]~output_o\;

ww_end_C(1) <= \end_C[1]~output_o\;

ww_end_C(2) <= \end_C[2]~output_o\;

ww_end_C(3) <= \end_C[3]~output_o\;

ww_end_C(4) <= \end_C[4]~output_o\;
END structure;


