--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx3\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc3s50a,tq144,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1684 paths analyzed, 115 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.027ns.
--------------------------------------------------------------------------------

Paths for end point counter_led_22 (SLICE_X11Y18.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_4 (FF)
  Destination:          counter_led_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_4 to counter_led_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.XQ       Tcko                  0.591   counter_led<4>
                                                       counter_led_4
    SLICE_X10Y16.F1      net (fanout=2)        1.371   counter_led<4>
    SLICE_X10Y16.COUT    Topcyf                1.305   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<4>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_22
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (3.347ns logic, 2.619ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_17 (FF)
  Destination:          counter_led_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.220 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_17 to counter_led_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.580   counter_led<16>
                                                       counter_led_17
    SLICE_X10Y15.G2      net (fanout=2)        1.131   counter_led<17>
    SLICE_X10Y15.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<3>
                                                       counter_led_cmp_eq0000_wg_lut<3>
                                                       counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_22
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (3.483ns logic, 2.379ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_3 (FF)
  Destination:          counter_led_22 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_3 to counter_led_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   counter_led<2>
                                                       counter_led_3
    SLICE_X10Y16.G2      net (fanout=2)        1.121   counter_led<3>
    SLICE_X10Y16.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<5>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_22
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.327ns logic, 2.369ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_led_23 (SLICE_X11Y18.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_4 (FF)
  Destination:          counter_led_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_4 to counter_led_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.XQ       Tcko                  0.591   counter_led<4>
                                                       counter_led_4
    SLICE_X10Y16.F1      net (fanout=2)        1.371   counter_led<4>
    SLICE_X10Y16.COUT    Topcyf                1.305   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<4>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_23
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (3.347ns logic, 2.619ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_17 (FF)
  Destination:          counter_led_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.220 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_17 to counter_led_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.580   counter_led<16>
                                                       counter_led_17
    SLICE_X10Y15.G2      net (fanout=2)        1.131   counter_led<17>
    SLICE_X10Y15.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<3>
                                                       counter_led_cmp_eq0000_wg_lut<3>
                                                       counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_23
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (3.483ns logic, 2.379ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_3 (FF)
  Destination:          counter_led_23 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_3 to counter_led_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   counter_led<2>
                                                       counter_led_3
    SLICE_X10Y16.G2      net (fanout=2)        1.121   counter_led<3>
    SLICE_X10Y16.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<5>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y18.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y18.CLK     Tsrck                 0.867   counter_led<22>
                                                       counter_led_23
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.327ns logic, 2.369ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point counter_led_24 (SLICE_X11Y19.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_4 (FF)
  Destination:          counter_led_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.966ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_4 to counter_led_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y9.XQ       Tcko                  0.591   counter_led<4>
                                                       counter_led_4
    SLICE_X10Y16.F1      net (fanout=2)        1.371   counter_led<4>
    SLICE_X10Y16.COUT    Topcyf                1.305   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<4>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y19.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y19.CLK     Tsrck                 0.867   counter_led<24>
                                                       counter_led_24
    -------------------------------------------------  ---------------------------
    Total                                      5.966ns (3.347ns logic, 2.619ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_17 (FF)
  Destination:          counter_led_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.862ns (Levels of Logic = 4)
  Clock Path Skew:      -0.031ns (0.220 - 0.251)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_17 to counter_led_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y15.YQ      Tcko                  0.580   counter_led<16>
                                                       counter_led_17
    SLICE_X10Y15.G2      net (fanout=2)        1.131   counter_led<17>
    SLICE_X10Y15.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<3>
                                                       counter_led_cmp_eq0000_wg_lut<3>
                                                       counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<3>
    SLICE_X10Y16.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_cy<4>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y19.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y19.CLK     Tsrck                 0.867   counter_led<24>
                                                       counter_led_24
    -------------------------------------------------  ---------------------------
    Total                                      5.862ns (3.483ns logic, 2.379ns route)
                                                       (59.4% logic, 40.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.576ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_led_3 (FF)
  Destination:          counter_led_24 (FF)
  Requirement:          83.333ns
  Data Path Delay:      5.696ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.220 - 0.281)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: counter_led_3 to counter_led_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y8.YQ       Tcko                  0.580   counter_led<2>
                                                       counter_led_3
    SLICE_X10Y16.G2      net (fanout=2)        1.121   counter_led<3>
    SLICE_X10Y16.COUT    Topcyg                1.296   counter_led_cmp_eq0000_wg_cy<5>
                                                       counter_led_cmp_eq0000_wg_lut<5>
                                                       counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<5>
    SLICE_X10Y17.COUT    Tbyp                  0.156   counter_led_cmp_eq0000_wg_cy<7>
                                                       counter_led_cmp_eq0000_wg_cy<6>
                                                       counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.CIN     net (fanout=1)        0.000   counter_led_cmp_eq0000_wg_cy<7>
    SLICE_X10Y18.XB      Tcinxb                0.428   counter_led_cmp_eq0000
                                                       counter_led_cmp_eq0000_wg_cy<8>
    SLICE_X11Y19.SR      net (fanout=18)       1.248   counter_led_cmp_eq0000
    SLICE_X11Y19.CLK     Tsrck                 0.867   counter_led<24>
                                                       counter_led_24
    -------------------------------------------------  ---------------------------
    Total                                      5.696ns (3.327ns logic, 2.369ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point LED_temp (SLICE_X11Y2.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.998ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LED_temp (FF)
  Destination:          LED_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.998ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LED_temp to LED_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y2.YQ       Tcko                  0.464   LED_temp
                                                       LED_temp
    SLICE_X11Y2.BY       net (fanout=2)        0.394   LED_temp
    SLICE_X11Y2.CLK      Tckdi       (-Th)    -0.140   LED_temp
                                                       LED_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.998ns (0.604ns logic, 0.394ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Paths for end point counter_led_26 (SLICE_X11Y20.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.626ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_led_26 (FF)
  Destination:          counter_led_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.626ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_led_26 to counter_led_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y20.XQ      Tcko                  0.473   counter_led<26>
                                                       counter_led_26
    SLICE_X11Y20.F3      net (fanout=2)        0.306   counter_led<26>
    SLICE_X11Y20.CLK     Tckf        (-Th)    -0.847   counter_led<26>
                                                       counter_led<26>_rt
                                                       Mcount_counter_led_xor<26>
                                                       counter_led_26
    -------------------------------------------------  ---------------------------
    Total                                      1.626ns (1.320ns logic, 0.306ns route)
                                                       (81.2% logic, 18.8% route)

--------------------------------------------------------------------------------

Paths for end point counter_led_32 (SLICE_X11Y23.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.629ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_led_32 (FF)
  Destination:          counter_led_32 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.629ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 83.333ns
  Destination Clock:    CLK_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: counter_led_32 to counter_led_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y23.XQ      Tcko                  0.473   counter_led<32>
                                                       counter_led_32
    SLICE_X11Y23.F4      net (fanout=2)        0.309   counter_led<32>
    SLICE_X11Y23.CLK     Tckf        (-Th)    -0.847   counter_led<32>
                                                       counter_led<32>_rt
                                                       Mcount_counter_led_xor<32>
                                                       counter_led_32
    -------------------------------------------------  ---------------------------
    Total                                      1.629ns (1.320ns logic, 0.309ns route)
                                                       (81.0% logic, 19.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 81.851ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: counter_led<0>/CLK
  Logical resource: counter_led_0/CK
  Location pin: SLICE_X11Y7.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 81.851ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.741ns (Tch)
  Physical resource: counter_led<0>/CLK
  Logical resource: counter_led_0/CK
  Location pin: SLICE_X11Y7.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 81.851ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.741ns (Tcl)
  Physical resource: counter_led<0>/CLK
  Logical resource: counter_led_1/CK
  Location pin: SLICE_X11Y7.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    6.027|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1684 paths, 0 nets, and 124 connections

Design statistics:
   Minimum period:   6.027ns{1}   (Maximum frequency: 165.920MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 24 14:29:09 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 171 MB



