The 4$\times$4 multiplier instantiated within the 8$\times$8 multiplier is not based on the Verilog code located in the [4x4](../4x4) folder. Instead, it uses the synthesized netlist generated by the synthesis tool.
