{
  "design": {
    "design_info": {
      "boundary_crc": "0xA82F2343A58B8905",
      "device": "xcv80-lsva4737-2MHP-e-S",
      "gen_directory": "../../../../XilinxAlveoV80DmaLoopback_project.gen/sources_1/bd/bd",
      "name": "XilinxAlveoV80PcieBlockDesign",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2025.1",
      "validated": "true"
    },
    "design_tree": {
      "cips": "",
      "axi_noc_mc_ddr4_0": "",
      "axi_noc_dma_0": ""
    },
    "interface_ports": {
      "psDDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "psDDR_dq",
            "direction": "IO",
            "left": "71",
            "right": "0"
          },
          "DQS_T": {
            "physical_name": "psDDR_dqs_t",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "DQS_C": {
            "physical_name": "psDDR_dqs_c",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ADR": {
            "physical_name": "psDDR_adr",
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "BA": {
            "physical_name": "psDDR_ba",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BG": {
            "physical_name": "psDDR_bg",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ACT_N": {
            "physical_name": "psDDR_act_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RESET_N": {
            "physical_name": "psDDR_reset_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_T": {
            "physical_name": "psDDR_ck_t",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_C": {
            "physical_name": "psDDR_ck_c",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "psDDR_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "psDDR_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM_N": {
            "physical_name": "psDDR_dm_n",
            "direction": "IO",
            "left": "8",
            "right": "0"
          },
          "ODT": {
            "physical_name": "psDDR_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      },
      "psDdrClk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "200000000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "psDdrClk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "psDdrClk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "gtPcieRefClk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "gtPcieRefClk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "gtPcieRefClk_clk_p",
            "direction": "I"
          }
        }
      },
      "gtPcie": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
        "vlnv": "xilinx.com:interface:gt_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "GRX_N": {
            "physical_name": "gtPcie_grx_n",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GTX_N": {
            "physical_name": "gtPcie_gtx_n",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "GRX_P": {
            "physical_name": "gtPcie_grx_p",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "GTX_P": {
            "physical_name": "gtPcie_gtx_p",
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "sAxi": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "0"
          },
          "AWUSER_WIDTH": {
            "value": "0"
          },
          "BUSER_WIDTH": {
            "value": "0"
          },
          "CLK_DOMAIN": {
            "value": "XilinxAlveoV80PcieBlockDesign_dmaClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_BURST": {
            "value": "1"
          },
          "HAS_CACHE": {
            "value": "1"
          },
          "HAS_LOCK": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_QOS": {
            "value": "1"
          },
          "HAS_REGION": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "ID_WIDTH": {
            "value": "4"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "8"
          },
          "NUM_READ_THREADS": {
            "value": "1"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "8"
          },
          "NUM_WRITE_THREADS": {
            "value": "1"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "RUSER_WIDTH": {
            "value": "0"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0"
          },
          "WUSER_WIDTH": {
            "value": "0"
          }
        },
        "address_space_ref": "sAxi",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0xFFFFFFFFFFFFFFFF",
          "width": "64"
        },
        "bd_attributes": {
          "TYPE": {
            "value": "END_POINT",
            "value_src": "auto"
          }
        },
        "port_maps": {
          "AWID": {
            "physical_name": "sAxi_awid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "sAxi_awaddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "sAxi_awlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "sAxi_awsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "sAxi_awburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "sAxi_awlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "sAxi_awcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "sAxi_awprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "sAxi_awregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "sAxi_awqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "sAxi_awvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "sAxi_awready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "sAxi_wdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "sAxi_wstrb",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "sAxi_wlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "sAxi_wvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "sAxi_wready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "sAxi_bid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "sAxi_bresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "sAxi_bvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "sAxi_bready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "sAxi_arid",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "sAxi_araddr",
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "sAxi_arlen",
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "sAxi_arsize",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "sAxi_arburst",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "sAxi_arlock",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "sAxi_arcache",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "sAxi_arprot",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "sAxi_arregion",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "sAxi_arqos",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "sAxi_arvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "sAxi_arready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "sAxi_rid",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "sAxi_rdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "sAxi_rresp",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "sAxi_rlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "sAxi_rvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "sAxi_rready",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "mAxi": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "64"
          },
          "ARUSER_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "AWUSER_WIDTH": {
            "value": "32",
            "value_src": "auto_prop"
          },
          "BUSER_WIDTH": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "CLK_DOMAIN": {
            "value": "XilinxAlveoV80PcieBlockDesign_dmaClk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "512"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "ID_WIDTH": {
            "value": "16",
            "value_src": "auto_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "0"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "0"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "auto_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "128",
            "value_src": "auto_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "128",
            "value_src": "auto_prop"
          }
        },
        "memory_map_ref": "mAxi",
        "port_maps": {
          "AWID": {
            "physical_name": "mAxi_awid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "AWADDR": {
            "physical_name": "mAxi_awaddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "AWLEN": {
            "physical_name": "mAxi_awlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "AWSIZE": {
            "physical_name": "mAxi_awsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWBURST": {
            "physical_name": "mAxi_awburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "AWLOCK": {
            "physical_name": "mAxi_awlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWCACHE": {
            "physical_name": "mAxi_awcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWPROT": {
            "physical_name": "mAxi_awprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "AWREGION": {
            "physical_name": "mAxi_awregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWQOS": {
            "physical_name": "mAxi_awqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "AWUSER": {
            "physical_name": "mAxi_awuser",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "AWVALID": {
            "physical_name": "mAxi_awvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AWREADY": {
            "physical_name": "mAxi_awready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "WDATA": {
            "physical_name": "mAxi_wdata",
            "direction": "O",
            "left": "511",
            "right": "0"
          },
          "WSTRB": {
            "physical_name": "mAxi_wstrb",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "WLAST": {
            "physical_name": "mAxi_wlast",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WVALID": {
            "physical_name": "mAxi_wvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "WREADY": {
            "physical_name": "mAxi_wready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BID": {
            "physical_name": "mAxi_bid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "BRESP": {
            "physical_name": "mAxi_bresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "BVALID": {
            "physical_name": "mAxi_bvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "BREADY": {
            "physical_name": "mAxi_bready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARID": {
            "physical_name": "mAxi_arid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "ARADDR": {
            "physical_name": "mAxi_araddr",
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "ARLEN": {
            "physical_name": "mAxi_arlen",
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "ARSIZE": {
            "physical_name": "mAxi_arsize",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARBURST": {
            "physical_name": "mAxi_arburst",
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ARLOCK": {
            "physical_name": "mAxi_arlock",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARCACHE": {
            "physical_name": "mAxi_arcache",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARPROT": {
            "physical_name": "mAxi_arprot",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "ARREGION": {
            "physical_name": "mAxi_arregion",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARQOS": {
            "physical_name": "mAxi_arqos",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ARUSER": {
            "physical_name": "mAxi_aruser",
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "ARVALID": {
            "physical_name": "mAxi_arvalid",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "ARREADY": {
            "physical_name": "mAxi_arready",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RID": {
            "physical_name": "mAxi_rid",
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "RDATA": {
            "physical_name": "mAxi_rdata",
            "direction": "I",
            "left": "511",
            "right": "0"
          },
          "RRESP": {
            "physical_name": "mAxi_rresp",
            "direction": "I",
            "left": "1",
            "right": "0"
          },
          "RLAST": {
            "physical_name": "mAxi_rlast",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RVALID": {
            "physical_name": "mAxi_rvalid",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "RREADY": {
            "physical_name": "mAxi_rready",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "BUSER": {
            "physical_name": "mAxi_buser",
            "direction": "I"
          },
          "RUSER": {
            "physical_name": "mAxi_ruser",
            "direction": "I",
            "left": "127",
            "right": "0"
          },
          "WID": {
            "physical_name": "mAxi_wid",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "WUSER": {
            "physical_name": "mAxi_wuser",
            "direction": "O",
            "left": "127",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "dmaClk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "sAxi:mAxi"
          },
          "ASSOCIATED_RESET": {
            "value": "dmaRstN:dmaAck"
          },
          "CLK_DOMAIN": {
            "value": "XilinxAlveoV80PcieBlockDesign_dmaClk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "plRstN": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "plRefClk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "bd_a528_pspmc_0_0_pl0_ref_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "249999985",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "dmaIrq": {
        "type": "intr",
        "direction": "I",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING"
          }
        }
      },
      "dmaRstN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "dmaAck": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "cips": {
        "vlnv": "xilinx.com:ip:versal_cips:3.4",
        "ip_revision": "6",
        "xci_name": "XilinxAlveoV80PcieBlockDesign_cips_0",
        "xci_path": "ip/XilinxAlveoV80PcieBlockDesign_cips_0/XilinxAlveoV80PcieBlockDesign_cips_0.xci",
        "inst_hier_path": "cips",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CLOCK_MODE": {
            "value": "Custom"
          },
          "CPM_CONFIG": {
            "value": [
              "CPM_AXI_SLV_BRIDGE0_BASE_ADDRR_H 0x00000000 CPM_AXI_SLV_BRIDGE1_BASE_ADDRR_H 0x00000000 CPM_PCIE0_ACS_CAP_ON 0 CPM_PCIE0_ARI_CAP_ENABLED 0 CPM_PCIE0_BRIDGE_AXI_SLAVE_IF 1 CPM_PCIE0_CFG_EXT_IF 0",
              "CPM_PCIE0_CFG_VEND_ID 1A4A CPM_PCIE0_FUNCTIONAL_MODE None CPM_PCIE0_MAX_LINK_SPEED 32.0_GT/s CPM_PCIE0_MODES None CPM_PCIE0_MODE_SELECTION Advanced CPM_PCIE0_MSI_X_OPTIONS MSI-X_External",
              "CPM_PCIE0_NUM_USR_IRQ 1 CPM_PCIE0_PCIE_REGION_0_EN 0 CPM_PCIE0_PCIE_REGION_2_EN 1 CPM_PCIE0_PCIE_REGION_2_SCALE Gigabytes CPM_PCIE0_PCIE_REGION_2_SIZE 128 CPM_PCIE0_PF0_BAR0_BRIDGE_SCALE Kilobytes",
              "CPM_PCIE0_PF0_BAR0_BRIDGE_SIZE 4 CPM_PCIE0_PF0_BAR0_BRIDGE_STEERING CPM_PCIE_NOC_0 CPM_PCIE0_PF0_BAR0_SCALE Megabytes CPM_PCIE0_PF0_BAR0_SIZE 16 CPM_PCIE0_PF0_BASE_CLASS_VALUE 11",
              "CPM_PCIE0_PF0_CFG_DEV_ID 2030 CPM_PCIE0_PF0_CFG_SUBSYS_ID 2030 CPM_PCIE0_PF0_CFG_SUBSYS_VEND_ID 1A4A CPM_PCIE0_PF0_INTERRUPT_PIN NONE CPM_PCIE0_PF0_MSI_ENABLED 0 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D0 0",
              "CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D1 0 CPM_PCIE0_PF0_PM_CAP_PMESUPPORT_D3HOT 0 CPM_PCIE0_PF0_PM_CAP_SUPP_D1_STATE 0 CPM_PCIE1_ACS_CAP_ON 0 CPM_PCIE1_ARI_CAP_ENABLED 0 CPM_PCIE1_BRIDGE_AXI_SLAVE_IF 1",
              "CPM_PCIE1_CFG_EXT_IF 0 CPM_PCIE1_CFG_VEND_ID 1A4A CPM_PCIE1_COPY_PF0_QDMA_ENABLED 0 CPM_PCIE1_EXT_PCIE_CFG_SPACE_ENABLED None CPM_PCIE1_FUNCTIONAL_MODE AXI_Bridge CPM_PCIE1_MAX_LINK_SPEED 32.0_GT/s",
              "CPM_PCIE1_MODES DMA CPM_PCIE1_MODE_SELECTION Advanced CPM_PCIE1_MSI_X_OPTIONS None CPM_PCIE1_NUM_USR_IRQ 1 CPM_PCIE1_PCIE_REGION_0_EN 0 CPM_PCIE1_PCIE_REGION_2_EN 1 CPM_PCIE1_PCIE_REGION_2_SCALE",
              "Gigabytes CPM_PCIE1_PCIE_REGION_2_SIZE 128 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_0 0x0000008000000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_1 0x0000008040000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_2",
              "0x0000008080000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_3 0x00000080C0000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_4 0x0000008100000000 CPM_PCIE1_PF0_AXIBAR2PCIE_BASEADDR_5 0x0000008140000000",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_0 0x000000803FFFFFFFF CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_1 0x000000807FFFFFFFF CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_2 0x00000080BFFFFFFFF",
              "CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_3 0x00000080FFFFFFFFF CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_4 0x000000813FFFFFFFF CPM_PCIE1_PF0_AXIBAR2PCIE_HIGHADDR_5 0x000000817FFFFFFFF CPM_PCIE1_PF0_BAR0_64BIT 0",
              "CPM_PCIE1_PF0_BAR0_BRIDGE_SCALE Megabytes CPM_PCIE1_PF0_BAR0_BRIDGE_SIZE 16 CPM_PCIE1_PF0_BAR0_BRIDGE_STEERING CPM_PL_AXI1 CPM_PCIE1_PF0_BAR0_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_64BIT 0",
              "CPM_PCIE1_PF0_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF0_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR0_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF0_BAR0_SIZE 16 CPM_PCIE1_PF0_BAR1_BRIDGE_ENABLED 0 CPM_PCIE1_PF0_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF0_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF0_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF0_BAR2_QDMA_SCALE",
              "Kilobytes CPM_PCIE1_PF0_BAR2_QDMA_SIZE 4 CPM_PCIE1_PF0_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF0_BASE_CLASS_VALUE 11 CPM_PCIE1_PF0_CFG_DEV_ID 2030 CPM_PCIE1_PF0_CFG_SUBSYS_ID 2030",
              "CPM_PCIE1_PF0_CFG_SUBSYS_VEND_ID 1A4A CPM_PCIE1_PF0_DEV_CAP_EXT_TAG_EN 1 CPM_PCIE1_PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE 0 CPM_PCIE1_PF0_INTERRUPT_PIN NONE CPM_PCIE1_PF0_MSIX_CAP_TABLE_OFFSET 40",
              "CPM_PCIE1_PF0_MSIX_CAP_TABLE_SIZE 1 CPM_PCIE1_PF0_MSIX_ENABLED 0 CPM_PCIE1_PF0_MSI_ENABLED 0 CPM_PCIE1_PF0_PCIEBAR2AXIBAR_QDMA_0 0x0000020100000000 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D0 0",
              "CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D1 0 CPM_PCIE1_PF0_PM_CAP_PMESUPPORT_D3HOT 0 CPM_PCIE1_PF0_PM_CAP_SUPP_D1_STATE 0 CPM_PCIE1_PF0_SUB_CLASS_VALUE 80 CPM_PCIE1_PF1_BAR0_QDMA_64BIT 0",
              "CPM_PCIE1_PF1_BAR0_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR0_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR0_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR0_QDMA_SIZE 4 CPM_PCIE1_PF1_BAR0_QDMA_TYPE AXI_Bridge_Master",
              "CPM_PCIE1_PF1_BAR2_QDMA_64BIT 0 CPM_PCIE1_PF1_BAR2_QDMA_ENABLED 0 CPM_PCIE1_PF1_BAR2_QDMA_PREFETCHABLE 0 CPM_PCIE1_PF1_BAR2_QDMA_SCALE Kilobytes CPM_PCIE1_PF1_BAR2_QDMA_SIZE 4",
              "CPM_PCIE1_PF1_BAR2_QDMA_TYPE AXI_Bridge_Master CPM_PCIE1_PF1_BASE_CLASS_VALUE 05 CPM_PCIE1_PF1_CFG_DEV_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_ID 0 CPM_PCIE1_PF1_CFG_SUBSYS_VEND_ID 0",
              "CPM_PCIE1_PF1_MSIX_CAP_TABLE_OFFSET 50000 CPM_PCIE1_PF1_MSIX_CAP_TABLE_SIZE 8 CPM_PCIE1_PF1_MSIX_ENABLED 1 CPM_PCIE1_PF1_PCIEBAR2AXIBAR_QDMA_2 0x0000020200000000 CPM_PCIE1_PF1_SUB_CLASS_VALUE 00",
              "CPM_PCIE1_PL_LINK_CAP_MAX_LINK_WIDTH X8 CPM_PCIE1_PORT_TYPE PCI_Express_Endpoint_device CPM_PCIE1_TL_PF_ENABLE_REG 1 CPM_PL_AXI0_EN 0 CPM_PL_AXI1_EN 1 PS_USE_PS_NOC_PCI_0 0 PS_USE_PS_NOC_PCI_1 0"
            ]
          },
          "PS_PL_CONNECTIVITY_MODE": {
            "value": "Custom"
          },
          "PS_PMC_CONFIG": {
            "value": [
              "BOOT_MODE Custom",
              "CLOCK_MODE Custom",
              "DDR_MEMORY_MODE Custom",
              "DESIGN_MODE 1",
              "DEVICE_INTEGRITY_MODE Custom",
              "IO_CONFIG_MODE Custom",
              "PCIE_APERTURES_DUAL_ENABLE 0",
              "PCIE_APERTURES_SINGLE_ENABLE 1",
              "PMC_BANK_1_IO_STANDARD LVCMOS3.3",
              "PMC_CRP_OSPI_REF_CTRL_FREQMHZ 200",
              "PMC_CRP_PL0_REF_CTRL_FREQMHZ 250",
              "PMC_CRP_PL1_REF_CTRL_FREQMHZ 33.3333333",
              "PMC_CRP_PL2_REF_CTRL_FREQMHZ 250",
              "PMC_GLITCH_CONFIG {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE CUSTOM} {VCC_PMC_VALUE 0.88}}",
              "PMC_GLITCH_CONFIG_1 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE CUSTOM} {VCC_PMC_VALUE 0.88}}",
              "PMC_GLITCH_CONFIG_2 {{DEPTH_SENSITIVITY 1} {MIN_PULSE_WIDTH 0.5} {TYPE CUSTOM} {VCC_PMC_VALUE 0.88}}",
              "PMC_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PMC_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO12 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO13 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PMC_MIO17 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO26 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO27 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO28 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO29 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO30 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO31 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO32 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO33 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO34 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO35 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO36 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO37 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO38 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO39 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO40 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO41 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO42 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO43 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO44 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO48 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO49 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO50 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO51 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PMC_MIO_EN_FOR_PL_PCIE 0",
              "PMC_OSPI_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 0 .. 11}} {MODE Single}}",
              "PMC_REF_CLK_FREQMHZ 33.333333",
              "PMC_SD0_DATA_TRANSFER_MODE 8Bit",
              "PMC_SD0_PERIPHERAL {{CLK_100_SDR_OTAP_DLY 0x00} {CLK_200_SDR_OTAP_DLY 0x2} {CLK_50_DDR_ITAP_DLY 0x1E} {CLK_50_DDR_OTAP_DLY 0x5} {CLK_50_SDR_ITAP_DLY 0x2C} {CLK_50_SDR_OTAP_DLY 0x5} {ENABLE 1} {IO {PMC_MIO 13 .. 25}}}",
              "PMC_SD0_SLOT_TYPE eMMC",
              "PMC_USE_PMC_NOC_AXI0 1",
              "PS_BANK_2_IO_STANDARD LVCMOS3.3",
              "PS_BOARD_INTERFACE Custom",
              "PS_CRL_CPM_TOPSW_REF_CTRL_FREQMHZ 1000",
              "PS_GEN_IPI0_ENABLE 0",
              "PS_GEN_IPI1_ENABLE 0",
              "PS_GEN_IPI2_ENABLE 0",
              "PS_GEN_IPI3_ENABLE 1",
              "PS_GEN_IPI3_MASTER R5_0",
              "PS_GEN_IPI4_ENABLE 1",
              "PS_GEN_IPI4_MASTER R5_0",
              "PS_GEN_IPI5_ENABLE 1",
              "PS_GEN_IPI5_MASTER R5_1",
              "PS_GEN_IPI6_ENABLE 1",
              "PS_GEN_IPI6_MASTER R5_1",
              "PS_GPIO_EMIO_PERIPHERAL_ENABLE 0",
              "PS_I2C0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 2 .. 3}}}",
              "PS_I2C1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 0 .. 1}}}",
              "PS_IRQ_USAGE {{CH0 0} {CH1 0} {CH10 0} {CH11 0} {CH12 0} {CH13 0} {CH14 0} {CH15 0} {CH2 0} {CH3 0} {CH4 0} {CH5 0} {CH6 0} {CH7 0} {CH8 0} {CH9 0}}",
              "PS_KAT_ENABLE 0",
              "PS_KAT_ENABLE_1 0",
              "PS_KAT_ENABLE_2 0",
              "PS_MIO10 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO11 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO12 {{AUX_IO 0} {DIRECTION inout} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO13 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO14 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO18 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO19 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO22 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO23 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO24 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO25 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO4 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO5 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO6 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO7 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}}",
              "PS_MIO8 {{AUX_IO 0} {DIRECTION in} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE Reserved}}",
              "PS_MIO9 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA default} {PULL pullup} {SCHMITT 1} {SLEW slow} {USAGE Reserved}}",
              "PS_M_AXI_LPD_DATA_WIDTH 128",
              "PS_NUM_FABRIC_RESETS 1",
              "PS_PCIE1_PERIPHERAL_ENABLE 0",
              "PS_PCIE2_PERIPHERAL_ENABLE 1",
              "PS_PCIE_EP_RESET1_IO {PMC_MIO 24}",
              "PS_PCIE_EP_RESET2_IO {PMC_MIO 25}",
              "PS_PCIE_RESET {ENABLE 1}",
              "PS_PL_CONNECTIVITY_MODE Custom",
              "PS_SPI0 {{GRP_SS0_ENABLE 1} {GRP_SS0_IO {PS_MIO 15}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PMC_MIO 14}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PMC_MIO 13}} {PERIPHERAL_ENABLE 1} {PERIPHERAL_IO {PS_MIO 12 .. 17}}}",
              "PS_SPI1 {{GRP_SS0_ENABLE 0} {GRP_SS0_IO {PS_MIO 9}} {GRP_SS1_ENABLE 0} {GRP_SS1_IO {PS_MIO 8}} {GRP_SS2_ENABLE 0} {GRP_SS2_IO {PS_MIO 7}} {PERIPHERAL_ENABLE 0} {PERIPHERAL_IO {PS_MIO 6 .. 11}}}",
              "PS_TTC0_PERIPHERAL_ENABLE 1",
              "PS_TTC1_PERIPHERAL_ENABLE 1",
              "PS_TTC2_PERIPHERAL_ENABLE 1",
              "PS_TTC3_PERIPHERAL_ENABLE 1",
              "PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 8 .. 9}}}",
              "PS_UART1_PERIPHERAL {{ENABLE 1} {IO {PS_MIO 20 .. 21}}}",
              "PS_USE_FPD_CCI_NOC 0",
              "PS_USE_M_AXI_FPD 0",
              "PS_USE_M_AXI_LPD 0",
              "PS_USE_NOC_LPD_AXI0 1",
              "PS_USE_PMCPL_CLK0 1",
              "PS_USE_PMCPL_CLK1 0",
              "PS_USE_PMCPL_CLK2 0",
              "PS_USE_S_AXI_LPD 0",
              "SMON_ALARMS Set_Alarms_On",
              "SMON_ENABLE_TEMP_AVERAGING 0",
              "SMON_MEAS100 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {4 V unipolar}} {NAME VCCO_500} {SUPPLY_NUM 9}}",
              "SMON_MEAS101 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {4 V unipolar}} {NAME VCCO_501} {SUPPLY_NUM 10}}",
              "SMON_MEAS102 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {4 V unipolar}} {NAME VCCO_502} {SUPPLY_NUM 11}}",
              "SMON_MEAS103 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 4.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {4 V unipolar}} {NAME VCCO_503} {SUPPLY_NUM 12}}",
              "SMON_MEAS104 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCO_700} {SUPPLY_NUM 13}}",
              "SMON_MEAS105 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCO_701} {SUPPLY_NUM 14}}",
              "SMON_MEAS106 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCO_702} {SUPPLY_NUM 15}}",
              "SMON_MEAS118 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PMC} {SUPPLY_NUM 0}}",
              "SMON_MEAS119 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PSFP} {SUPPLY_NUM 1}}",
              "SMON_MEAS120 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_PSLP} {SUPPLY_NUM 2}}",
              "SMON_MEAS121 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_RAM} {SUPPLY_NUM 3}}",
              "SMON_MEAS122 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCC_SOC} {SUPPLY_NUM 4}}",
              "SMON_MEAS47 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_104} {SUPPLY_NUM 20}}",
              "SMON_MEAS48 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVCCAUX_105} {SUPPLY_NUM 21}}",
              "SMON_MEAS64 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVCC_104} {SUPPLY_NUM 18}}",
              "SMON_MEAS65 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVCC_105} {SUPPLY_NUM 19}}",
              "SMON_MEAS81 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVTT_104} {SUPPLY_NUM 22}}",
              "SMON_MEAS82 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME GTYP_AVTT_105} {SUPPLY_NUM 23}}",
              "SMON_MEAS96 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCAUX} {SUPPLY_NUM 6}}",
              "SMON_MEAS97 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCAUX_PMC} {SUPPLY_NUM 7}}",
              "SMON_MEAS98 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCAUX_SMON} {SUPPLY_NUM 8}}",
              "SMON_MEAS99 {{ALARM_ENABLE 1} {ALARM_LOWER 0.00} {ALARM_UPPER 2.00} {AVERAGE_EN 0} {ENABLE 1} {MODE {2 V unipolar}} {NAME VCCINT} {SUPPLY_NUM 5}}",
              "SMON_TEMP_AVERAGING_SAMPLES 0",
              "SMON_VOLTAGE_AVERAGING_SAMPLES 8"
            ]
          },
          "PS_PMC_CONFIG_APPLIED": {
            "value": "1"
          }
        },
        "interface_ports": {
          "LPD_AXI_NOC_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "LPD_AXI_NOC_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "PMC_NOC_AXI_0",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0FFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "NOC_CPM_PCIE_0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "NOC_CPM_PCIE_0"
          },
          "CPM_PL_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "CPM_PL_AXI1",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0x0003FFFFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "END_POINT",
                "value_src": "auto"
              }
            }
          },
          "PCIE1_GT": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:gt:1.0",
            "vlnv": "xilinx.com:interface:gt_rtl:1.0"
          },
          "gt_refclk1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "NOC_CPM_PCIE_0": {
              "address_blocks": {
                "pspmc_0_psv_noc_pcie_0": {
                  "base_address": "0x00E0000000",
                  "range": "256M",
                  "width": "32",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_noc_pcie_0;/pspmc_0/NOCPSPCIE_REGION0/psv_noc_pcie_0;xilinx.com:ip:pspmc:1.4;/pspmc_0;NOC_CPM_PCIE_0;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0x00E0000000",
                      "range": "256M",
                      "width": "28",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_noc_pcie_1": {
                  "base_address": "0x0600000000",
                  "range": "8G",
                  "width": "35",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_noc_pcie_1;/pspmc_0/NOCPSPCIE_REGION1/psv_noc_pcie_1;xilinx.com:ip:pspmc:1.4;/pspmc_0;NOC_CPM_PCIE_0;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0x0600000000",
                      "range": "8G",
                      "width": "33",
                      "usage": "memory"
                    }
                  }
                },
                "pspmc_0_psv_noc_pcie_2": {
                  "base_address": "0x8000000000",
                  "range": "256G",
                  "width": "40",
                  "usage": "memory",
                  "bank_blocks": {
                    "SEG_pspmc_0_psv_noc_pcie_2;/pspmc_0/NOCPSPCIE_REGION2/psv_noc_pcie_2;xilinx.com:ip:pspmc:1.4;/pspmc_0;NOC_CPM_PCIE_0;C_S_AXI_BASEADDR;C_S_AXI_HIGHADDR": {
                      "base_address": "0x8000000000",
                      "range": "256G",
                      "width": "38",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          },
          "address_spaces": {
            "CPM_PCIE_NOC_1": {
              "range": "16T",
              "width": "44"
            },
            "CPM_PL_AXI1": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "CPM_PL_AXI1",
                "description": "Address Space Segments",
                "address_blocks": {
                  "CPM_PL_AXI1:APERTURE_0": {
                    "name": "CPM_PL_AXI1:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "1P",
                    "width": "50",
                    "usage": "register"
                  }
                }
              }
            },
            "LPD_AXI_NOC_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "LPD_AXI_NOC_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "LPD_AXI_NOC_0:APERTURE_0": {
                    "name": "LPD_AXI_NOC_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_1": {
                    "name": "LPD_AXI_NOC_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_2": {
                    "name": "LPD_AXI_NOC_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_3": {
                    "name": "LPD_AXI_NOC_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_4": {
                    "name": "LPD_AXI_NOC_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "LPD_AXI_NOC_0:APERTURE_5": {
                    "name": "LPD_AXI_NOC_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            },
            "PMC_NOC_AXI_0": {
              "range": "16E",
              "width": "64",
              "local_memory_map": {
                "name": "PMC_NOC_AXI_0",
                "description": "Address Space Segments",
                "address_blocks": {
                  "PMC_NOC_AXI_0:APERTURE_0": {
                    "name": "PMC_NOC_AXI_0:APERTURE_0",
                    "display_name": "APERTURE_0",
                    "base_address": "0x00000000",
                    "range": "2G",
                    "width": "31",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_1": {
                    "name": "PMC_NOC_AXI_0:APERTURE_1",
                    "display_name": "APERTURE_1",
                    "base_address": "0xE0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_2": {
                    "name": "PMC_NOC_AXI_0:APERTURE_2",
                    "display_name": "APERTURE_2",
                    "base_address": "0x000100000000",
                    "range": "384M",
                    "width": "33",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_3": {
                    "name": "PMC_NOC_AXI_0:APERTURE_3",
                    "display_name": "APERTURE_3",
                    "base_address": "0x000600000000",
                    "range": "40G",
                    "width": "36",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_4": {
                    "name": "PMC_NOC_AXI_0:APERTURE_4",
                    "display_name": "APERTURE_4",
                    "base_address": "0x004000000000",
                    "range": "1502G",
                    "width": "41",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_5": {
                    "name": "PMC_NOC_AXI_0:APERTURE_5",
                    "display_name": "APERTURE_5",
                    "base_address": "0x020000000000",
                    "range": "2T",
                    "width": "42",
                    "usage": "register"
                  },
                  "PMC_NOC_AXI_0:APERTURE_6": {
                    "name": "PMC_NOC_AXI_0:APERTURE_6",
                    "display_name": "APERTURE_6",
                    "base_address": "0x050000000000",
                    "range": "11T",
                    "width": "44",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      },
      "axi_noc_mc_ddr4_0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "XilinxAlveoV80PcieBlockDesign_axi_noc_mc_ddr4_0_0",
        "xci_path": "ip/XilinxAlveoV80PcieBlockDesign_axi_noc_mc_ddr4_0_0/XilinxAlveoV80PcieBlockDesign_axi_noc_mc_ddr4_0_0.xci",
        "inst_hier_path": "axi_noc_mc_ddr4_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "CONTROLLERTYPE": {
            "value": "DDR4_SDRAM"
          },
          "MC_CHAN_REGION1": {
            "value": "DDR_CH1"
          },
          "MC_COMPONENT_WIDTH": {
            "value": "x16"
          },
          "MC_DATAWIDTH": {
            "value": "72"
          },
          "MC_DM_WIDTH": {
            "value": "9"
          },
          "MC_DQS_WIDTH": {
            "value": "9"
          },
          "MC_DQ_WIDTH": {
            "value": "72"
          },
          "MC_INIT_MEM_USING_ECC_SCRUB": {
            "value": "true"
          },
          "MC_INPUTCLK0_PERIOD": {
            "value": "5000"
          },
          "MC_MEMORY_DEVICETYPE": {
            "value": "Components"
          },
          "MC_MEMORY_SPEEDGRADE": {
            "value": "DDR4-3200AA(22-22-22)"
          },
          "MC_NO_CHANNELS": {
            "value": "Single"
          },
          "MC_RANK": {
            "value": "1"
          },
          "MC_ROWADDRESSWIDTH": {
            "value": "16"
          },
          "MC_STACKHEIGHT": {
            "value": "1"
          },
          "MC_SYSTEM_CLOCK": {
            "value": "Differential"
          },
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MC": {
            "value": "1"
          },
          "NUM_MCP": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "0"
          },
          "NUM_NMI": {
            "value": "0"
          },
          "NUM_NSI": {
            "value": "0"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pmc"
              },
              "CONNECTIONS": {
                "value": "MC_0 {read_bw {125} write_bw {125} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S00_AXI"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_rpu"
              },
              "CONNECTIONS": {
                "value": "MC_1 {read_bw {125} write_bw {125} read_avg_burst {4} write_avg_burst {4}}"
              }
            },
            "memory_map_ref": "S01_AXI"
          },
          "sys_clk0": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "CH0_DDR4_0": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddr4:1.0",
            "vlnv": "xilinx.com:interface:ddr4_rtl:1.0"
          }
        },
        "addressing": {
          "memory_maps": {
            "S00_AXI": {
              "address_blocks": {
                "C0_DDR_LOW0": {
                  "base_address": "0x00000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x00000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C0_DDR_CH1": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S00_AXI;C0_DDR_CH1;xilinx.com:boundary:axi_slave:1.0;/;S00_AXI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            },
            "S01_AXI": {
              "address_blocks": {
                "C1_DDR_LOW0": {
                  "base_address": "0x00000000000",
                  "range": "2G",
                  "width": "31",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C1_DDR_LOW0;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x00000000000",
                      "range": "2G",
                      "width": "31",
                      "usage": "memory"
                    }
                  }
                },
                "C1_DDR_CH1": {
                  "base_address": "0x50000000000",
                  "range": "512G",
                  "width": "43",
                  "usage": "memory",
                  "bank_blocks": {
                    "S01_AXI;C1_DDR_CH1;xilinx.com:boundary:axi_slave:1.0;/;S01_AXI;NONE;NONE": {
                      "base_address": "0x50000000000",
                      "range": "512G",
                      "width": "39",
                      "usage": "memory"
                    }
                  }
                }
              }
            }
          }
        }
      },
      "axi_noc_dma_0": {
        "vlnv": "xilinx.com:ip:axi_noc:1.1",
        "ip_revision": "2",
        "xci_name": "XilinxAlveoV80PcieBlockDesign_axi_noc_dma_0_0",
        "xci_path": "ip/XilinxAlveoV80PcieBlockDesign_axi_noc_dma_0_0/XilinxAlveoV80PcieBlockDesign_axi_noc_dma_0_0.xci",
        "inst_hier_path": "axi_noc_dma_0",
        "has_run_ip_tcl": "true",
        "parameters": {
          "NUM_CLKS": {
            "value": "2"
          },
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "pl"
              },
              "CONNECTIONS": {
                "value": "M00_AXI {read_bw {125} write_bw {12500} read_avg_burst {4} write_avg_burst {4}}"
              },
              "DEST_IDS": {
                "value": "M00_AXI:0x80"
              },
              "R_TRAFFIC_CLASS": {
                "value": "BEST_EFFORT"
              },
              "W_TRAFFIC_CLASS": {
                "value": "BEST_EFFORT"
              }
            },
            "bridges": [
              "M00_AXI"
            ],
            "bd_attributes": {
              "BRIDGES": {
                "value": "M00_AXI",
                "value_src": "auto"
              },
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "CATEGORY": {
                "value": "ps_pcie"
              }
            },
            "base_address": {
              "minimum": "0xE0000000",
              "maximum": "0x00BFFFFFFFFF",
              "width": "64"
            },
            "bd_attributes": {
              "TYPE": {
                "value": "INTERIOR",
                "value_src": "auto"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_noc_0_M00_AXI": {
        "interface_ports": [
          "cips/NOC_CPM_PCIE_0",
          "axi_noc_dma_0/M00_AXI"
        ]
      },
      "axi_noc_mc_ddr4_0_CH0_DDR4_0": {
        "interface_ports": [
          "axi_noc_mc_ddr4_0/CH0_DDR4_0",
          "psDDR"
        ]
      },
      "cips_CPM_PL_AXI1": {
        "interface_ports": [
          "mAxi",
          "cips/CPM_PL_AXI1"
        ]
      },
      "cips_LPD_AXI_NOC_0": {
        "interface_ports": [
          "cips/LPD_AXI_NOC_0",
          "axi_noc_mc_ddr4_0/S01_AXI"
        ]
      },
      "cips_PCIE1_GT": {
        "interface_ports": [
          "cips/PCIE1_GT",
          "gtPcie"
        ]
      },
      "cips_PMC_NOC_AXI_0": {
        "interface_ports": [
          "cips/PMC_NOC_AXI_0",
          "axi_noc_mc_ddr4_0/S00_AXI"
        ]
      },
      "gt_pcie_refclk_1": {
        "interface_ports": [
          "gtPcieRefClk",
          "cips/gt_refclk1"
        ]
      },
      "sAxi_1": {
        "interface_ports": [
          "sAxi",
          "axi_noc_dma_0/S00_AXI"
        ]
      },
      "sys_clk0_0_1": {
        "interface_ports": [
          "psDdrClk",
          "axi_noc_mc_ddr4_0/sys_clk0"
        ]
      }
    },
    "nets": {
      "aclk3_0_1": {
        "ports": [
          "dmaClk",
          "cips/dma1_intrfc_clk",
          "cips/cpm_pl_axi1_clk",
          "axi_noc_dma_0/aclk0"
        ]
      },
      "cips_bridge1_usr_irq_ack": {
        "ports": [
          "cips/bridge1_usr_irq_ack",
          "dmaAck"
        ]
      },
      "cips_lpd_axi_noc_clk": {
        "ports": [
          "cips/lpd_axi_noc_clk",
          "axi_noc_mc_ddr4_0/aclk1"
        ]
      },
      "cips_noc_cpm_pcie_axi0_clk": {
        "ports": [
          "cips/noc_cpm_pcie_axi0_clk",
          "axi_noc_dma_0/aclk1"
        ]
      },
      "cips_pl0_ref_clk": {
        "ports": [
          "cips/pl0_ref_clk",
          "plRefClk"
        ]
      },
      "cips_pl0_resetn": {
        "ports": [
          "cips/pl0_resetn",
          "plRstN"
        ]
      },
      "cips_pmc_axi_noc_axi0_clk": {
        "ports": [
          "cips/pmc_axi_noc_axi0_clk",
          "axi_noc_mc_ddr4_0/aclk0"
        ]
      },
      "cpm_irq1_0_1": {
        "ports": [
          "dmaIrq",
          "cips/bridge1_usr_irq_req"
        ]
      },
      "dma1_intrfc_resetn_0_1": {
        "ports": [
          "dmaRstN",
          "cips/dma1_intrfc_resetn"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "sAxi": {
            "range": "16E",
            "width": "64",
            "segments": {
              "SEG_cips_pspmc_0_psv_noc_pcie_0": {
                "address_block": "/cips/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_0",
                "offset": "0x00000000E0000000",
                "range": "256M"
              },
              "SEG_cips_pspmc_0_psv_noc_pcie_1": {
                "address_block": "/cips/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_1",
                "offset": "0x0000000600000000",
                "range": "8G"
              },
              "SEG_cips_pspmc_0_psv_noc_pcie_2": {
                "address_block": "/cips/NOC_CPM_PCIE_0/pspmc_0_psv_noc_pcie_2",
                "offset": "0x0000008000000000",
                "range": "256G"
              }
            }
          }
        },
        "memory_maps": {
          "mAxi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/cips": {
        "address_spaces": {
          "CPM_PCIE_NOC_1": {
            "segments": {
              "SEG_mAxi1_Reg": {
                "address_block": "/mAxi/Reg",
                "offset": "0x20200000000",
                "range": "1G"
              }
            }
          },
          "CPM_PL_AXI1": {
            "segments": {
              "SEG_mAxi_Reg": {
                "address_block": "/mAxi/Reg",
                "offset": "0x0000000000000000",
                "range": "16M"
              }
            }
          },
          "LPD_AXI_NOC_0": {
            "segments": {
              "SEG_axi_noc_mc_ddr4_0_C1_DDR_CH1": {
                "address_block": "/axi_noc_mc_ddr4_0/S01_AXI/C1_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "2G"
              },
              "SEG_axi_noc_mc_ddr4_0_C1_DDR_LOW0": {
                "address_block": "/axi_noc_mc_ddr4_0/S01_AXI/C1_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          },
          "PMC_NOC_AXI_0": {
            "segments": {
              "SEG_axi_noc_mc_ddr4_0_C0_DDR_CH1": {
                "address_block": "/axi_noc_mc_ddr4_0/S00_AXI/C0_DDR_CH1",
                "offset": "0x0000050000000000",
                "range": "2G"
              },
              "SEG_axi_noc_mc_ddr4_0_C0_DDR_LOW0": {
                "address_block": "/axi_noc_mc_ddr4_0/S00_AXI/C0_DDR_LOW0",
                "offset": "0x0000000000000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}