// Seed: 487136472
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  id_10(
      id_6, id_9, 1
  );
  assign id_3 = 1;
  wire id_11;
endmodule
module module_1 (
    output tri1 id_0,
    output logic id_1,
    input logic id_2,
    output wor id_3,
    output supply1 id_4
);
  wire id_6;
  wire id_7;
  assign id_4 = 1;
  always id_1 = #id_8 id_2;
  supply1 id_9;
  assign id_9 = 1;
  module_0(
      id_6, id_9, id_6, id_9, id_6, id_6, id_7, id_7, id_7
  );
endmodule
