
*** Running vivado
    with args -log TOP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TOP.tcl -notrace
Command: synth_design -top TOP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11560
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1153.074 ; gain = 45.375
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:23]
	Parameter CLKIN_FREQ bound to: 100000000 - type: integer 
	Parameter CLKIN_FREQ bound to: 100000000 - type: integer 
	Parameter CLKOUT_FREQ bound to: 1000 - type: integer 
INFO: [Synth 8-3491] module 'CLK_DIVIDER' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/clk_divider.vhd:5' bound to instance 'clkdiv_1' of component 'CLK_DIVIDER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:125]
INFO: [Synth 8-638] synthesizing module 'CLK_DIVIDER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter CLKIN_FREQ bound to: 100000000 - type: integer 
	Parameter CLKOUT_FREQ bound to: 1000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CLK_DIVIDER' (1#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/clk_divider.vhd:16]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter INIT bound to: 5'b10000 
INFO: [Synth 8-3491] module 'SYNCHRONIZER' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/imports/src/synchronizer.vhd:23' bound to instance 'synchro_1' of component 'SYNCHRONIZER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:137]
INFO: [Synth 8-638] synthesizing module 'SYNCHRONIZER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/imports/src/synchronizer.vhd:37]
	Parameter WIDTH bound to: 5 - type: integer 
	Parameter SYNC_STAGES bound to: 3 - type: integer 
	Parameter PIPELINE_STAGES bound to: 1 - type: integer 
	Parameter INIT bound to: 5'b10000 
INFO: [Synth 8-256] done synthesizing module 'SYNCHRONIZER' (2#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/imports/src/synchronizer.vhd:37]
INFO: [Synth 8-3491] module 'MAQUINA_ESTADOS' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/maquina_estados.vhd:5' bound to instance 'fsm_1' of component 'MAQUINA_ESTADOS' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:150]
INFO: [Synth 8-638] synthesizing module 'MAQUINA_ESTADOS' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/maquina_estados.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'MAQUINA_ESTADOS' (3#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/maquina_estados.vhd:19]
INFO: [Synth 8-3491] module 'REQ_REGISTER' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/req_register.vhd:5' bound to instance 'reqreg_1' of component 'REQ_REGISTER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:167]
INFO: [Synth 8-638] synthesizing module 'REQ_REGISTER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/req_register.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'REQ_REGISTER' (4#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/req_register.vhd:15]
INFO: [Synth 8-3491] module 'MOTOR' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:5' bound to instance 'motor_1' of component 'MOTOR' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:177]
INFO: [Synth 8-638] synthesizing module 'MOTOR' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:18]
	Parameter TICKS_PER_FLOOR bound to: 2000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MOTOR' (5#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/motor.vhd:18]
INFO: [Synth 8-3491] module 'DISPLAY_DECODER' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_decoder.vhd:5' bound to instance 'udis' of component 'DISPLAY_DECODER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:186]
INFO: [Synth 8-638] synthesizing module 'DISPLAY_DECODER' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_decoder.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY_DECODER' (6#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_decoder.vhd:12]
INFO: [Synth 8-3491] module 'DISPLAY_REFRESH' declared at 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_refresh.vhd:4' bound to instance 'udisplay_refresh' of component 'DISPLAY_REFRESH' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:192]
INFO: [Synth 8-638] synthesizing module 'DISPLAY_REFRESH' [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_refresh.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'DISPLAY_REFRESH' (7#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/display_refresh.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'TOP' (8#1) [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/sources_1/new/top.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.594 ; gain = 97.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.594 ; gain = 97.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1205.594 ; gain = 97.895
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1205.594 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/constrs_1/imports/Trabajo_v11/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/constrs_1/imports/Trabajo_v11/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.srcs/constrs_1/imports/Trabajo_v11/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1320.820 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1320.820 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MAQUINA_ESTADOS'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s0_stop |                               00 |                               00
                 s1_godn |                               01 |                               01
                 s2_goup |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'MAQUINA_ESTADOS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1320.820 ; gain = 213.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |    17|
|4     |LUT2   |     4|
|5     |LUT3   |    24|
|6     |LUT4   |    12|
|7     |LUT5   |    12|
|8     |LUT6   |    14|
|9     |FDCE   |    22|
|10    |FDPE   |    12|
|11    |FDRE   |    29|
|12    |FDSE   |     8|
|13    |LDC    |     4|
|14    |IBUF   |     6|
|15    |OBUF   |    23|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1327.367 ; gain = 104.441
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1327.367 ; gain = 219.668
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1337.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1344.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  LDC => LDCE: 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1344.039 ; gain = 236.340
INFO: [Common 17-1381] The checkpoint 'C:/Users/pablo/OneDrive/Escritorio/Trabajo_v11/Trabajo_v1.runs/synth_1/TOP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_utilization_synth.rpt -pb TOP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 12:02:24 2021...
