
---------- Begin Simulation Statistics ----------
final_tick                                  339685000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 200225                       # Simulator instruction rate (inst/s)
host_mem_usage                                 656436                       # Number of bytes of host memory used
host_op_rate                                   239364                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.03                       # Real time elapsed on the host
host_tick_rate                              167669570                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      405615                       # Number of instructions simulated
sim_ops                                        484928                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000340                       # Number of seconds simulated
sim_ticks                                   339685000                       # Number of ticks simulated
system.cpu.committedInsts                      405615                       # Number of instructions committed
system.cpu.committedOps                        484928                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.674913                       # CPI: cycles per instruction
system.cpu.discardedOps                         13064                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                          136793                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.597046                       # IPC: instructions per cycle
system.cpu.numCycles                           679370                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  327375     67.51%     67.51% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3438      0.71%     68.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                  81992     16.91%     85.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 72102     14.87%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   484928                       # Class of committed instruction
system.cpu.tickCycles                          542577                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   511                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         2120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4691                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   95903                       # Number of BP lookups
system.cpu.branchPred.condPredicted             62188                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              5124                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                41008                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   37052                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             90.353102                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   10807                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            6675                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4527                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2148                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          577                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data       147986                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           147986                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       148006                       # number of overall hits
system.cpu.dcache.overall_hits::total          148006                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          227                       # number of overall misses
system.cpu.dcache.overall_misses::total           227                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     15835000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     15835000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     15835000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     15835000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       148201                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       148201                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       148233                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       148233                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001451                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001451                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001531                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001531                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73651.162791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73651.162791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 69757.709251                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69757.709251                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           50                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           50                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           50                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          165                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          174                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          174                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12162000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     12816000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     12816000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001113                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001174                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73709.090909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73709.090909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73655.172414                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73655.172414                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79096                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           104                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7823500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        79200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        79200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001313                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 75225.961538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 75225.961538                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7286500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74352.040816                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74352.040816                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        68890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          68890                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          111                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8011500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        69001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        69001                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001609                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72175.675676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72175.675676                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           44                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4875500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000971                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72768.656716                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72768.656716                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            20                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           32                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       654000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       654000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.281250                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 72666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 72666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1018                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1018                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1018                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1018                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           153.154464                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              150216                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               174                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            863.310345                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   153.154464                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.149565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.149565                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            300712                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           300712                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions              253093                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              57298                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions             28871                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst       145187                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           145187                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       145187                       # number of overall hits
system.cpu.icache.overall_hits::total          145187                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2421                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2421                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2421                       # number of overall misses
system.cpu.icache.overall_misses::total          2421                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     72771000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     72771000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     72771000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     72771000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       147608                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       147608                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       147608                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       147608                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.016402                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.016402                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.016402                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.016402                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 30058.240397                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 30058.240397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 30058.240397                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 30058.240397                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2096                       # number of writebacks
system.cpu.icache.writebacks::total              2096                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         2421                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2421                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2421                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2421                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70350000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70350000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70350000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.016402                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.016402                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.016402                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.016402                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 29058.240397                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 29058.240397                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 29058.240397                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 29058.240397                       # average overall mshr miss latency
system.cpu.icache.replacements                   2096                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       145187                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          145187                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2421                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2421                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     72771000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     72771000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       147608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       147608                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.016402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.016402                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 30058.240397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 30058.240397                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2421                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70350000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.016402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.016402                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 29058.240397                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 29058.240397                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           283.030337                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147608                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2421                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             60.969847                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   283.030337                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.552794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.552794                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.634766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            297637                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           297637                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    339685000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                   405615                       # Number of Instructions committed
system.cpu.thread_0.numOps                     484928                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples       198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000020000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000609421000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           10                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3924                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2595                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2092                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5190                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4184                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4014                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3986                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.13                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  5190                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                 4184                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     106.909091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     54.245672                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.922712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31              4     36.36%     36.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             3     27.27%     63.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3     27.27%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           10                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.400000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.376317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.966092                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1     10.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1     10.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            10                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  128448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  166080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               133888                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    488.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    394.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     339676500                       # Total gap between requests
system.mem_ctrls.avgGap                      72472.05                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        26496                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        11136                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks         5504                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 78001678.025229260325                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 32783313.952632587403                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 16203247.126013806090                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         4842                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          348                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         4184                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27639000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     13797000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks   6217867000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst      5708.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39646.55                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1486105.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       154944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        11136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        166080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       154944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       154944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2421                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          174                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2595                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    456140248                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     32783314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        488923562                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    456140248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    456140248                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    456140248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     32783314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       488923562                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1176                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 172                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          170                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           76                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            4                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           46                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                17916000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               5880000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           41436000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15234.69                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35234.69                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                1003                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                144                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.29                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.72                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   215.065990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   164.144759                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   156.628055                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-63            1      0.51%      0.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::64-127           56     28.43%     28.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-191           41     20.81%     49.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::192-255           28     14.21%     63.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-319           22     11.17%     75.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::320-383           10      5.08%     80.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-447            6      3.05%     83.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::448-511            1      0.51%     83.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-575           32     16.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          197                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 37632                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten               5504                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              110.784992                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               16.203247                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                  6400.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.98                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               85.09                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          358785                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    184396.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1382976                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        155376                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy      2103660                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 2262568.500000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9424024.800000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  15871787.100000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower    46.725016                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    286877500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     11310000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     41497500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2528                       # Transaction distribution
system.membus.trans_dist::WritebackClean         2096                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2421                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           107                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6938                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          348                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   7286                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       289088                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        11136                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  300224                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2595                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010790                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.103333                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2567     98.92%     98.92% # Request fanout histogram
system.membus.snoop_fanout::1                      28      1.08%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2595                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    339685000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            13441000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12115500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy             883500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
