#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x15272ed10 .scope module, "CPU" "CPU" 2 17;
 .timescale 0 0;
v0x15274b1d0_0 .net "CONTROL_ALUvalB", 0 0, v0x152746c30_0;  1 drivers
v0x15274b2b0_0 .net "CONTROL_BEQ", 0 0, v0x152745fe0_0;  1 drivers
v0x15274b380_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x152746ce0_0;  1 drivers
v0x15274b450_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x152746d80_0;  1 drivers
v0x15274b520_0 .net "CONTROL_HALT", 0 0, v0x152746e30_0;  1 drivers
v0x15274b630_0 .net "CONTROL_JALR", 0 0, v0x152746ee0_0;  1 drivers
v0x15274b700_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x152746fb0_0;  1 drivers
v0x15274b7d0_0 .net "CONTROL_OPERATION", 1 0, v0x152747050_0;  1 drivers
v0x15274b8a0_0 .net "CONTROL_WRITE_DATA", 0 0, v0x1527470f0_0;  1 drivers
v0x15274b9b0_0 .net "CONTROL_WRITE_REG", 0 0, v0x152747180_0;  1 drivers
v0x15274ba80_0 .net "aluResult", 31 0, v0x152746130_0;  1 drivers
v0x15274bb10_0 .net "aluValA", 31 0, v0x152749470_0;  1 drivers
v0x15274bba0_0 .net "aluValB", 31 0, v0x15274a290_0;  1 drivers
v0x15274bc70_0 .net "clk", 0 0, v0x1527478f0_0;  1 drivers
v0x15274bd80_0 .net "instruction", 31 0, L_0x15274c610;  1 drivers
v0x15274be10_0 .net "memResult", 31 0, v0x152747ff0_0;  1 drivers
v0x15274bee0_0 .net "offsetExtended", 31 0, v0x152749e50_0;  1 drivers
v0x15274c070_0 .net "pcCurrent", 31 0, v0x152745a80_0;  1 drivers
v0x15274c100_0 .net "pcInput", 31 0, v0x152748e30_0;  1 drivers
v0x15274c190_0 .net "pcPlusOne", 31 0, v0x152745bd0_0;  1 drivers
v0x15274c220_0 .net "reg1val", 31 0, v0x152749790_0;  1 drivers
v0x15274c2b0_0 .net "regBvalue", 31 0, v0x152749840_0;  1 drivers
v0x15274c340_0 .net "temp", 0 0, v0x152747520_0;  1 drivers
v0x15274c3d0_0 .net "write_reg", 2 0, v0x15274b0c0_0;  1 drivers
v0x15274c4a0_0 .net "write_value", 31 0, v0x15274aaf0_0;  1 drivers
L_0x15274c6c0 .part L_0x15274c610, 16, 3;
L_0x15274c7e0 .part L_0x15274c610, 0, 3;
L_0x15274c880 .part L_0x15274c610, 0, 16;
L_0x15274c920 .part L_0x15274c610, 19, 3;
L_0x15274c9c0 .part L_0x15274c610, 16, 3;
L_0x15274cb60 .part L_0x15274c610, 22, 3;
S_0x15271ead0 .scope module, "PC" "Program_Counter" 2 40, 3 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pcInput";
    .port_info 2 /INPUT 1 "CONTROL_HALT";
    .port_info 3 /OUTPUT 32 "pcCurrent";
    .port_info 4 /OUTPUT 32 "pcPlusOne";
v0x15270a450_0 .net "CONTROL_HALT", 0 0, v0x152746e30_0;  alias, 1 drivers
v0x1527459e0_0 .net "clk", 0 0, v0x1527478f0_0;  alias, 1 drivers
v0x152745a80_0 .var "pcCurrent", 31 0;
v0x152745b20_0 .net "pcInput", 31 0, v0x152748e30_0;  alias, 1 drivers
v0x152745bd0_0 .var "pcPlusOne", 31 0;
E_0x152734390 .event posedge, v0x1527459e0_0;
S_0x152745d40 .scope module, "alu" "ALU" 2 103, 4 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluValA";
    .port_info 1 /INPUT 32 "aluValB";
    .port_info 2 /INPUT 2 "CONTROL_OPERATION";
    .port_info 3 /OUTPUT 32 "aluResult";
    .port_info 4 /OUTPUT 1 "CONTROL_BEQ";
v0x152745fe0_0 .var "CONTROL_BEQ", 0 0;
v0x152746080_0 .net "CONTROL_OPERATION", 1 0, v0x152747050_0;  alias, 1 drivers
v0x152746130_0 .var "aluResult", 31 0;
v0x1527461f0_0 .net "aluValA", 31 0, v0x152749470_0;  alias, 1 drivers
v0x1527462a0_0 .net "aluValB", 31 0, v0x15274a290_0;  alias, 1 drivers
E_0x152745f80 .event anyedge, v0x152746080_0, v0x1527462a0_0, v0x1527461f0_0;
S_0x152746410 .scope module, "cRom" "Control_ROM" 2 119, 5 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pcCurrent";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 32 "instruction";
    .port_info 4 /OUTPUT 1 "CONTROL_WRITE_REG";
    .port_info 5 /OUTPUT 1 "CONTROL_WRITE_DATA";
    .port_info 6 /OUTPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 7 /OUTPUT 1 "CONTROL_ALUvalB";
    .port_info 8 /OUTPUT 2 "CONTROL_OPERATION";
    .port_info 9 /OUTPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 10 /OUTPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 11 /OUTPUT 1 "CONTROL_HALT";
    .port_info 12 /OUTPUT 1 "CONTROL_JALR";
    .port_info 13 /OUTPUT 1 "temp";
P_0x1527465d0 .param/l "OP_ADD" 0 5 19, C4<000>;
P_0x152746610 .param/l "OP_BEQ" 0 5 23, C4<100>;
P_0x152746650 .param/l "OP_HALT" 0 5 25, C4<110>;
P_0x152746690 .param/l "OP_JALR" 0 5 24, C4<101>;
P_0x1527466d0 .param/l "OP_LW" 0 5 21, C4<010>;
P_0x152746710 .param/l "OP_NOOP" 0 5 26, C4<111>;
P_0x152746750 .param/l "OP_NOR" 0 5 20, C4<001>;
P_0x152746790 .param/l "OP_SW" 0 5 22, C4<011>;
v0x152746c30_0 .var "CONTROL_ALUvalB", 0 0;
v0x152746ce0_0 .var "CONTROL_ENABLE_MEM_WRITE", 0 0;
v0x152746d80_0 .var "CONTROL_ENABLE_REG_WRITE", 0 0;
v0x152746e30_0 .var "CONTROL_HALT", 0 0;
v0x152746ee0_0 .var "CONTROL_JALR", 0 0;
v0x152746fb0_0 .var "CONTROL_MEM_ACCESS", 0 0;
v0x152747050_0 .var "CONTROL_OPERATION", 1 0;
v0x1527470f0_0 .var "CONTROL_WRITE_DATA", 0 0;
v0x152747180_0 .var "CONTROL_WRITE_REG", 0 0;
v0x1527472a0_0 .net "clk", 0 0, v0x1527478f0_0;  alias, 1 drivers
v0x152747350_0 .net "instruction", 31 0, L_0x15274c610;  alias, 1 drivers
v0x1527473e0_0 .net "opcode", 2 0, L_0x15274cb60;  1 drivers
v0x152747470_0 .net "pcCurrent", 31 0, v0x152745a80_0;  alias, 1 drivers
v0x152747520_0 .var "temp", 0 0;
E_0x152746be0 .event anyedge, v0x1527473e0_0;
S_0x152747700 .scope module, "clock" "Clock" 2 36, 6 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
v0x1527478f0_0 .var "clk", 0 0;
S_0x1527479d0 .scope module, "dataM" "Data_Memory" 2 111, 7 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluResult";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_MEM_ACCESS";
    .port_info 3 /INPUT 1 "CONTROL_ENABLE_MEM_WRITE";
    .port_info 4 /OUTPUT 32 "memResult";
v0x152747c70_0 .net "CONTROL_ENABLE_MEM_WRITE", 0 0, v0x152746ce0_0;  alias, 1 drivers
v0x152747d20_0 .net "CONTROL_MEM_ACCESS", 0 0, v0x152746fb0_0;  alias, 1 drivers
v0x152747dd0 .array "Data", 0 63, 63 0;
v0x152747e60_0 .net "aluResult", 31 0, v0x152746130_0;  alias, 1 drivers
v0x152747f10_0 .var/i "ii", 31 0;
v0x152747ff0_0 .var "memResult", 31 0;
v0x1527480a0_0 .net "regBvalue", 31 0, v0x152749840_0;  alias, 1 drivers
E_0x152747c30 .event anyedge, v0x152746ce0_0, v0x152746fb0_0, v0x1527480a0_0, v0x152746130_0;
S_0x1527481d0 .scope module, "instrM" "Instr_Memory" 2 58, 8 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pcCurrent";
    .port_info 2 /OUTPUT 32 "instr";
L_0x15274c610 .functor BUFZ 32, L_0x15274c570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1527483e0 .array "Instruction", 0 9, 31 0;
v0x152748490_0 .net *"_ivl_0", 31 0, L_0x15274c570;  1 drivers
v0x152748530_0 .net "clk", 0 0, v0x1527478f0_0;  alias, 1 drivers
v0x1527485c0_0 .net "instr", 31 0, L_0x15274c610;  alias, 1 drivers
v0x152748670_0 .net "pcCurrent", 31 0, v0x152745a80_0;  alias, 1 drivers
L_0x15274c570 .array/port v0x1527483e0, v0x152745a80_0;
S_0x152748790 .scope module, "pM" "Program_Mux" 2 48, 9 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pcCurrent";
    .port_info 1 /INPUT 32 "pcPlusOne";
    .port_info 2 /INPUT 1 "CONTROL_BEQ";
    .port_info 3 /INPUT 32 "offsetExtended";
    .port_info 4 /INPUT 1 "CONTROL_JALR";
    .port_info 5 /INPUT 32 "aluValA";
    .port_info 6 /OUTPUT 32 "pcOutput";
v0x152748a90_0 .net "CONTROL_BEQ", 0 0, v0x152745fe0_0;  alias, 1 drivers
v0x152748b50_0 .net "CONTROL_JALR", 0 0, v0x152746ee0_0;  alias, 1 drivers
v0x152748c00_0 .net "aluValA", 31 0, v0x152749470_0;  alias, 1 drivers
v0x152748cd0_0 .net "offsetExtended", 31 0, v0x152749e50_0;  alias, 1 drivers
v0x152748d60_0 .net "pcCurrent", 31 0, v0x152745a80_0;  alias, 1 drivers
v0x152748e30_0 .var "pcOutput", 31 0;
v0x152748ed0_0 .net "pcPlusOne", 31 0, v0x152745bd0_0;  alias, 1 drivers
E_0x152748a40 .event anyedge, v0x152746ee0_0, v0x152745fe0_0, v0x152745a80_0;
S_0x152749020 .scope module, "regM" "Reg_Memory" 2 85, 10 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "read_regA";
    .port_info 1 /INPUT 3 "read_regB";
    .port_info 2 /INPUT 3 "write_reg";
    .port_info 3 /INPUT 32 "write_value";
    .port_info 4 /INPUT 1 "CONTROL_ENABLE_REG_WRITE";
    .port_info 5 /OUTPUT 32 "aluValA";
    .port_info 6 /OUTPUT 32 "regBvalue";
    .port_info 7 /OUTPUT 32 "reg1val";
v0x152749320_0 .net "CONTROL_ENABLE_REG_WRITE", 0 0, v0x152746d80_0;  alias, 1 drivers
v0x1527493e0 .array "Register", 0 31, 7 0;
v0x152749470_0 .var "aluValA", 31 0;
v0x152749560_0 .var/i "ii", 31 0;
v0x152749610_0 .net "read_regA", 2 0, L_0x15274c920;  1 drivers
v0x1527496e0_0 .net "read_regB", 2 0, L_0x15274c9c0;  1 drivers
v0x152749790_0 .var "reg1val", 31 0;
v0x152749840_0 .var "regBvalue", 31 0;
v0x1527498e0_0 .net "write_reg", 2 0, v0x15274b0c0_0;  alias, 1 drivers
v0x152749a00_0 .net "write_value", 31 0, v0x15274aaf0_0;  alias, 1 drivers
E_0x1527492a0/0 .event anyedge, v0x152746d80_0, v0x152749a00_0, v0x1527498e0_0, v0x1527496e0_0;
E_0x1527492a0/1 .event anyedge, v0x152749610_0;
E_0x1527492a0 .event/or E_0x1527492a0/0, E_0x1527492a0/1;
S_0x152749b30 .scope module, "sExtend" "Sign_Extend" 2 79, 11 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "offset";
    .port_info 1 /OUTPUT 32 "offsetExtended";
v0x152749d90_0 .net "offset", 15 0, L_0x15274c880;  1 drivers
v0x152749e50_0 .var "offsetExtended", 31 0;
E_0x152747b40 .event anyedge, v0x152749d90_0;
S_0x152749f30 .scope module, "vbMux" "ALU_ValB_Mux" 2 96, 12 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "offsetExtended";
    .port_info 1 /INPUT 32 "regBvalue";
    .port_info 2 /INPUT 1 "CONTROL_ALUvalB";
    .port_info 3 /OUTPUT 32 "aluValB";
v0x15274a1d0_0 .net "CONTROL_ALUvalB", 0 0, v0x152746c30_0;  alias, 1 drivers
v0x15274a290_0 .var "aluValB", 31 0;
v0x15274a340_0 .net "offsetExtended", 31 0, v0x152749e50_0;  alias, 1 drivers
v0x15274a430_0 .net "regBvalue", 31 0, v0x152749840_0;  alias, 1 drivers
E_0x15274a170 .event anyedge, v0x152746c30_0, v0x1527480a0_0, v0x152748cd0_0;
S_0x15274a520 .scope module, "wdMux" "Write_Data_Mux" 2 64, 13 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "memResult";
    .port_info 1 /INPUT 32 "aluResult";
    .port_info 2 /INPUT 32 "pcPlusOne";
    .port_info 3 /INPUT 1 "CONTROL_WRITE_DATA";
    .port_info 4 /OUTPUT 32 "write_value";
v0x15274a7e0_0 .net "CONTROL_WRITE_DATA", 0 0, v0x1527470f0_0;  alias, 1 drivers
v0x15274a8a0_0 .net "aluResult", 31 0, v0x152746130_0;  alias, 1 drivers
v0x15274a970_0 .net "memResult", 31 0, v0x152747ff0_0;  alias, 1 drivers
v0x15274aa20_0 .net "pcPlusOne", 31 0, v0x152745bd0_0;  alias, 1 drivers
v0x15274aaf0_0 .var "write_value", 31 0;
E_0x15274a790 .event anyedge, v0x152745bd0_0, v0x152746130_0, v0x152747ff0_0, v0x1527470f0_0;
S_0x15274ac20 .scope module, "wrMux" "Write_Reg_Mux" 2 72, 14 1 0, S_0x15272ed10;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "regB";
    .port_info 1 /INPUT 3 "destReg";
    .port_info 2 /INPUT 1 "CONTROL_WRITE_REG";
    .port_info 3 /OUTPUT 3 "write_reg";
v0x15274aed0_0 .net "CONTROL_WRITE_REG", 0 0, v0x152747180_0;  alias, 1 drivers
v0x15274af90_0 .net "destReg", 2 0, L_0x15274c7e0;  1 drivers
v0x15274b020_0 .net "regB", 2 0, L_0x15274c6c0;  1 drivers
v0x15274b0c0_0 .var "write_reg", 2 0;
E_0x15274ae60 .event anyedge, v0x15274b020_0, v0x15274af90_0, v0x152747180_0;
    .scope S_0x152747700;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1527478f0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x152747700;
T_1 ;
    %delay 100, 0;
    %load/vec4 v0x1527478f0_0;
    %inv;
    %store/vec4 v0x1527478f0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x15271ead0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152745a80_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x152745bd0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x15271ead0;
T_3 ;
    %wait E_0x152734390;
    %load/vec4 v0x15270a450_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 17 "$finish" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x152745a80_0;
    %cmpi/e 4, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 3 20 "$finish" {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x152745b20_0;
    %assign/vec4 v0x152745a80_0, 0;
    %load/vec4 v0x152745b20_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x152745bd0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x152748790;
T_4 ;
    %wait E_0x152748a40;
    %load/vec4 v0x152748a90_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x152748ed0_0;
    %load/vec4 v0x152748cd0_0;
    %add;
    %store/vec4 v0x152748e30_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x152748b50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0x152748c00_0;
    %store/vec4 v0x152748e30_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x152748ed0_0;
    %store/vec4 v0x152748e30_0, 0, 32;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1527481d0;
T_5 ;
    %pushi/vec4 8454154, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 4849665, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 12648457, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 8454155, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 21561344, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 5308419, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 17694715, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 8847371, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 29360128, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %pushi/vec4 25165824, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1527483e0, 4, 0;
    %end;
    .thread T_5;
    .scope S_0x15274a520;
T_6 ;
    %wait E_0x15274a790;
    %load/vec4 v0x15274a7e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x15274a8a0_0;
    %assign/vec4 v0x15274aaf0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x15274a7e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x15274a970_0;
    %assign/vec4 v0x15274aaf0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x15274aa20_0;
    %assign/vec4 v0x15274aaf0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x15274ac20;
T_7 ;
    %wait E_0x15274ae60;
    %load/vec4 v0x15274aed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x15274af90_0;
    %assign/vec4 v0x15274b0c0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x15274b020_0;
    %assign/vec4 v0x15274b0c0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x152749b30;
T_8 ;
    %wait E_0x152747b40;
    %load/vec4 v0x152749d90_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x152749d90_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x152749e50_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x152749020;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152749560_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x152749560_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x152749560_0;
    %store/vec4a v0x1527493e0, 4, 0;
    %load/vec4 v0x152749560_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152749560_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x152749020;
T_10 ;
    %wait E_0x1527492a0;
    %load/vec4 v0x152749320_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x152749a00_0;
    %pad/u 8;
    %load/vec4 v0x1527498e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x1527493e0, 4, 0;
T_10.0 ;
    %load/vec4 v0x152749610_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1527493e0, 4;
    %pad/u 32;
    %store/vec4 v0x152749470_0, 0, 32;
    %load/vec4 v0x1527496e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x1527493e0, 4;
    %pad/u 32;
    %store/vec4 v0x152749840_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1527493e0, 4;
    %pad/u 32;
    %store/vec4 v0x152749790_0, 0, 32;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x152749f30;
T_11 ;
    %wait E_0x15274a170;
    %load/vec4 v0x15274a1d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x15274a430_0;
    %assign/vec4 v0x15274a290_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x15274a340_0;
    %assign/vec4 v0x15274a290_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x152745d40;
T_12 ;
    %wait E_0x152745f80;
    %load/vec4 v0x152746080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x1527461f0_0;
    %load/vec4 v0x1527462a0_0;
    %add;
    %store/vec4 v0x152746130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152745fe0_0, 0, 1;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x1527461f0_0;
    %load/vec4 v0x1527462a0_0;
    %or;
    %inv;
    %store/vec4 v0x152746130_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152745fe0_0, 0, 1;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x1527461f0_0;
    %load/vec4 v0x1527462a0_0;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152745fe0_0, 0, 1;
    %jmp T_12.5;
T_12.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152745fe0_0, 0, 1;
T_12.5 ;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x1527479d0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152747f10_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x152747f10_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_13.1, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x152747f10_0;
    %store/vec4a v0x152747dd0, 4, 0;
    %load/vec4 v0x152747f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152747f10_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152747dd0, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x152747dd0, 4, 0;
    %end;
    .thread T_13;
    .scope S_0x1527479d0;
T_14 ;
    %wait E_0x152747c30;
    %load/vec4 v0x152747d20_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x152747c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %ix/getv 4, v0x152747e60_0;
    %load/vec4a v0x152747dd0, 4;
    %pad/u 32;
    %assign/vec4 v0x152747ff0_0, 0;
T_14.2 ;
    %load/vec4 v0x152747c70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.4, 4;
    %load/vec4 v0x1527480a0_0;
    %pad/u 64;
    %ix/getv 3, v0x152747e60_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152747dd0, 0, 4;
T_14.4 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x152746410;
T_15 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %end;
    .thread T_15;
    .scope S_0x152746410;
T_16 ;
    %wait E_0x152746be0;
    %load/vec4 v0x1527473e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152747180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1527470f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746c30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x152747050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x152746ce0_0, 0;
    %jmp T_16.9;
T_16.9 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x15272ed10;
T_17 ;
    %vpi_call 2 137 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 138 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x15272ed10 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x15272ed10;
T_18 ;
    %vpi_call 2 142 "$monitor", "At time %t, clock = %0d, pcCurrent = %0d, value = %h (%0d), reg1 = %0d", $time, v0x15274bc70_0, v0x15274c070_0, v0x15274bd80_0, &PV<v0x15274bd80_0, 22, 3>, v0x15274c220_0 {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "CPU.v";
    "Program_Counter.v";
    "ALU.v";
    "Control_ROM.v";
    "Clock.V";
    "Data_Memory.v";
    "Instr_Memory.v";
    "Program_Mux.v";
    "Reg_Memory.v";
    "Sign_Extend.v";
    "ALU_ValB_Mux.v";
    "Write_Data_Mux.v";
    "Write_Reg_Mux.v";
