#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56491b8634a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56491b94bd90 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
v0x56491b9699e0_0 .net "bflag", 0 0, v0x56491b9687e0_0;  1 drivers
v0x56491b969aa0_0 .var "funct", 5 0;
v0x56491b969b60_0 .net "hi", 31 0, v0x56491b968980_0;  1 drivers
v0x56491b969c00_0 .var "imm", 15 0;
v0x56491b969cc0_0 .var "imm_instr", 31 0;
v0x56491b969da0_0 .var "instword", 31 0;
v0x56491b969e60_0 .net "lo", 31 0, v0x56491b968b40_0;  1 drivers
v0x56491b969f30_0 .var "opA", 31 0;
v0x56491b969fd0_0 .var "opB", 31 0;
v0x56491b96a090_0 .var "opcode", 5 0;
v0x56491b96a170_0 .net "result", 31 0, v0x56491b969080_0;  1 drivers
v0x56491b96a260_0 .var "rs", 4 0;
v0x56491b96a320_0 .var "rt", 4 0;
v0x56491b96a400_0 .var "word", 31 6;
S_0x56491b939570 .scope module, "dut" "alu" 3 70, 4 1 0, S_0x56491b94bd90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56491b9483e0_0 .net *"_ivl_10", 15 0, L_0x56491b97a290;  1 drivers
L_0x7fb42f5a1018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b94cb10_0 .net/2u *"_ivl_14", 15 0, L_0x7fb42f5a1018;  1 drivers
v0x56491b951dd0_0 .net *"_ivl_17", 15 0, L_0x56491b98a540;  1 drivers
v0x56491b951f90_0 .net *"_ivl_5", 0 0, L_0x56491b979ea0;  1 drivers
v0x56491b953190_0 .net *"_ivl_6", 15 0, L_0x56491b979fd0;  1 drivers
v0x56491b954710_0 .net *"_ivl_9", 15 0, L_0x56491b97a1f0;  1 drivers
v0x56491b968700_0 .net "addr_rt", 4 0, L_0x56491b98a870;  1 drivers
v0x56491b9687e0_0 .var "b_flag", 0 0;
v0x56491b9688a0_0 .net "funct", 5 0, L_0x56491b979e00;  1 drivers
v0x56491b968980_0 .var "hi", 31 0;
v0x56491b968a60_0 .net "instructionword", 31 0, v0x56491b969da0_0;  1 drivers
v0x56491b968b40_0 .var "lo", 31 0;
v0x56491b968c20_0 .var "memaddroffset", 31 0;
v0x56491b968d00_0 .var "multresult", 63 0;
v0x56491b968de0_0 .net "op1", 31 0, v0x56491b969f30_0;  1 drivers
v0x56491b968ec0_0 .net "op2", 31 0, v0x56491b969fd0_0;  1 drivers
v0x56491b968fa0_0 .net "opcode", 5 0, L_0x56491b979d10;  1 drivers
v0x56491b969080_0 .var "result", 31 0;
v0x56491b969160_0 .net "shamt", 4 0, L_0x56491b98a770;  1 drivers
v0x56491b969240_0 .net/s "sign_op1", 31 0, v0x56491b969f30_0;  alias, 1 drivers
v0x56491b969300_0 .net/s "sign_op2", 31 0, v0x56491b969fd0_0;  alias, 1 drivers
v0x56491b9693a0_0 .net "simmediatedata", 31 0, L_0x56491b97a3a0;  1 drivers
v0x56491b969460_0 .net "simmediatedatas", 31 0, L_0x56491b97a3a0;  alias, 1 drivers
v0x56491b969520_0 .net "uimmediatedata", 31 0, L_0x56491b98a630;  1 drivers
v0x56491b9695e0_0 .net "unsign_op1", 31 0, v0x56491b969f30_0;  alias, 1 drivers
v0x56491b9696a0_0 .net "unsign_op2", 31 0, v0x56491b969fd0_0;  alias, 1 drivers
v0x56491b9697b0_0 .var "unsigned_result", 31 0;
E_0x56491b8ab0f0/0 .event anyedge, v0x56491b968fa0_0, v0x56491b9688a0_0, v0x56491b968ec0_0, v0x56491b969160_0;
E_0x56491b8ab0f0/1 .event anyedge, v0x56491b968de0_0, v0x56491b968d00_0, v0x56491b968700_0, v0x56491b9693a0_0;
E_0x56491b8ab0f0/2 .event anyedge, v0x56491b969520_0, v0x56491b9697b0_0;
E_0x56491b8ab0f0 .event/or E_0x56491b8ab0f0/0, E_0x56491b8ab0f0/1, E_0x56491b8ab0f0/2;
L_0x56491b979d10 .part v0x56491b969da0_0, 26, 6;
L_0x56491b979e00 .part v0x56491b969da0_0, 0, 6;
L_0x56491b979ea0 .part v0x56491b969da0_0, 15, 1;
LS_0x56491b979fd0_0_0 .concat [ 1 1 1 1], L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0;
LS_0x56491b979fd0_0_4 .concat [ 1 1 1 1], L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0;
LS_0x56491b979fd0_0_8 .concat [ 1 1 1 1], L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0;
LS_0x56491b979fd0_0_12 .concat [ 1 1 1 1], L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0, L_0x56491b979ea0;
L_0x56491b979fd0 .concat [ 4 4 4 4], LS_0x56491b979fd0_0_0, LS_0x56491b979fd0_0_4, LS_0x56491b979fd0_0_8, LS_0x56491b979fd0_0_12;
L_0x56491b97a1f0 .part v0x56491b969da0_0, 0, 16;
L_0x56491b97a290 .concat [ 16 0 0 0], L_0x56491b97a1f0;
L_0x56491b97a3a0 .concat [ 16 16 0 0], L_0x56491b97a290, L_0x56491b979fd0;
L_0x56491b98a540 .part v0x56491b969da0_0, 0, 16;
L_0x56491b98a630 .concat [ 16 16 0 0], L_0x56491b98a540, L_0x7fb42f5a1018;
L_0x56491b98a770 .part v0x56491b969da0_0, 6, 5;
L_0x56491b98a870 .part v0x56491b969da0_0, 16, 5;
S_0x56491b926420 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fb42f5ea708 .functor BUFZ 1, C4<z>; HiZ drive
v0x56491b96a4e0_0 .net "clk", 0 0, o0x7fb42f5ea708;  0 drivers
o0x7fb42f5ea738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56491b96a5c0_0 .net "data_address", 31 0, o0x7fb42f5ea738;  0 drivers
o0x7fb42f5ea768 .functor BUFZ 1, C4<z>; HiZ drive
v0x56491b96a6a0_0 .net "data_read", 0 0, o0x7fb42f5ea768;  0 drivers
v0x56491b96a770_0 .var "data_readdata", 31 0;
o0x7fb42f5ea7c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56491b96a850_0 .net "data_write", 0 0, o0x7fb42f5ea7c8;  0 drivers
o0x7fb42f5ea7f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56491b96a910_0 .net "data_writedata", 31 0, o0x7fb42f5ea7f8;  0 drivers
S_0x56491b938d70 .scope module, "instruction_ram" "instruction_ram" 6 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fb42f5ea948 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56491b96aab0_0 .net "instr_address", 31 0, o0x7fb42f5ea948;  0 drivers
v0x56491b96abb0_0 .var "instr_readdata", 31 0;
S_0x56491b939140 .scope module, "j_tb" "j_tb" 7 1;
 .timescale 0 0;
v0x56491b979330_0 .net "active", 0 0, L_0x56491b994430;  1 drivers
v0x56491b9793f0_0 .var "clk", 0 0;
v0x56491b979490_0 .var "clk_enable", 0 0;
v0x56491b979580_0 .net "data_address", 31 0, L_0x56491b992000;  1 drivers
v0x56491b979620_0 .net "data_read", 0 0, L_0x56491b98fb80;  1 drivers
v0x56491b979710_0 .var "data_readdata", 31 0;
v0x56491b9797e0_0 .net "data_write", 0 0, L_0x56491b98f9a0;  1 drivers
v0x56491b9798b0_0 .net "data_writedata", 31 0, L_0x56491b991cf0;  1 drivers
v0x56491b979980_0 .net "instr_address", 31 0, L_0x56491b993360;  1 drivers
v0x56491b979ae0_0 .var "instr_readdata", 31 0;
v0x56491b979b80_0 .net "register_v0", 31 0, L_0x56491b991c80;  1 drivers
v0x56491b979c70_0 .var "reset", 0 0;
S_0x56491b94b9c0 .scope begin, "$unm_blk_3" "$unm_blk_3" 7 36, 7 36 0, S_0x56491b939140;
 .timescale 0 0;
v0x56491b96ad80_0 .var "curr_addr", 31 0;
v0x56491b96ae80_0 .var "imm", 15 0;
v0x56491b96af60_0 .var "imm_instr", 31 0;
v0x56491b96b020_0 .var "j_addr", 25 0;
v0x56491b96b100_0 .var "opcode", 5 0;
v0x56491b96b230_0 .var "rs", 4 0;
v0x56491b96b310_0 .var "rt", 4 0;
v0x56491b96b3f0_0 .var "tmp", 31 0;
E_0x56491b8ac1a0 .event posedge, v0x56491b96d6f0_0;
S_0x56491b96b4d0 .scope module, "dut" "mips_cpu_harvard" 7 107, 8 1 0, S_0x56491b939140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56491b9482c0 .functor OR 1, L_0x56491b98b030, L_0x56491b98b370, C4<0>, C4<0>;
L_0x56491b90c210 .functor BUFZ 1, L_0x56491b98ab80, C4<0>, C4<0>, C4<0>;
L_0x56491b951e70 .functor BUFZ 1, L_0x56491b98ad20, C4<0>, C4<0>, C4<0>;
L_0x56491b953030 .functor BUFZ 1, L_0x56491b98ad20, C4<0>, C4<0>, C4<0>;
L_0x56491b98b820 .functor AND 1, L_0x56491b98ab80, L_0x56491b98bc30, C4<1>, C4<1>;
L_0x56491b953d30 .functor OR 1, L_0x56491b98b820, L_0x56491b98b6b0, C4<0>, C4<0>;
L_0x56491b8e1380 .functor OR 1, L_0x56491b953d30, L_0x56491b98ba40, C4<0>, C4<0>;
L_0x56491b98bed0 .functor OR 1, L_0x56491b8e1380, L_0x56491b98d530, C4<0>, C4<0>;
L_0x56491b98bfe0 .functor OR 1, L_0x56491b98bed0, L_0x56491b98cda0, C4<0>, C4<0>;
L_0x56491b98c0a0 .functor BUFZ 1, L_0x56491b98ae60, C4<0>, C4<0>, C4<0>;
L_0x56491b98cc90 .functor AND 1, L_0x56491b98c5f0, L_0x56491b98ca60, C4<1>, C4<1>;
L_0x56491b98cda0 .functor OR 1, L_0x56491b98c2f0, L_0x56491b98cc90, C4<0>, C4<0>;
L_0x56491b98d530 .functor AND 1, L_0x56491b98d060, L_0x56491b98d310, C4<1>, C4<1>;
L_0x56491b98dce0 .functor OR 1, L_0x56491b98d780, L_0x56491b98daa0, C4<0>, C4<0>;
L_0x56491b98cf00 .functor OR 1, L_0x56491b98e250, L_0x56491b98e550, C4<0>, C4<0>;
L_0x56491b98e430 .functor AND 1, L_0x56491b98df60, L_0x56491b98cf00, C4<1>, C4<1>;
L_0x56491b98ed50 .functor OR 1, L_0x56491b98e9e0, L_0x56491b98ec60, C4<0>, C4<0>;
L_0x56491b98f050 .functor OR 1, L_0x56491b98ed50, L_0x56491b98ee60, C4<0>, C4<0>;
L_0x56491b98f200 .functor AND 1, L_0x56491b98ab80, L_0x56491b98f050, C4<1>, C4<1>;
L_0x56491b98f3b0 .functor AND 1, L_0x56491b98ab80, L_0x56491b98f2c0, C4<1>, C4<1>;
L_0x56491b98f8e0 .functor AND 1, L_0x56491b98ab80, L_0x56491b98f160, C4<1>, C4<1>;
L_0x56491b98fb80 .functor BUFZ 1, L_0x56491b951e70, C4<0>, C4<0>, C4<0>;
L_0x56491b990810 .functor AND 1, L_0x56491b994430, L_0x56491b98bfe0, C4<1>, C4<1>;
L_0x56491b990920 .functor OR 1, L_0x56491b98cda0, L_0x56491b98d530, C4<0>, C4<0>;
L_0x56491b991cf0 .functor BUFZ 32, L_0x56491b991b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b991db0 .functor BUFZ 32, L_0x56491b990b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b991f00 .functor BUFZ 32, L_0x56491b991b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b992000 .functor BUFZ 32, v0x56491b96c720_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b993000 .functor AND 1, v0x56491b979490_0, L_0x56491b98f200, C4<1>, C4<1>;
L_0x56491b993070 .functor AND 1, L_0x56491b993000, v0x56491b9764c0_0, C4<1>, C4<1>;
L_0x56491b993360 .functor BUFZ 32, v0x56491b96d7b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b994430 .functor BUFZ 1, v0x56491b9764c0_0, C4<0>, C4<0>, C4<0>;
L_0x56491b9945b0 .functor AND 1, v0x56491b979490_0, v0x56491b9764c0_0, C4<1>, C4<1>;
v0x56491b9705b0_0 .net *"_ivl_100", 31 0, L_0x56491b98cf70;  1 drivers
L_0x7fb42f5a14e0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b9706b0_0 .net *"_ivl_103", 25 0, L_0x7fb42f5a14e0;  1 drivers
L_0x7fb42f5a1528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b970790_0 .net/2u *"_ivl_104", 31 0, L_0x7fb42f5a1528;  1 drivers
v0x56491b970850_0 .net *"_ivl_106", 0 0, L_0x56491b98d060;  1 drivers
v0x56491b970910_0 .net *"_ivl_109", 5 0, L_0x56491b98d270;  1 drivers
L_0x7fb42f5a1570 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56491b9709f0_0 .net/2u *"_ivl_110", 5 0, L_0x7fb42f5a1570;  1 drivers
v0x56491b970ad0_0 .net *"_ivl_112", 0 0, L_0x56491b98d310;  1 drivers
v0x56491b970b90_0 .net *"_ivl_116", 31 0, L_0x56491b98d690;  1 drivers
L_0x7fb42f5a15b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b970c70_0 .net *"_ivl_119", 25 0, L_0x7fb42f5a15b8;  1 drivers
L_0x7fb42f5a10f0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56491b970d50_0 .net/2u *"_ivl_12", 5 0, L_0x7fb42f5a10f0;  1 drivers
L_0x7fb42f5a1600 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56491b970e30_0 .net/2u *"_ivl_120", 31 0, L_0x7fb42f5a1600;  1 drivers
v0x56491b970f10_0 .net *"_ivl_122", 0 0, L_0x56491b98d780;  1 drivers
v0x56491b970fd0_0 .net *"_ivl_124", 31 0, L_0x56491b98d9b0;  1 drivers
L_0x7fb42f5a1648 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b9710b0_0 .net *"_ivl_127", 25 0, L_0x7fb42f5a1648;  1 drivers
L_0x7fb42f5a1690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56491b971190_0 .net/2u *"_ivl_128", 31 0, L_0x7fb42f5a1690;  1 drivers
v0x56491b971270_0 .net *"_ivl_130", 0 0, L_0x56491b98daa0;  1 drivers
v0x56491b971330_0 .net *"_ivl_134", 31 0, L_0x56491b98de70;  1 drivers
L_0x7fb42f5a16d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b971520_0 .net *"_ivl_137", 25 0, L_0x7fb42f5a16d8;  1 drivers
L_0x7fb42f5a1720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b971600_0 .net/2u *"_ivl_138", 31 0, L_0x7fb42f5a1720;  1 drivers
v0x56491b9716e0_0 .net *"_ivl_140", 0 0, L_0x56491b98df60;  1 drivers
v0x56491b9717a0_0 .net *"_ivl_143", 5 0, L_0x56491b98e1b0;  1 drivers
L_0x7fb42f5a1768 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56491b971880_0 .net/2u *"_ivl_144", 5 0, L_0x7fb42f5a1768;  1 drivers
v0x56491b971960_0 .net *"_ivl_146", 0 0, L_0x56491b98e250;  1 drivers
v0x56491b971a20_0 .net *"_ivl_149", 5 0, L_0x56491b98e4b0;  1 drivers
L_0x7fb42f5a17b0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56491b971b00_0 .net/2u *"_ivl_150", 5 0, L_0x7fb42f5a17b0;  1 drivers
v0x56491b971be0_0 .net *"_ivl_152", 0 0, L_0x56491b98e550;  1 drivers
v0x56491b971ca0_0 .net *"_ivl_155", 0 0, L_0x56491b98cf00;  1 drivers
v0x56491b971d60_0 .net *"_ivl_159", 1 0, L_0x56491b98e8f0;  1 drivers
L_0x7fb42f5a1138 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56491b971e40_0 .net/2u *"_ivl_16", 5 0, L_0x7fb42f5a1138;  1 drivers
L_0x7fb42f5a17f8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56491b971f20_0 .net/2u *"_ivl_160", 1 0, L_0x7fb42f5a17f8;  1 drivers
v0x56491b972000_0 .net *"_ivl_162", 0 0, L_0x56491b98e9e0;  1 drivers
L_0x7fb42f5a1840 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56491b9720c0_0 .net/2u *"_ivl_164", 5 0, L_0x7fb42f5a1840;  1 drivers
v0x56491b9721a0_0 .net *"_ivl_166", 0 0, L_0x56491b98ec60;  1 drivers
v0x56491b972470_0 .net *"_ivl_169", 0 0, L_0x56491b98ed50;  1 drivers
L_0x7fb42f5a1888 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56491b972530_0 .net/2u *"_ivl_170", 5 0, L_0x7fb42f5a1888;  1 drivers
v0x56491b972610_0 .net *"_ivl_172", 0 0, L_0x56491b98ee60;  1 drivers
v0x56491b9726d0_0 .net *"_ivl_175", 0 0, L_0x56491b98f050;  1 drivers
L_0x7fb42f5a18d0 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56491b972790_0 .net/2u *"_ivl_178", 5 0, L_0x7fb42f5a18d0;  1 drivers
v0x56491b972870_0 .net *"_ivl_180", 0 0, L_0x56491b98f2c0;  1 drivers
L_0x7fb42f5a1918 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56491b972930_0 .net/2u *"_ivl_184", 5 0, L_0x7fb42f5a1918;  1 drivers
v0x56491b972a10_0 .net *"_ivl_186", 0 0, L_0x56491b98f160;  1 drivers
L_0x7fb42f5a1960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56491b972ad0_0 .net/2u *"_ivl_190", 0 0, L_0x7fb42f5a1960;  1 drivers
v0x56491b972bb0_0 .net *"_ivl_20", 31 0, L_0x56491b98af40;  1 drivers
L_0x7fb42f5a19a8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56491b972c90_0 .net/2u *"_ivl_200", 4 0, L_0x7fb42f5a19a8;  1 drivers
v0x56491b972d70_0 .net *"_ivl_203", 4 0, L_0x56491b9900a0;  1 drivers
v0x56491b972e50_0 .net *"_ivl_205", 4 0, L_0x56491b9902c0;  1 drivers
v0x56491b972f30_0 .net *"_ivl_206", 4 0, L_0x56491b990360;  1 drivers
v0x56491b973010_0 .net *"_ivl_213", 0 0, L_0x56491b990920;  1 drivers
L_0x7fb42f5a19f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56491b9730d0_0 .net/2u *"_ivl_214", 31 0, L_0x7fb42f5a19f0;  1 drivers
v0x56491b9731b0_0 .net *"_ivl_216", 31 0, L_0x56491b990a60;  1 drivers
v0x56491b973290_0 .net *"_ivl_218", 31 0, L_0x56491b990d10;  1 drivers
v0x56491b973370_0 .net *"_ivl_220", 31 0, L_0x56491b990ea0;  1 drivers
v0x56491b973450_0 .net *"_ivl_222", 31 0, L_0x56491b9911e0;  1 drivers
L_0x7fb42f5a1180 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b973530_0 .net *"_ivl_23", 25 0, L_0x7fb42f5a1180;  1 drivers
v0x56491b973610_0 .net *"_ivl_235", 0 0, L_0x56491b993000;  1 drivers
L_0x7fb42f5a1b10 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56491b9736d0_0 .net/2u *"_ivl_238", 31 0, L_0x7fb42f5a1b10;  1 drivers
L_0x7fb42f5a11c8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56491b9737b0_0 .net/2u *"_ivl_24", 31 0, L_0x7fb42f5a11c8;  1 drivers
v0x56491b973890_0 .net *"_ivl_243", 15 0, L_0x56491b9934c0;  1 drivers
v0x56491b973970_0 .net *"_ivl_244", 17 0, L_0x56491b993730;  1 drivers
L_0x7fb42f5a1b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56491b973a50_0 .net *"_ivl_247", 1 0, L_0x7fb42f5a1b58;  1 drivers
v0x56491b973b30_0 .net *"_ivl_250", 15 0, L_0x56491b993870;  1 drivers
L_0x7fb42f5a1ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56491b973c10_0 .net *"_ivl_252", 1 0, L_0x7fb42f5a1ba0;  1 drivers
v0x56491b973cf0_0 .net *"_ivl_255", 0 0, L_0x56491b993c80;  1 drivers
L_0x7fb42f5a1be8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56491b973dd0_0 .net/2u *"_ivl_256", 13 0, L_0x7fb42f5a1be8;  1 drivers
L_0x7fb42f5a1c30 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b973eb0_0 .net/2u *"_ivl_258", 13 0, L_0x7fb42f5a1c30;  1 drivers
v0x56491b9743a0_0 .net *"_ivl_26", 0 0, L_0x56491b98b030;  1 drivers
v0x56491b974460_0 .net *"_ivl_260", 13 0, L_0x56491b993f60;  1 drivers
v0x56491b974540_0 .net *"_ivl_28", 31 0, L_0x56491b98b1f0;  1 drivers
L_0x7fb42f5a1210 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b974620_0 .net *"_ivl_31", 25 0, L_0x7fb42f5a1210;  1 drivers
L_0x7fb42f5a1258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56491b974700_0 .net/2u *"_ivl_32", 31 0, L_0x7fb42f5a1258;  1 drivers
v0x56491b9747e0_0 .net *"_ivl_34", 0 0, L_0x56491b98b370;  1 drivers
v0x56491b9748a0_0 .net *"_ivl_4", 31 0, L_0x56491b98aa50;  1 drivers
v0x56491b974980_0 .net *"_ivl_45", 2 0, L_0x56491b98b610;  1 drivers
L_0x7fb42f5a12a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56491b974a60_0 .net/2u *"_ivl_46", 2 0, L_0x7fb42f5a12a0;  1 drivers
v0x56491b974b40_0 .net *"_ivl_51", 2 0, L_0x56491b98b890;  1 drivers
L_0x7fb42f5a12e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56491b974c20_0 .net/2u *"_ivl_52", 2 0, L_0x7fb42f5a12e8;  1 drivers
v0x56491b974d00_0 .net *"_ivl_57", 0 0, L_0x56491b98bc30;  1 drivers
v0x56491b974dc0_0 .net *"_ivl_59", 0 0, L_0x56491b98b820;  1 drivers
v0x56491b974e80_0 .net *"_ivl_61", 0 0, L_0x56491b953d30;  1 drivers
v0x56491b974f40_0 .net *"_ivl_63", 0 0, L_0x56491b8e1380;  1 drivers
v0x56491b975000_0 .net *"_ivl_65", 0 0, L_0x56491b98bed0;  1 drivers
L_0x7fb42f5a1060 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b9750c0_0 .net *"_ivl_7", 25 0, L_0x7fb42f5a1060;  1 drivers
v0x56491b9751a0_0 .net *"_ivl_70", 31 0, L_0x56491b98c1c0;  1 drivers
L_0x7fb42f5a1330 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b975280_0 .net *"_ivl_73", 25 0, L_0x7fb42f5a1330;  1 drivers
L_0x7fb42f5a1378 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56491b975360_0 .net/2u *"_ivl_74", 31 0, L_0x7fb42f5a1378;  1 drivers
v0x56491b975440_0 .net *"_ivl_76", 0 0, L_0x56491b98c2f0;  1 drivers
v0x56491b975500_0 .net *"_ivl_78", 31 0, L_0x56491b98c460;  1 drivers
L_0x7fb42f5a10a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b9755e0_0 .net/2u *"_ivl_8", 31 0, L_0x7fb42f5a10a8;  1 drivers
L_0x7fb42f5a13c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b9756c0_0 .net *"_ivl_81", 25 0, L_0x7fb42f5a13c0;  1 drivers
L_0x7fb42f5a1408 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56491b9757a0_0 .net/2u *"_ivl_82", 31 0, L_0x7fb42f5a1408;  1 drivers
v0x56491b975880_0 .net *"_ivl_84", 0 0, L_0x56491b98c5f0;  1 drivers
v0x56491b975940_0 .net *"_ivl_87", 0 0, L_0x56491b98c760;  1 drivers
v0x56491b975a20_0 .net *"_ivl_88", 31 0, L_0x56491b98c500;  1 drivers
L_0x7fb42f5a1450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b975b00_0 .net *"_ivl_91", 30 0, L_0x7fb42f5a1450;  1 drivers
L_0x7fb42f5a1498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56491b975be0_0 .net/2u *"_ivl_92", 31 0, L_0x7fb42f5a1498;  1 drivers
v0x56491b975cc0_0 .net *"_ivl_94", 0 0, L_0x56491b98ca60;  1 drivers
v0x56491b975d80_0 .net *"_ivl_97", 0 0, L_0x56491b98cc90;  1 drivers
v0x56491b975e40_0 .net "active", 0 0, L_0x56491b994430;  alias, 1 drivers
v0x56491b975f00_0 .net "alu_op1", 31 0, L_0x56491b991db0;  1 drivers
v0x56491b975fc0_0 .net "alu_op2", 31 0, L_0x56491b991f00;  1 drivers
v0x56491b976080_0 .net "alui_instr", 0 0, L_0x56491b98b6b0;  1 drivers
v0x56491b976140_0 .net "b_flag", 0 0, v0x56491b96c250_0;  1 drivers
v0x56491b9761e0_0 .net "b_imm", 17 0, L_0x56491b993b40;  1 drivers
v0x56491b9762a0_0 .net "b_offset", 31 0, L_0x56491b9940f0;  1 drivers
v0x56491b976380_0 .net "clk", 0 0, v0x56491b9793f0_0;  1 drivers
v0x56491b976420_0 .net "clk_enable", 0 0, v0x56491b979490_0;  1 drivers
v0x56491b9764c0_0 .var "cpu_active", 0 0;
v0x56491b976560_0 .net "curr_addr", 31 0, v0x56491b96d7b0_0;  1 drivers
v0x56491b976650_0 .net "curr_addr_p4", 31 0, L_0x56491b9932c0;  1 drivers
v0x56491b976710_0 .net "data_address", 31 0, L_0x56491b992000;  alias, 1 drivers
v0x56491b9767f0_0 .net "data_read", 0 0, L_0x56491b98fb80;  alias, 1 drivers
v0x56491b9768b0_0 .net "data_readdata", 31 0, v0x56491b979710_0;  1 drivers
v0x56491b976990_0 .net "data_write", 0 0, L_0x56491b98f9a0;  alias, 1 drivers
v0x56491b976a50_0 .net "data_writedata", 31 0, L_0x56491b991cf0;  alias, 1 drivers
v0x56491b976b30_0 .net "funct_code", 5 0, L_0x56491b98a9b0;  1 drivers
v0x56491b976c10_0 .net "hi_out", 31 0, v0x56491b96dea0_0;  1 drivers
v0x56491b976d00_0 .net "hl_reg_enable", 0 0, L_0x56491b993070;  1 drivers
v0x56491b976da0_0 .net "instr_address", 31 0, L_0x56491b993360;  alias, 1 drivers
v0x56491b976e60_0 .net "instr_opcode", 5 0, L_0x56491b98a910;  1 drivers
v0x56491b976f40_0 .net "instr_readdata", 31 0, v0x56491b979ae0_0;  1 drivers
v0x56491b977000_0 .net "j_imm", 0 0, L_0x56491b98dce0;  1 drivers
v0x56491b9770a0_0 .net "j_reg", 0 0, L_0x56491b98e430;  1 drivers
v0x56491b977160_0 .net "l_type", 0 0, L_0x56491b98ba40;  1 drivers
v0x56491b977220_0 .net "link_const", 0 0, L_0x56491b98cda0;  1 drivers
v0x56491b9772e0_0 .net "link_reg", 0 0, L_0x56491b98d530;  1 drivers
v0x56491b9773a0_0 .net "lo_out", 31 0, v0x56491b96e6f0_0;  1 drivers
v0x56491b977490_0 .net "lw", 0 0, L_0x56491b98ad20;  1 drivers
v0x56491b977530_0 .net "mem_read", 0 0, L_0x56491b951e70;  1 drivers
v0x56491b9775f0_0 .net "mem_to_reg", 0 0, L_0x56491b953030;  1 drivers
v0x56491b977ec0_0 .net "mem_write", 0 0, L_0x56491b98c0a0;  1 drivers
v0x56491b977f80_0 .net "memaddroffset", 31 0, v0x56491b96c720_0;  1 drivers
v0x56491b978070_0 .net "mfhi", 0 0, L_0x56491b98f3b0;  1 drivers
v0x56491b978110_0 .net "mflo", 0 0, L_0x56491b98f8e0;  1 drivers
v0x56491b9781d0_0 .net "movefrom", 0 0, L_0x56491b9482c0;  1 drivers
v0x56491b978290_0 .net "muldiv", 0 0, L_0x56491b98f200;  1 drivers
v0x56491b978350_0 .var "next_instr_addr", 31 0;
v0x56491b978440_0 .net "pc_enable", 0 0, L_0x56491b9945b0;  1 drivers
v0x56491b978510_0 .net "r_format", 0 0, L_0x56491b98ab80;  1 drivers
v0x56491b9785b0_0 .net "reg_a_read_data", 31 0, L_0x56491b990b00;  1 drivers
v0x56491b978680_0 .net "reg_a_read_index", 4 0, L_0x56491b98fd50;  1 drivers
v0x56491b978750_0 .net "reg_b_read_data", 31 0, L_0x56491b991b70;  1 drivers
v0x56491b978820_0 .net "reg_b_read_index", 4 0, L_0x56491b98ffb0;  1 drivers
v0x56491b9788f0_0 .net "reg_dst", 0 0, L_0x56491b90c210;  1 drivers
v0x56491b978990_0 .net "reg_write", 0 0, L_0x56491b98bfe0;  1 drivers
v0x56491b978a50_0 .net "reg_write_data", 31 0, L_0x56491b991370;  1 drivers
v0x56491b978b40_0 .net "reg_write_enable", 0 0, L_0x56491b990810;  1 drivers
v0x56491b978c10_0 .net "reg_write_index", 4 0, L_0x56491b990680;  1 drivers
v0x56491b978ce0_0 .net "register_v0", 31 0, L_0x56491b991c80;  alias, 1 drivers
v0x56491b978db0_0 .net "reset", 0 0, v0x56491b979c70_0;  1 drivers
v0x56491b978ee0_0 .net "result", 31 0, v0x56491b96cb80_0;  1 drivers
v0x56491b978fb0_0 .net "result_hi", 31 0, v0x56491b96c480_0;  1 drivers
v0x56491b979050_0 .net "result_lo", 31 0, v0x56491b96c640_0;  1 drivers
v0x56491b9790f0_0 .net "sw", 0 0, L_0x56491b98ae60;  1 drivers
E_0x56491b955af0/0 .event anyedge, v0x56491b96c250_0, v0x56491b976650_0, v0x56491b9762a0_0, v0x56491b977000_0;
E_0x56491b955af0/1 .event anyedge, v0x56491b96c560_0, v0x56491b9770a0_0, v0x56491b96f5f0_0;
E_0x56491b955af0 .event/or E_0x56491b955af0/0, E_0x56491b955af0/1;
L_0x56491b98a910 .part v0x56491b979ae0_0, 26, 6;
L_0x56491b98a9b0 .part v0x56491b979ae0_0, 0, 6;
L_0x56491b98aa50 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a1060;
L_0x56491b98ab80 .cmp/eq 32, L_0x56491b98aa50, L_0x7fb42f5a10a8;
L_0x56491b98ad20 .cmp/eq 6, L_0x56491b98a910, L_0x7fb42f5a10f0;
L_0x56491b98ae60 .cmp/eq 6, L_0x56491b98a910, L_0x7fb42f5a1138;
L_0x56491b98af40 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a1180;
L_0x56491b98b030 .cmp/eq 32, L_0x56491b98af40, L_0x7fb42f5a11c8;
L_0x56491b98b1f0 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a1210;
L_0x56491b98b370 .cmp/eq 32, L_0x56491b98b1f0, L_0x7fb42f5a1258;
L_0x56491b98b610 .part L_0x56491b98a910, 3, 3;
L_0x56491b98b6b0 .cmp/eq 3, L_0x56491b98b610, L_0x7fb42f5a12a0;
L_0x56491b98b890 .part L_0x56491b98a910, 3, 3;
L_0x56491b98ba40 .cmp/eq 3, L_0x56491b98b890, L_0x7fb42f5a12e8;
L_0x56491b98bc30 .reduce/nor L_0x56491b98f200;
L_0x56491b98c1c0 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a1330;
L_0x56491b98c2f0 .cmp/eq 32, L_0x56491b98c1c0, L_0x7fb42f5a1378;
L_0x56491b98c460 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a13c0;
L_0x56491b98c5f0 .cmp/eq 32, L_0x56491b98c460, L_0x7fb42f5a1408;
L_0x56491b98c760 .part v0x56491b979ae0_0, 20, 1;
L_0x56491b98c500 .concat [ 1 31 0 0], L_0x56491b98c760, L_0x7fb42f5a1450;
L_0x56491b98ca60 .cmp/eq 32, L_0x56491b98c500, L_0x7fb42f5a1498;
L_0x56491b98cf70 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a14e0;
L_0x56491b98d060 .cmp/eq 32, L_0x56491b98cf70, L_0x7fb42f5a1528;
L_0x56491b98d270 .part v0x56491b979ae0_0, 0, 6;
L_0x56491b98d310 .cmp/eq 6, L_0x56491b98d270, L_0x7fb42f5a1570;
L_0x56491b98d690 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a15b8;
L_0x56491b98d780 .cmp/eq 32, L_0x56491b98d690, L_0x7fb42f5a1600;
L_0x56491b98d9b0 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a1648;
L_0x56491b98daa0 .cmp/eq 32, L_0x56491b98d9b0, L_0x7fb42f5a1690;
L_0x56491b98de70 .concat [ 6 26 0 0], L_0x56491b98a910, L_0x7fb42f5a16d8;
L_0x56491b98df60 .cmp/eq 32, L_0x56491b98de70, L_0x7fb42f5a1720;
L_0x56491b98e1b0 .part v0x56491b979ae0_0, 0, 6;
L_0x56491b98e250 .cmp/eq 6, L_0x56491b98e1b0, L_0x7fb42f5a1768;
L_0x56491b98e4b0 .part v0x56491b979ae0_0, 0, 6;
L_0x56491b98e550 .cmp/eq 6, L_0x56491b98e4b0, L_0x7fb42f5a17b0;
L_0x56491b98e8f0 .part L_0x56491b98a9b0, 3, 2;
L_0x56491b98e9e0 .cmp/eq 2, L_0x56491b98e8f0, L_0x7fb42f5a17f8;
L_0x56491b98ec60 .cmp/eq 6, L_0x56491b98a9b0, L_0x7fb42f5a1840;
L_0x56491b98ee60 .cmp/eq 6, L_0x56491b98a9b0, L_0x7fb42f5a1888;
L_0x56491b98f2c0 .cmp/eq 6, L_0x56491b98a9b0, L_0x7fb42f5a18d0;
L_0x56491b98f160 .cmp/eq 6, L_0x56491b98a9b0, L_0x7fb42f5a1918;
L_0x56491b98f9a0 .functor MUXZ 1, L_0x7fb42f5a1960, L_0x56491b98c0a0, L_0x56491b994430, C4<>;
L_0x56491b98fd50 .part v0x56491b979ae0_0, 21, 5;
L_0x56491b98ffb0 .part v0x56491b979ae0_0, 16, 5;
L_0x56491b9900a0 .part v0x56491b979ae0_0, 11, 5;
L_0x56491b9902c0 .part v0x56491b979ae0_0, 16, 5;
L_0x56491b990360 .functor MUXZ 5, L_0x56491b9902c0, L_0x56491b9900a0, L_0x56491b90c210, C4<>;
L_0x56491b990680 .functor MUXZ 5, L_0x56491b990360, L_0x7fb42f5a19a8, L_0x56491b98cda0, C4<>;
L_0x56491b990a60 .arith/sum 32, L_0x56491b9932c0, L_0x7fb42f5a19f0;
L_0x56491b990d10 .functor MUXZ 32, v0x56491b96cb80_0, v0x56491b979710_0, L_0x56491b953030, C4<>;
L_0x56491b990ea0 .functor MUXZ 32, L_0x56491b990d10, v0x56491b96e6f0_0, L_0x56491b98f8e0, C4<>;
L_0x56491b9911e0 .functor MUXZ 32, L_0x56491b990ea0, v0x56491b96dea0_0, L_0x56491b98f3b0, C4<>;
L_0x56491b991370 .functor MUXZ 32, L_0x56491b9911e0, L_0x56491b990a60, L_0x56491b990920, C4<>;
L_0x56491b9932c0 .arith/sum 32, v0x56491b96d7b0_0, L_0x7fb42f5a1b10;
L_0x56491b9934c0 .part v0x56491b979ae0_0, 0, 16;
L_0x56491b993730 .concat [ 16 2 0 0], L_0x56491b9934c0, L_0x7fb42f5a1b58;
L_0x56491b993870 .part L_0x56491b993730, 0, 16;
L_0x56491b993b40 .concat [ 2 16 0 0], L_0x7fb42f5a1ba0, L_0x56491b993870;
L_0x56491b993c80 .part L_0x56491b993b40, 17, 1;
L_0x56491b993f60 .functor MUXZ 14, L_0x7fb42f5a1c30, L_0x7fb42f5a1be8, L_0x56491b993c80, C4<>;
L_0x56491b9940f0 .concat [ 18 14 0 0], L_0x56491b993b40, L_0x56491b993f60;
S_0x56491b96b840 .scope module, "cpu_alu" "alu" 8 158, 4 1 0, S_0x56491b96b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56491b96bbe0_0 .net *"_ivl_10", 15 0, L_0x56491b9929c0;  1 drivers
L_0x7fb42f5a1ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56491b96bce0_0 .net/2u *"_ivl_14", 15 0, L_0x7fb42f5a1ac8;  1 drivers
v0x56491b96bdc0_0 .net *"_ivl_17", 15 0, L_0x56491b992c30;  1 drivers
v0x56491b96be80_0 .net *"_ivl_5", 0 0, L_0x56491b9922a0;  1 drivers
v0x56491b96bf60_0 .net *"_ivl_6", 15 0, L_0x56491b992340;  1 drivers
v0x56491b96c090_0 .net *"_ivl_9", 15 0, L_0x56491b992710;  1 drivers
v0x56491b96c170_0 .net "addr_rt", 4 0, L_0x56491b992f60;  1 drivers
v0x56491b96c250_0 .var "b_flag", 0 0;
v0x56491b96c310_0 .net "funct", 5 0, L_0x56491b992200;  1 drivers
v0x56491b96c480_0 .var "hi", 31 0;
v0x56491b96c560_0 .net "instructionword", 31 0, v0x56491b979ae0_0;  alias, 1 drivers
v0x56491b96c640_0 .var "lo", 31 0;
v0x56491b96c720_0 .var "memaddroffset", 31 0;
v0x56491b96c800_0 .var "multresult", 63 0;
v0x56491b96c8e0_0 .net "op1", 31 0, L_0x56491b991db0;  alias, 1 drivers
v0x56491b96c9c0_0 .net "op2", 31 0, L_0x56491b991f00;  alias, 1 drivers
v0x56491b96caa0_0 .net "opcode", 5 0, L_0x56491b992160;  1 drivers
v0x56491b96cb80_0 .var "result", 31 0;
v0x56491b96cc60_0 .net "shamt", 4 0, L_0x56491b992e60;  1 drivers
v0x56491b96cd40_0 .net/s "sign_op1", 31 0, L_0x56491b991db0;  alias, 1 drivers
v0x56491b96ce00_0 .net/s "sign_op2", 31 0, L_0x56491b991f00;  alias, 1 drivers
v0x56491b96ced0_0 .net "simmediatedata", 31 0, L_0x56491b992aa0;  1 drivers
v0x56491b96cf90_0 .net "simmediatedatas", 31 0, L_0x56491b992aa0;  alias, 1 drivers
v0x56491b96d080_0 .net "uimmediatedata", 31 0, L_0x56491b992d20;  1 drivers
v0x56491b96d140_0 .net "unsign_op1", 31 0, L_0x56491b991db0;  alias, 1 drivers
v0x56491b96d200_0 .net "unsign_op2", 31 0, L_0x56491b991f00;  alias, 1 drivers
v0x56491b96d310_0 .var "unsigned_result", 31 0;
E_0x56491b955ec0/0 .event anyedge, v0x56491b96caa0_0, v0x56491b96c310_0, v0x56491b96c9c0_0, v0x56491b96cc60_0;
E_0x56491b955ec0/1 .event anyedge, v0x56491b96c8e0_0, v0x56491b96c800_0, v0x56491b96c170_0, v0x56491b96ced0_0;
E_0x56491b955ec0/2 .event anyedge, v0x56491b96d080_0, v0x56491b96d310_0;
E_0x56491b955ec0 .event/or E_0x56491b955ec0/0, E_0x56491b955ec0/1, E_0x56491b955ec0/2;
L_0x56491b992160 .part v0x56491b979ae0_0, 26, 6;
L_0x56491b992200 .part v0x56491b979ae0_0, 0, 6;
L_0x56491b9922a0 .part v0x56491b979ae0_0, 15, 1;
LS_0x56491b992340_0_0 .concat [ 1 1 1 1], L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0;
LS_0x56491b992340_0_4 .concat [ 1 1 1 1], L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0;
LS_0x56491b992340_0_8 .concat [ 1 1 1 1], L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0;
LS_0x56491b992340_0_12 .concat [ 1 1 1 1], L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0, L_0x56491b9922a0;
L_0x56491b992340 .concat [ 4 4 4 4], LS_0x56491b992340_0_0, LS_0x56491b992340_0_4, LS_0x56491b992340_0_8, LS_0x56491b992340_0_12;
L_0x56491b992710 .part v0x56491b979ae0_0, 0, 16;
L_0x56491b9929c0 .concat [ 16 0 0 0], L_0x56491b992710;
L_0x56491b992aa0 .concat [ 16 16 0 0], L_0x56491b9929c0, L_0x56491b992340;
L_0x56491b992c30 .part v0x56491b979ae0_0, 0, 16;
L_0x56491b992d20 .concat [ 16 16 0 0], L_0x56491b992c30, L_0x7fb42f5a1ac8;
L_0x56491b992e60 .part v0x56491b979ae0_0, 6, 5;
L_0x56491b992f60 .part v0x56491b979ae0_0, 16, 5;
S_0x56491b96d540 .scope module, "cpu_pc" "pc" 8 235, 9 1 0, S_0x56491b96b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56491b96d6f0_0 .net "clk", 0 0, v0x56491b9793f0_0;  alias, 1 drivers
v0x56491b96d7b0_0 .var "curr_addr", 31 0;
v0x56491b96d890_0 .net "enable", 0 0, L_0x56491b9945b0;  alias, 1 drivers
v0x56491b96d930_0 .net "next_addr", 31 0, v0x56491b978350_0;  1 drivers
v0x56491b96da10_0 .net "reset", 0 0, v0x56491b979c70_0;  alias, 1 drivers
S_0x56491b96dbc0 .scope module, "hi" "hl_reg" 8 185, 10 1 0, S_0x56491b96b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56491b96ddd0_0 .net "clk", 0 0, v0x56491b9793f0_0;  alias, 1 drivers
v0x56491b96dea0_0 .var "data", 31 0;
v0x56491b96df60_0 .net "data_in", 31 0, v0x56491b96c480_0;  alias, 1 drivers
v0x56491b96e060_0 .net "data_out", 31 0, v0x56491b96dea0_0;  alias, 1 drivers
v0x56491b96e120_0 .net "enable", 0 0, L_0x56491b993070;  alias, 1 drivers
v0x56491b96e230_0 .net "reset", 0 0, v0x56491b979c70_0;  alias, 1 drivers
S_0x56491b96e380 .scope module, "lo" "hl_reg" 8 177, 10 1 0, S_0x56491b96b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56491b96e5e0_0 .net "clk", 0 0, v0x56491b9793f0_0;  alias, 1 drivers
v0x56491b96e6f0_0 .var "data", 31 0;
v0x56491b96e7d0_0 .net "data_in", 31 0, v0x56491b96c640_0;  alias, 1 drivers
v0x56491b96e8a0_0 .net "data_out", 31 0, v0x56491b96e6f0_0;  alias, 1 drivers
v0x56491b96e960_0 .net "enable", 0 0, L_0x56491b993070;  alias, 1 drivers
v0x56491b96ea50_0 .net "reset", 0 0, v0x56491b979c70_0;  alias, 1 drivers
S_0x56491b96ebc0 .scope module, "register" "regfile" 8 124, 11 1 0, S_0x56491b96b4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56491b990b00 .functor BUFZ 32, L_0x56491b991710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56491b991b70 .functor BUFZ 32, L_0x56491b991990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56491b96fa50_2 .array/port v0x56491b96fa50, 2;
L_0x56491b991c80 .functor BUFZ 32, v0x56491b96fa50_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56491b96ef00_0 .net *"_ivl_0", 31 0, L_0x56491b991710;  1 drivers
v0x56491b96f000_0 .net *"_ivl_10", 6 0, L_0x56491b991a30;  1 drivers
L_0x7fb42f5a1a80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56491b96f0e0_0 .net *"_ivl_13", 1 0, L_0x7fb42f5a1a80;  1 drivers
v0x56491b96f1a0_0 .net *"_ivl_2", 6 0, L_0x56491b9917b0;  1 drivers
L_0x7fb42f5a1a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56491b96f280_0 .net *"_ivl_5", 1 0, L_0x7fb42f5a1a38;  1 drivers
v0x56491b96f3b0_0 .net *"_ivl_8", 31 0, L_0x56491b991990;  1 drivers
v0x56491b96f490_0 .net "r_clk", 0 0, v0x56491b9793f0_0;  alias, 1 drivers
v0x56491b96f530_0 .net "r_clk_enable", 0 0, v0x56491b979490_0;  alias, 1 drivers
v0x56491b96f5f0_0 .net "read_data1", 31 0, L_0x56491b990b00;  alias, 1 drivers
v0x56491b96f6d0_0 .net "read_data2", 31 0, L_0x56491b991b70;  alias, 1 drivers
v0x56491b96f7b0_0 .net "read_reg1", 4 0, L_0x56491b98fd50;  alias, 1 drivers
v0x56491b96f890_0 .net "read_reg2", 4 0, L_0x56491b98ffb0;  alias, 1 drivers
v0x56491b96f970_0 .net "register_v0", 31 0, L_0x56491b991c80;  alias, 1 drivers
v0x56491b96fa50 .array "registers", 0 31, 31 0;
v0x56491b970020_0 .net "reset", 0 0, v0x56491b979c70_0;  alias, 1 drivers
v0x56491b9700c0_0 .net "write_control", 0 0, L_0x56491b990810;  alias, 1 drivers
v0x56491b970180_0 .net "write_data", 31 0, L_0x56491b991370;  alias, 1 drivers
v0x56491b970370_0 .net "write_reg", 4 0, L_0x56491b990680;  alias, 1 drivers
L_0x56491b991710 .array/port v0x56491b96fa50, L_0x56491b9917b0;
L_0x56491b9917b0 .concat [ 5 2 0 0], L_0x56491b98fd50, L_0x7fb42f5a1a38;
L_0x56491b991990 .array/port v0x56491b96fa50, L_0x56491b991a30;
L_0x56491b991a30 .concat [ 5 2 0 0], L_0x56491b98ffb0, L_0x7fb42f5a1a80;
    .scope S_0x56491b939570;
T_0 ;
    %wait E_0x56491b8ab0f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %load/vec4 v0x56491b968fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %jmp T_0.22;
T_0.0 ;
    %load/vec4 v0x56491b9688a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_0.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.43, 6;
    %jmp T_0.44;
T_0.23 ;
    %load/vec4 v0x56491b969300_0;
    %ix/getv 4, v0x56491b969160_0;
    %shiftl 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.24 ;
    %load/vec4 v0x56491b969300_0;
    %ix/getv 4, v0x56491b969160_0;
    %shiftr 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.25 ;
    %load/vec4 v0x56491b969300_0;
    %ix/getv 4, v0x56491b969160_0;
    %shiftr/s 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.26 ;
    %load/vec4 v0x56491b969300_0;
    %load/vec4 v0x56491b9695e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.27 ;
    %load/vec4 v0x56491b969300_0;
    %load/vec4 v0x56491b9695e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.28 ;
    %load/vec4 v0x56491b969300_0;
    %load/vec4 v0x56491b9695e0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.29 ;
    %load/vec4 v0x56491b969240_0;
    %pad/s 64;
    %load/vec4 v0x56491b969300_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56491b968d00_0, 0, 64;
    %load/vec4 v0x56491b968d00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56491b968980_0, 0, 32;
    %load/vec4 v0x56491b968d00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56491b968b40_0, 0, 32;
    %jmp T_0.44;
T_0.30 ;
    %load/vec4 v0x56491b9695e0_0;
    %pad/u 64;
    %load/vec4 v0x56491b9696a0_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56491b968d00_0, 0, 64;
    %load/vec4 v0x56491b968d00_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56491b968980_0, 0, 32;
    %load/vec4 v0x56491b968d00_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56491b968b40_0, 0, 32;
    %jmp T_0.44;
T_0.31 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b969300_0;
    %mod/s;
    %store/vec4 v0x56491b968980_0, 0, 32;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b969300_0;
    %div/s;
    %store/vec4 v0x56491b968b40_0, 0, 32;
    %jmp T_0.44;
T_0.32 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %mod;
    %store/vec4 v0x56491b968980_0, 0, 32;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %div;
    %store/vec4 v0x56491b968b40_0, 0, 32;
    %jmp T_0.44;
T_0.33 ;
    %load/vec4 v0x56491b968de0_0;
    %store/vec4 v0x56491b968980_0, 0, 32;
    %jmp T_0.44;
T_0.34 ;
    %load/vec4 v0x56491b968de0_0;
    %store/vec4 v0x56491b968b40_0, 0, 32;
    %jmp T_0.44;
T_0.35 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b969300_0;
    %add;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.36 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %add;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.37 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %sub;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.38 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %and;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.39 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %or;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.40 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %xor;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.41 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %or;
    %inv;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.42 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b969300_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_0.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.46, 8;
T_0.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.46, 8;
 ; End of false expr.
    %blend;
T_0.46;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.43 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9696a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.48, 8;
T_0.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.48, 8;
 ; End of false expr.
    %blend;
T_0.48;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.44;
T_0.44 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.1 ;
    %load/vec4 v0x56491b968700_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_0.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_0.52, 6;
    %jmp T_0.53;
T_0.49 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.55;
T_0.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.55 ;
    %jmp T_0.53;
T_0.50 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.57;
T_0.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.57 ;
    %jmp T_0.53;
T_0.51 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.59;
T_0.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.59 ;
    %jmp T_0.53;
T_0.52 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_0.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.61;
T_0.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.61 ;
    %jmp T_0.53;
T_0.53 ;
    %pop/vec4 1;
    %jmp T_0.22;
T_0.2 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b969300_0;
    %cmp/e;
    %jmp/0xz  T_0.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.63;
T_0.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.63 ;
    %jmp T_0.22;
T_0.3 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b968ec0_0;
    %cmp/ne;
    %jmp/0xz  T_0.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.65;
T_0.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.65 ;
    %jmp T_0.22;
T_0.4 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_0.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.67;
T_0.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.67 ;
    %jmp T_0.22;
T_0.5 ;
    %load/vec4 v0x56491b969240_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
    %jmp T_0.69;
T_0.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9687e0_0, 0, 1;
T_0.69 ;
    %jmp T_0.22;
T_0.6 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.7 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.8 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.71, 8;
T_0.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.71, 8;
 ; End of false expr.
    %blend;
T_0.71;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.9 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b969460_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_0.73, 8;
T_0.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_0.73, 8;
 ; End of false expr.
    %blend;
T_0.73;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.10 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b969520_0;
    %and;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.11 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b969520_0;
    %or;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.12 ;
    %load/vec4 v0x56491b9695e0_0;
    %load/vec4 v0x56491b969520_0;
    %xor;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.13 ;
    %load/vec4 v0x56491b969520_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56491b9697b0_0, 0, 32;
    %jmp T_0.22;
T_0.14 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.15 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.16 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.17 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.18 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.19 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.20 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.21 ;
    %load/vec4 v0x56491b969240_0;
    %load/vec4 v0x56491b9693a0_0;
    %add;
    %store/vec4 v0x56491b968c20_0, 0, 32;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56491b9697b0_0;
    %store/vec4 v0x56491b969080_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x56491b94bd90;
T_1 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56491b96a090_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x56491b96a260_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56491b96a320_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x56491b969c00_0, 0, 16;
    %load/vec4 v0x56491b96a090_0;
    %load/vec4 v0x56491b96a260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56491b96a320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56491b969c00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56491b969cc0_0, 0, 32;
    %vpi_call/w 3 33 "$display", "%b", v0x56491b969cc0_0 {0 0 0};
    %load/vec4 v0x56491b969cc0_0;
    %store/vec4 v0x56491b969da0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x56491b969f30_0, 0, 32;
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x56491b969fd0_0, 0, 32;
    %delay 1, 0;
    %vpi_call/w 3 38 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 39 "$display", "%h", v0x56491b96a170_0 {0 0 0};
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x56491b96a400_0, 0, 26;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x56491b969aa0_0, 0, 6;
    %load/vec4 v0x56491b96a400_0;
    %load/vec4 v0x56491b969aa0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56491b969da0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56491b96a260_0, 0, 5;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x56491b96a320_0, 0, 5;
    %delay 1, 0;
    %vpi_call/w 3 48 "$display", "-------------------------------------" {0 0 0};
    %vpi_call/w 3 49 "$display", "unsigned of result = %d", v0x56491b96a170_0 {0 0 0};
    %load/vec4 v0x56491b96a170_0;
    %vpi_call/w 3 50 "$display", "signed of result = %d", S<0,vec4,s32> {1 0 0};
    %load/vec4 v0x56491b969b60_0;
    %load/vec4 v0x56491b969e60_0;
    %vpi_call/w 3 51 "$display", "hi=%h, lo = %h", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 52 "$display", "b flag is %b", v0x56491b9699e0_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56491b96ebc0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56491b96fa50, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x56491b96ebc0;
T_3 ;
    %wait E_0x56491b8ac1a0;
    %load/vec4 v0x56491b970020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56491b96f530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56491b9700c0_0;
    %load/vec4 v0x56491b970370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x56491b970180_0;
    %load/vec4 v0x56491b970370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56491b96fa50, 0, 4;
T_3.4 ;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56491b96b840;
T_4 ;
    %wait E_0x56491b955ec0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %load/vec4 v0x56491b96caa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %jmp T_4.22;
T_4.0 ;
    %load/vec4 v0x56491b96c310_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %jmp T_4.44;
T_4.23 ;
    %load/vec4 v0x56491b96ce00_0;
    %ix/getv 4, v0x56491b96cc60_0;
    %shiftl 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.24 ;
    %load/vec4 v0x56491b96ce00_0;
    %ix/getv 4, v0x56491b96cc60_0;
    %shiftr 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.25 ;
    %load/vec4 v0x56491b96ce00_0;
    %ix/getv 4, v0x56491b96cc60_0;
    %shiftr/s 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.26 ;
    %load/vec4 v0x56491b96ce00_0;
    %load/vec4 v0x56491b96d140_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.27 ;
    %load/vec4 v0x56491b96ce00_0;
    %load/vec4 v0x56491b96d140_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.28 ;
    %load/vec4 v0x56491b96ce00_0;
    %load/vec4 v0x56491b96d140_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.29 ;
    %load/vec4 v0x56491b96cd40_0;
    %pad/s 64;
    %load/vec4 v0x56491b96ce00_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56491b96c800_0, 0, 64;
    %load/vec4 v0x56491b96c800_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56491b96c480_0, 0, 32;
    %load/vec4 v0x56491b96c800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56491b96c640_0, 0, 32;
    %jmp T_4.44;
T_4.30 ;
    %load/vec4 v0x56491b96d140_0;
    %pad/u 64;
    %load/vec4 v0x56491b96d200_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56491b96c800_0, 0, 64;
    %load/vec4 v0x56491b96c800_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56491b96c480_0, 0, 32;
    %load/vec4 v0x56491b96c800_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56491b96c640_0, 0, 32;
    %jmp T_4.44;
T_4.31 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ce00_0;
    %mod/s;
    %store/vec4 v0x56491b96c480_0, 0, 32;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ce00_0;
    %div/s;
    %store/vec4 v0x56491b96c640_0, 0, 32;
    %jmp T_4.44;
T_4.32 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %mod;
    %store/vec4 v0x56491b96c480_0, 0, 32;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %div;
    %store/vec4 v0x56491b96c640_0, 0, 32;
    %jmp T_4.44;
T_4.33 ;
    %load/vec4 v0x56491b96c8e0_0;
    %store/vec4 v0x56491b96c480_0, 0, 32;
    %jmp T_4.44;
T_4.34 ;
    %load/vec4 v0x56491b96c8e0_0;
    %store/vec4 v0x56491b96c640_0, 0, 32;
    %jmp T_4.44;
T_4.35 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ce00_0;
    %add;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.36 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %add;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.37 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %sub;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.38 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %and;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.39 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %or;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.40 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %xor;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.41 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %or;
    %inv;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.42 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ce00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.46, 8;
T_4.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.46, 8;
 ; End of false expr.
    %blend;
T_4.46;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.43 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d200_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.48, 8;
T_4.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.48, 8;
 ; End of false expr.
    %blend;
T_4.48;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.44;
T_4.44 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.1 ;
    %load/vec4 v0x56491b96c170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %jmp T_4.53;
T_4.49 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.55;
T_4.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.55 ;
    %jmp T_4.53;
T_4.50 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.57;
T_4.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.57 ;
    %jmp T_4.53;
T_4.51 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.59;
T_4.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.59 ;
    %jmp T_4.53;
T_4.52 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.61;
T_4.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.61 ;
    %jmp T_4.53;
T_4.53 ;
    %pop/vec4 1;
    %jmp T_4.22;
T_4.2 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ce00_0;
    %cmp/e;
    %jmp/0xz  T_4.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.63;
T_4.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.63 ;
    %jmp T_4.22;
T_4.3 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96c9c0_0;
    %cmp/ne;
    %jmp/0xz  T_4.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.65;
T_4.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.65 ;
    %jmp T_4.22;
T_4.4 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_4.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.67;
T_4.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.67 ;
    %jmp T_4.22;
T_4.5 ;
    %load/vec4 v0x56491b96cd40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_4.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
    %jmp T_4.69;
T_4.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b96c250_0, 0, 1;
T_4.69 ;
    %jmp T_4.22;
T_4.6 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.7 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.8 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.71, 8;
T_4.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.71, 8;
 ; End of false expr.
    %blend;
T_4.71;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.9 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96cf90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.73, 8;
T_4.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.73, 8;
 ; End of false expr.
    %blend;
T_4.73;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.10 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d080_0;
    %and;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.11 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d080_0;
    %or;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.12 ;
    %load/vec4 v0x56491b96d140_0;
    %load/vec4 v0x56491b96d080_0;
    %xor;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x56491b96d080_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56491b96d310_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v0x56491b96cd40_0;
    %load/vec4 v0x56491b96ced0_0;
    %add;
    %store/vec4 v0x56491b96c720_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56491b96d310_0;
    %store/vec4 v0x56491b96cb80_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x56491b96e380;
T_5 ;
    %wait E_0x56491b8ac1a0;
    %load/vec4 v0x56491b96ea50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56491b96e6f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56491b96e960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56491b96e7d0_0;
    %assign/vec4 v0x56491b96e6f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56491b96dbc0;
T_6 ;
    %wait E_0x56491b8ac1a0;
    %load/vec4 v0x56491b96e230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56491b96dea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x56491b96e120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x56491b96df60_0;
    %assign/vec4 v0x56491b96dea0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56491b96d540;
T_7 ;
    %wait E_0x56491b8ac1a0;
    %load/vec4 v0x56491b96da10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56491b96d7b0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56491b96d890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56491b96d930_0;
    %assign/vec4 v0x56491b96d7b0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56491b96b4d0;
T_8 ;
    %wait E_0x56491b8ac1a0;
    %vpi_call/w 8 115 "$display", "reset=%h", v0x56491b978db0_0 {0 0 0};
    %vpi_call/w 8 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56491b976f40_0, v0x56491b975e40_0, v0x56491b978990_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56491b978680_0, v0x56491b978820_0 {0 0 0};
    %vpi_call/w 8 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56491b9785b0_0, v0x56491b978750_0 {0 0 0};
    %vpi_call/w 8 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56491b978a50_0, v0x56491b978ee0_0, v0x56491b978c10_0 {0 0 0};
    %vpi_call/w 8 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56491b978290_0, v0x56491b979050_0, v0x56491b978fb0_0, v0x56491b9773a0_0, v0x56491b976c10_0 {0 0 0};
    %vpi_call/w 8 121 "$display", "pc=%h", v0x56491b976560_0 {0 0 0};
    %jmp T_8;
    .thread T_8;
    .scope S_0x56491b96b4d0;
T_9 ;
    %wait E_0x56491b955af0;
    %load/vec4 v0x56491b976140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56491b976650_0;
    %load/vec4 v0x56491b9762a0_0;
    %add;
    %store/vec4 v0x56491b978350_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56491b977000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x56491b976650_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56491b976f40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56491b978350_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x56491b9770a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x56491b9785b0_0;
    %store/vec4 v0x56491b978350_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x56491b976650_0;
    %store/vec4 v0x56491b978350_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x56491b96b4d0;
T_10 ;
    %wait E_0x56491b8ac1a0;
    %load/vec4 v0x56491b978db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b9764c0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56491b976560_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56491b9764c0_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56491b939140;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b9793f0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56491b9793f0_0;
    %inv;
    %store/vec4 v0x56491b9793f0_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x56491b939140;
T_12 ;
    %fork t_1, S_0x56491b94b9c0;
    %jmp t_0;
    .scope S_0x56491b94b9c0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b979c70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56491b979490_0, 0, 1;
    %wait E_0x56491b8ac1a0;
    %wait E_0x56491b8ac1a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56491b979c70_0, 0, 1;
    %pushi/vec4 3217031168, 0, 32;
    %store/vec4 v0x56491b96ad80_0, 0, 32;
    %load/vec4 v0x56491b979980_0;
    %load/vec4 v0x56491b96ad80_0;
    %cmp/e;
    %jmp/0xz  T_12.0, 4;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 7 73 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x56491b96ad80_0, v0x56491b979980_0 {0 0 0};
T_12.1 ;
    %vpi_call/w 7 74 "$display", "passed" {0 0 0};
    %wait E_0x56491b8ac1a0;
    %delay 2, 0;
    %load/vec4 v0x56491b96ad80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56491b96ad80_0, 0, 32;
    %load/vec4 v0x56491b979980_0;
    %load/vec4 v0x56491b96ad80_0;
    %cmp/e;
    %jmp/0xz  T_12.2, 4;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 7 78 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x56491b96ad80_0, v0x56491b979980_0 {0 0 0};
T_12.3 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x56491b96b100_0, 0, 6;
    %pushi/vec4 2, 0, 26;
    %store/vec4 v0x56491b96b020_0, 0, 26;
    %load/vec4 v0x56491b96b100_0;
    %load/vec4 v0x56491b96b020_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56491b979ae0_0, 0, 32;
    %load/vec4 v0x56491b96ad80_0;
    %addi 4, 0, 32;
    %store/vec4 v0x56491b96b3f0_0, 0, 32;
    %load/vec4 v0x56491b96b3f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56491b96b020_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56491b96ad80_0, 0, 32;
    %wait E_0x56491b8ac1a0;
    %delay 2, 0;
    %load/vec4 v0x56491b979980_0;
    %load/vec4 v0x56491b96ad80_0;
    %cmp/e;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 7 89 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x56491b96ad80_0, v0x56491b979980_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56491b96b100_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56491b96b230_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56491b96b310_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56491b96ae80_0, 0, 16;
    %load/vec4 v0x56491b96b100_0;
    %load/vec4 v0x56491b96b230_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56491b96b310_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56491b96ae80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56491b96af60_0, 0, 32;
    %load/vec4 v0x56491b96af60_0;
    %store/vec4 v0x56491b979ae0_0, 0, 32;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x56491b96ad80_0;
    %pushi/vec4 4, 0, 32;
    %add;
    %store/vec4 v0x56491b96ad80_0, 0, 32;
    %wait E_0x56491b8ac1a0;
    %delay 2, 0;
    %load/vec4 v0x56491b979980_0;
    %load/vec4 v0x56491b96ad80_0;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 7 103 "$fatal", 32'sb00000000000000000000000000000001, "expected pc=%h, actual pc=%h", v0x56491b96ad80_0, v0x56491b979980_0 {0 0 0};
T_12.7 ;
    %end;
    .scope S_0x56491b939140;
t_0 %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/j_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
