###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       658964   # Number of WRITE/WRITEP commands
num_reads_done                 =       930087   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       834584   # Number of read row buffer hits
num_read_cmds                  =       930082   # Number of READ/READP commands
num_writes_done                =       659023   # Number of read requests issued
num_write_row_hits             =       568102   # Number of write row buffer hits
num_act_cmds                   =       187661   # Number of ACT commands
num_pre_cmds                   =       187639   # Number of PRE commands
num_ondemand_pres              =       172768   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9568739   # Cyles of rank active rank.0
rank_active_cycles.1           =      9437619   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       431261   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       562381   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1513068   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        18348   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5503   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6934   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11139   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6260   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1086   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1146   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          971   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          979   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23709   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          537   # Write cmd latency (cycles)
write_latency[20-39]           =         5641   # Write cmd latency (cycles)
write_latency[40-59]           =         6332   # Write cmd latency (cycles)
write_latency[60-79]           =        10620   # Write cmd latency (cycles)
write_latency[80-99]           =        14996   # Write cmd latency (cycles)
write_latency[100-119]         =        19169   # Write cmd latency (cycles)
write_latency[120-139]         =        24599   # Write cmd latency (cycles)
write_latency[140-159]         =        28948   # Write cmd latency (cycles)
write_latency[160-179]         =        32345   # Write cmd latency (cycles)
write_latency[180-199]         =        34428   # Write cmd latency (cycles)
write_latency[200-]            =       481349   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       263006   # Read request latency (cycles)
read_latency[40-59]            =       103954   # Read request latency (cycles)
read_latency[60-79]            =        73948   # Read request latency (cycles)
read_latency[80-99]            =        41266   # Read request latency (cycles)
read_latency[100-119]          =        33088   # Read request latency (cycles)
read_latency[120-139]          =        27590   # Read request latency (cycles)
read_latency[140-159]          =        24042   # Read request latency (cycles)
read_latency[160-179]          =        21470   # Read request latency (cycles)
read_latency[180-199]          =        19066   # Read request latency (cycles)
read_latency[200-]             =       322652   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.28955e+09   # Write energy
read_energy                    =  3.75009e+09   # Read energy
act_energy                     =   5.1344e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.07005e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.69943e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97089e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88907e+09   # Active standby energy rank.1
average_read_latency           =      237.701   # Average read request latency (cycles)
average_interarrival           =      6.29263   # Average request interarrival latency (cycles)
total_energy                   =  2.05946e+10   # Total energy (pJ)
average_power                  =      2059.46   # Average power (mW)
average_bandwidth              =      13.5604   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       656558   # Number of WRITE/WRITEP commands
num_reads_done                 =       927570   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       854515   # Number of read row buffer hits
num_read_cmds                  =       927571   # Number of READ/READP commands
num_writes_done                =       656598   # Number of read requests issued
num_write_row_hits             =       589874   # Number of write row buffer hits
num_act_cmds                   =       140628   # Number of ACT commands
num_pre_cmds                   =       140610   # Number of PRE commands
num_ondemand_pres              =       124011   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9502491   # Cyles of rank active rank.0
rank_active_cycles.1           =      9491690   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       497509   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       508310   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1507348   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19107   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         5466   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7125   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =        11132   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6139   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1154   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          932   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1017   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23662   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          546   # Write cmd latency (cycles)
write_latency[20-39]           =         6106   # Write cmd latency (cycles)
write_latency[40-59]           =         7462   # Write cmd latency (cycles)
write_latency[60-79]           =        12955   # Write cmd latency (cycles)
write_latency[80-99]           =        18383   # Write cmd latency (cycles)
write_latency[100-119]         =        22831   # Write cmd latency (cycles)
write_latency[120-139]         =        28085   # Write cmd latency (cycles)
write_latency[140-159]         =        31508   # Write cmd latency (cycles)
write_latency[160-179]         =        33458   # Write cmd latency (cycles)
write_latency[180-199]         =        34547   # Write cmd latency (cycles)
write_latency[200-]            =       460677   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       288087   # Read request latency (cycles)
read_latency[40-59]            =       116168   # Read request latency (cycles)
read_latency[60-79]            =        77534   # Read request latency (cycles)
read_latency[80-99]            =        44266   # Read request latency (cycles)
read_latency[100-119]          =        34178   # Read request latency (cycles)
read_latency[120-139]          =        27867   # Read request latency (cycles)
read_latency[140-159]          =        23553   # Read request latency (cycles)
read_latency[160-179]          =        20291   # Read request latency (cycles)
read_latency[180-199]          =        18270   # Read request latency (cycles)
read_latency[200-]             =       277352   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.27754e+09   # Write energy
read_energy                    =  3.73997e+09   # Read energy
act_energy                     =  3.84758e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.38804e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.43989e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.92955e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.92281e+09   # Active standby energy rank.1
average_read_latency           =      213.478   # Average read request latency (cycles)
average_interarrival           =      6.31235   # Average request interarrival latency (cycles)
total_energy                   =  2.04421e+10   # Total energy (pJ)
average_power                  =      2044.21   # Average power (mW)
average_bandwidth              =      13.5182   # Average bandwidth
