###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co1313-03.ece.iastate.edu)
#  Generated on:      Wed Dec 17 20:04:03 2014
#  Design:            GCC
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST2/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST2/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.045
- Clock Gating Setup            0.092
+ Phase Shift                   3.200
= Required Time                 3.153
- Arrival Time                  1.015
= Slack Time                    2.138
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.139 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.112 |   0.113 |    2.251 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.192 |   0.305 |    2.443 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.236 |   0.541 |    2.679 | 
     | g76840                        | A1 ^ -> ZN v | CKND2D1     | 0.182 |   0.723 |    2.861 | 
     | g76834                        | A1 v -> ZN ^ | OAI221D1    | 0.288 |   1.012 |    3.150 | 
     | RC_CG_HIER_INST2              | enable ^     | RC_CG_MOD_2 |       |   1.015 |    3.153 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | E ^          | CKLNQD1     | 0.003 |   1.015 |    3.153 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.138 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.123 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.100 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.007 |   0.045 |   -2.093 | 
     +------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST1/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST1/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.042
- Clock Gating Setup            0.103
+ Phase Shift                   3.200
= Required Time                 3.139
- Arrival Time                  0.967
= Slack Time                    2.171
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.172 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.112 |   0.113 |    2.285 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.192 |   0.305 |    2.477 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.236 |   0.541 |    2.713 | 
     | g76839                        | B1 ^ -> ZN v | IND2D1      | 0.099 |   0.640 |    2.812 | 
     | g739901                       | A1 v -> ZN ^ | OAI221D0    | 0.326 |   0.966 |    3.138 | 
     | RC_CG_HIER_INST1              | enable ^     | RC_CG_MOD_1 |       |   0.967 |    3.139 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | E ^          | CKLNQD1     | 0.001 |   0.967 |    3.139 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.171 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.157 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.134 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.004 |   0.042 |   -2.130 | 
     +------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.042
- Clock Gating Setup            0.073
+ Phase Shift                   3.200
= Required Time                 3.169
- Arrival Time                  0.917
= Slack Time                    2.252
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.253 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.112 |   0.113 |    2.365 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.192 |   0.305 |    2.557 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0      | 0.236 |   0.541 |    2.793 | 
     | g76840                        | A1 ^ -> ZN v | CKND2D1     | 0.182 |   0.723 |    2.976 | 
     | g76833                        | A1 v -> ZN ^ | OAI221D1    | 0.193 |   0.916 |    3.168 | 
     | RC_CG_HIER_INST4              | enable ^     | RC_CG_MOD_4 |       |   0.917 |    3.169 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E ^          | CKLNQD1     | 0.001 |   0.917 |    3.169 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.252 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.237 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.215 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.004 |   0.042 |   -2.210 | 
     +------------------------------------------------------------------------------------+ 
Path 4: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.045
- Clock Gating Setup            0.081
+ Phase Shift                   3.200
= Required Time                 3.164
- Arrival Time                  0.857
= Slack Time                    2.307
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     |                               | W[0] ^       |           |       |   0.001 |    2.308 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1     | 0.112 |   0.113 |    2.420 | 
     | g726793                       | A1 v -> ZN v | IND2D1    | 0.192 |   0.305 |    2.612 | 
     | g76842                        | B2 v -> ZN ^ | INR3D0    | 0.236 |   0.541 |    2.848 | 
     | g76839                        | B1 ^ -> ZN v | IND2D1    | 0.099 |   0.640 |    2.947 | 
     | g739900                       | A1 v -> ZN ^ | OAI221D0  | 0.217 |   0.857 |    3.163 | 
     | RC_CG_HIER_INST0              | enable ^     | RC_CG_MOD |       |   0.857 |    3.164 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | E ^          | CKLNQD1   | 0.001 |   0.857 |    3.164 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.307 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.292 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.269 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.007 |   0.045 |   -2.262 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST3/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST3/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.038
- Clock Gating Setup            0.079
+ Phase Shift                   3.200
= Required Time                 3.159
- Arrival Time                  0.739
= Slack Time                    2.420
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.421 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.112 |   0.113 |    2.533 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.192 |   0.305 |    2.725 | 
     | g76841                        | A1 v -> ZN v | IIND4D1     | 0.192 |   0.497 |    2.917 | 
     | g76836                        | A2 v -> ZN ^ | OAI211D1    | 0.240 |   0.737 |    3.157 | 
     | RC_CG_HIER_INST3              | enable ^     | RC_CG_MOD_3 |       |   0.739 |    3.159 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | E ^          | CKLNQD1     | 0.002 |   0.739 |    3.159 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.420 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.405 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.382 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.038 |   -2.382 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST5/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST5/RC_CGIC_INST/E (^) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (^) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.040
- Clock Gating Setup            0.075
+ Phase Shift                   3.200
= Required Time                 3.165
- Arrival Time                  0.716
= Slack Time                    2.450
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] ^       |             |       |   0.001 |    2.451 | 
     | g728088                       | A4 ^ -> ZN v | NR4D1       | 0.112 |   0.113 |    2.563 | 
     | g726793                       | A1 v -> ZN v | IND2D1      | 0.192 |   0.305 |    2.755 | 
     | g76841                        | A1 v -> ZN v | IIND4D1     | 0.192 |   0.497 |    2.947 | 
     | g76835                        | A2 v -> ZN ^ | OAI211D1    | 0.217 |   0.714 |    3.164 | 
     | RC_CG_HIER_INST5              | enable ^     | RC_CG_MOD_5 |       |   0.716 |    3.165 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | E ^          | CKLNQD1     | 0.002 |   0.716 |    3.165 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.450 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.435 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.412 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.003 |   0.040 |   -2.410 | 
     +------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin x_reg[2][6]/CP 
Endpoint:   x_reg[2][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.052
+ Phase Shift                   3.200
= Required Time                 3.397
- Arrival Time                  0.651
= Slack Time                    2.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.746 | 
     | g729359            | A2 ^ -> Z ^ | AN2XD1 | 0.345 |   0.345 |    3.091 | 
     | FE_OFCC10238_n_744 | I ^ -> Z ^  | BUFFD1 | 0.300 |   0.645 |    3.391 | 
     | x_reg[2][6]        | D ^         | DFQD4  | 0.006 |   0.651 |    3.397 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.746 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.731 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.709 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.634 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.506 | 
     | x_reg[2][6]                   | CP ^        | DFQD4   | 0.009 |   0.249 |   -2.497 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin x_reg[1][6]/CP 
Endpoint:   x_reg[1][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.053
+ Phase Shift                   3.200
= Required Time                 3.399
- Arrival Time                  0.648
= Slack Time                    2.752
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.752 | 
     | g729359            | A2 ^ -> Z ^ | AN2XD1 | 0.345 |   0.345 |    3.097 | 
     | FE_OFCC10238_n_744 | I ^ -> Z ^  | BUFFD1 | 0.300 |   0.645 |    3.397 | 
     | x_reg[1][6]        | D ^         | DFQD4  | 0.002 |   0.648 |    3.399 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.752 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.737 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.714 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.625 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.505 | 
     | x_reg[1][6]                   | CP ^        | DFQD4   | 0.006 |   0.252 |   -2.499 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin x_reg[5][6]/CP 
Endpoint:   x_reg[5][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.250
- Setup                         0.046
+ Phase Shift                   3.200
= Required Time                 3.405
- Arrival Time                  0.651
= Slack Time                    2.754
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.754 | 
     | g729359            | A2 ^ -> Z ^ | AN2XD1 | 0.345 |   0.345 |    3.099 | 
     | FE_OFCC10238_n_744 | I ^ -> Z ^  | BUFFD1 | 0.300 |   0.645 |    3.399 | 
     | x_reg[5][6]        | D ^         | DFD4   | 0.006 |   0.651 |    3.405 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.754 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.739 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.716 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.643 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.504 | 
     | x_reg[5][6]                   | CP ^        | DFD4    | 0.001 |   0.250 |   -2.503 | 
     +------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin x_reg[0][6]/CP 
Endpoint:   x_reg[0][6]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.251
- Setup                         0.047
+ Phase Shift                   3.200
= Required Time                 3.404
- Arrival Time                  0.648
= Slack Time                    2.756
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.756 | 
     | g729359            | A2 ^ -> Z ^ | AN2XD1 | 0.345 |   0.345 |    3.101 | 
     | FE_OFCC10238_n_744 | I ^ -> Z ^  | BUFFD1 | 0.300 |   0.645 |    3.401 | 
     | x_reg[0][6]        | D ^         | DFD4   | 0.003 |   0.648 |    3.404 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.756 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.741 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.718 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.637 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.513 | 
     | x_reg[0][6]                   | CP ^        | DFD4    | 0.009 |   0.251 |   -2.505 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin y_reg[3][7]/CP 
Endpoint:   y_reg[3][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.079
+ Phase Shift                   3.200
= Required Time                 3.370
- Arrival Time                  0.563
= Slack Time                    2.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.807 | 
     | g729355            | A2 ^ -> Z ^ | AN2XD1 | 0.152 |   0.152 |    2.959 | 
     | FE_OFCC10239_n_748 | I ^ -> Z ^  | BUFFD1 | 0.387 |   0.539 |    3.345 | 
     | y_reg[3][7]        | D ^         | DFD4   | 0.024 |   0.563 |    3.370 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.807 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.792 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.769 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.665 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.573 | 
     | y_reg[3][7]                   | CP ^        | DFD4    | 0.015 |   0.249 |   -2.558 | 
     +------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin y_reg[4][7]/CP 
Endpoint:   y_reg[4][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.079
+ Phase Shift                   3.200
= Required Time                 3.374
- Arrival Time                  0.560
= Slack Time                    2.813
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.813 | 
     | g729355            | A2 ^ -> Z ^ | AN2XD1 | 0.152 |   0.152 |    2.966 | 
     | FE_OFCC10239_n_748 | I ^ -> Z ^  | BUFFD1 | 0.387 |   0.539 |    3.352 | 
     | y_reg[4][7]        | D ^         | DFD4   | 0.021 |   0.560 |    3.374 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.813 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.798 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.776 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.704 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.678 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.655 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.571 | 
     | y_reg[4][7]                   | CP ^        | DFD4    | 0.010 |   0.252 |   -2.561 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin y_reg[2][7]/CP 
Endpoint:   y_reg[2][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.245
- Setup                         0.075
+ Phase Shift                   3.200
= Required Time                 3.370
- Arrival Time                  0.556
= Slack Time                    2.814
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.814 | 
     | g729355            | A2 ^ -> Z ^ | AN2XD1 | 0.152 |   0.152 |    2.967 | 
     | FE_OFCC10239_n_748 | I ^ -> Z ^  | BUFFD1 | 0.387 |   0.539 |    3.353 | 
     | y_reg[2][7]        | D ^         | DFD4   | 0.017 |   0.556 |    3.370 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.814 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.799 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.777 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.702 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.574 | 
     | y_reg[2][7]                   | CP ^        | DFD4    | 0.005 |   0.245 |   -2.569 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin y_reg[5][7]/CP 
Endpoint:   y_reg[5][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.259
- Setup                         0.074
+ Phase Shift                   3.200
= Required Time                 3.385
- Arrival Time                  0.562
= Slack Time                    2.823
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.823 | 
     | g729355            | A2 ^ -> Z ^ | AN2XD1 | 0.152 |   0.152 |    2.975 | 
     | FE_OFCC10239_n_748 | I ^ -> Z ^  | BUFFD1 | 0.387 |   0.539 |    3.362 | 
     | y_reg[5][7]        | D ^         | DFD4   | 0.024 |   0.562 |    3.385 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.823 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.808 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.785 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.712 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.574 | 
     | y_reg[5][7]                   | CP ^        | DFD4    | 0.010 |   0.259 |   -2.564 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin y_reg[1][7]/CP 
Endpoint:   y_reg[1][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.259
- Setup                         0.076
+ Phase Shift                   3.200
= Required Time                 3.384
- Arrival Time                  0.558
= Slack Time                    2.825
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Instance      |     Arc     |  Cell  | Delay | Arrival | Required | 
     |                    |             |        |       |  Time   |   Time   | 
     |--------------------+-------------+--------+-------+---------+----------| 
     |                    | RESET ^     |        |       |   0.000 |    2.825 | 
     | g729355            | A2 ^ -> Z ^ | AN2XD1 | 0.152 |   0.152 |    2.978 | 
     | FE_OFCC10239_n_748 | I ^ -> Z ^  | BUFFD1 | 0.387 |   0.539 |    3.364 | 
     | y_reg[1][7]        | D ^         | DFD4   | 0.020 |   0.558 |    3.384 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.825 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.810 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.788 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.698 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.578 | 
     | y_reg[1][7]                   | CP ^        | DFD4    | 0.013 |   0.259 |   -2.566 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin x_reg[2][0]/CP 
Endpoint:   x_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.356
- Arrival Time                  0.458
= Slack Time                    2.898
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.898 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.353 | 
     | x_reg[2][0] | D ^         | DFQD4  | 0.004 |   0.458 |    3.356 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.898 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.884 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.861 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.786 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.659 | 
     | x_reg[2][0]                   | CP ^        | DFQD4   | 0.009 |   0.249 |   -2.649 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin x_reg[5][0]/CP 
Endpoint:   x_reg[5][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.250
- Setup                         0.092
+ Phase Shift                   3.200
= Required Time                 3.359
- Arrival Time                  0.460
= Slack Time                    2.899
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.899 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.353 | 
     | x_reg[5][0] | D ^         | DFQD4  | 0.006 |   0.460 |    3.359 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.899 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.884 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.861 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.788 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.649 | 
     | x_reg[5][0]                   | CP ^        | DFQD4   | 0.001 |   0.250 |   -2.648 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin x_reg[0][0]/CP 
Endpoint:   x_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.256
- Setup                         0.093
+ Phase Shift                   3.200
= Required Time                 3.363
- Arrival Time                  0.460
= Slack Time                    2.903
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.903 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.357 | 
     | x_reg[0][0] | D ^         | DFQD4  | 0.006 |   0.460 |    3.363 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.903 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.888 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.866 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.785 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.661 | 
     | x_reg[0][0]                   | CP ^        | DFQD4   | 0.014 |   0.256 |   -2.647 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin x_reg[1][0]/CP 
Endpoint:   x_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.259
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.372
- Arrival Time                  0.464
= Slack Time                    2.908
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.908 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.362 | 
     | x_reg[1][0] | D ^         | DFD4   | 0.010 |   0.464 |    3.372 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.908 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.893 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.870 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.781 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.661 | 
     | x_reg[1][0]                   | CP ^        | DFD4    | 0.013 |   0.259 |   -2.648 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin x_reg[3][0]/CP 
Endpoint:   x_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.264
- Setup                         0.090
+ Phase Shift                   3.200
= Required Time                 3.374
- Arrival Time                  0.465
= Slack Time                    2.909
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.909 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.363 | 
     | x_reg[3][0] | D ^         | DFD4   | 0.011 |   0.465 |    3.374 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.909 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.894 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.872 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.767 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.676 | 
     | x_reg[3][0]                   | CP ^        | DFD4    | 0.031 |   0.264 |   -2.645 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin x_reg[2][7]/CP 
Endpoint:   x_reg[2][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.244
- Setup                         0.090
+ Phase Shift                   3.200
= Required Time                 3.354
- Arrival Time                  0.442
= Slack Time                    2.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.912 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.316 | 
     | x_reg[2][7] | D ^         | DFQD4  | 0.038 |   0.442 |    3.354 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.912 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.897 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.874 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.800 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.672 | 
     | x_reg[2][7]                   | CP ^        | DFQD4   | 0.004 |   0.244 |   -2.668 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin x_reg[4][0]/CP 
Endpoint:   x_reg[4][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.268
- Setup                         0.090
+ Phase Shift                   3.200
= Required Time                 3.378
- Arrival Time                  0.466
= Slack Time                    2.912
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.912 | 
     | g729362     | A2 ^ -> Z ^ | AN2XD1 | 0.454 |   0.454 |    3.367 | 
     | x_reg[4][0] | D ^         | DFD4   | 0.012 |   0.466 |    3.378 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.912 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.897 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.875 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.803 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.777 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.754 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.670 | 
     | x_reg[4][0]                   | CP ^        | DFD4    | 0.026 |   0.268 |   -2.644 | 
     +------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin x_reg[3][7]/CP 
Endpoint:   x_reg[3][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.253
- Setup                         0.088
+ Phase Shift                   3.200
= Required Time                 3.365
- Arrival Time                  0.442
= Slack Time                    2.922
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.922 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.327 | 
     | x_reg[3][7] | D ^         | DFD4   | 0.038 |   0.442 |    3.365 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.922 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.908 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.885 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.781 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.689 | 
     | x_reg[3][7]                   | CP ^        | DFD4    | 0.019 |   0.253 |   -2.670 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin x_reg[4][7]/CP 
Endpoint:   x_reg[4][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.088
+ Phase Shift                   3.200
= Required Time                 3.365
- Arrival Time                  0.441
= Slack Time                    2.923
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.923 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.328 | 
     | x_reg[4][7] | D ^         | DFD4   | 0.037 |   0.441 |    3.365 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.923 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.908 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.886 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.814 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.788 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.765 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.681 | 
     | x_reg[4][7]                   | CP ^        | DFD4    | 0.010 |   0.253 |   -2.671 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin x_reg[0][7]/CP 
Endpoint:   x_reg[0][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.256
- Setup                         0.090
+ Phase Shift                   3.200
= Required Time                 3.366
- Arrival Time                  0.442
= Slack Time                    2.924
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.923 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.328 | 
     | x_reg[0][7] | D ^         | DFQD4  | 0.038 |   0.442 |    3.366 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.924 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.909 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.886 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.805 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.682 | 
     | x_reg[0][7]                   | CP ^        | DFQD4   | 0.014 |   0.256 |   -2.667 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin x_reg[5][7]/CP 
Endpoint:   x_reg[5][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.259
- Setup                         0.082
+ Phase Shift                   3.200
= Required Time                 3.376
- Arrival Time                  0.441
= Slack Time                    2.935
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.935 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.339 | 
     | x_reg[5][7] | D ^         | DFD4   | 0.037 |   0.441 |    3.376 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.935 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.920 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.898 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.824 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.686 | 
     | x_reg[5][7]                   | CP ^        | DFD4    | 0.010 |   0.259 |   -2.676 | 
     +------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin x_reg[1][7]/CP 
Endpoint:   x_reg[1][7]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.261
- Setup                         0.085
+ Phase Shift                   3.200
= Required Time                 3.376
- Arrival Time                  0.430
= Slack Time                    2.947
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.947 | 
     | g729372     | A2 ^ -> Z ^ | AN2XD1 | 0.404 |   0.404 |    3.351 | 
     | x_reg[1][7] | D ^         | DFD4   | 0.025 |   0.430 |    3.376 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.947 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.932 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.909 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.820 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.700 | 
     | x_reg[1][7]                   | CP ^        | DFD4    | 0.014 |   0.261 |   -2.686 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin w_reg[2][2]/CP 
Endpoint:   w_reg[2][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.245
- Setup                         0.084
+ Phase Shift                   3.200
= Required Time                 3.361
- Arrival Time                  0.411
= Slack Time                    2.949
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.949 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.337 | 
     | w_reg[2][2] | D ^         | DFQD4  | 0.024 |   0.411 |    3.361 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.949 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.934 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.912 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.837 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.709 | 
     | w_reg[2][2]                   | CP ^        | DFQD4   | 0.005 |   0.245 |   -2.704 | 
     +------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin w_reg[3][0]/CP 
Endpoint:   w_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.250
- Setup                         0.088
+ Phase Shift                   3.200
= Required Time                 3.362
- Arrival Time                  0.405
= Slack Time                    2.957
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.957 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.379 |   0.379 |    3.336 | 
     | w_reg[3][0] | D ^         | DFQD4  | 0.026 |   0.405 |    3.362 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.957 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.942 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.920 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.815 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.724 | 
     | w_reg[3][0]                   | CP ^        | DFQD4   | 0.016 |   0.250 |   -2.707 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin x_reg[4][4]/CP 
Endpoint:   x_reg[4][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.365
- Arrival Time                  0.407
= Slack Time                    2.958
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.958 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.373 |   0.373 |    3.332 | 
     | x_reg[4][4] | D ^         | DFQD4  | 0.033 |   0.407 |    3.365 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.958 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.943 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.921 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.849 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.823 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.800 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.716 | 
     | x_reg[4][4]                   | CP ^        | DFQD4   | 0.010 |   0.252 |   -2.706 | 
     +------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin x_reg[2][5]/CP 
Endpoint:   x_reg[2][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.085
+ Phase Shift                   3.200
= Required Time                 3.364
- Arrival Time                  0.405
= Slack Time                    2.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.959 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.383 |   0.383 |    3.341 | 
     | x_reg[2][5] | D ^         | DFQD4  | 0.023 |   0.405 |    3.364 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.958 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.944 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.921 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.846 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.719 | 
     | x_reg[2][5]                   | CP ^        | DFQD4   | 0.009 |   0.249 |   -2.709 | 
     +------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin x_reg[2][4]/CP 
Endpoint:   x_reg[2][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.365
- Arrival Time                  0.407
= Slack Time                    2.959
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.959 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.373 |   0.373 |    3.332 | 
     | x_reg[2][4] | D ^         | DFQD4  | 0.033 |   0.407 |    3.365 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.958 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.944 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.921 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.846 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.719 | 
     | x_reg[2][4]                   | CP ^        | DFQD4   | 0.009 |   0.249 |   -2.710 | 
     +------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin x_reg[4][5]/CP 
Endpoint:   x_reg[4][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.253
- Setup                         0.089
+ Phase Shift                   3.200
= Required Time                 3.364
- Arrival Time                  0.403
= Slack Time                    2.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.961 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.383 |   0.383 |    3.344 | 
     | x_reg[4][5] | D ^         | DFQD4  | 0.021 |   0.403 |    3.364 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.961 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.946 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.923 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.852 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.826 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.802 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.719 | 
     | x_reg[4][5]                   | CP ^        | DFQD4   | 0.011 |   0.253 |   -2.708 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST6/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST6/RC_CGIC_INST/E (v) checked with  leading edge of 
'CLK'
Beginpoint: W[0]                            (v) triggered by  leading edge of 
'CLK'
Path Groups:  {clkgate} {inclkSrc2reg}
Other End Arrival Time          0.173
- Clock Gating Setup            0.046
+ Phase Shift                   3.200
= Required Time                 3.327
- Arrival Time                  0.365
= Slack Time                    2.961
     Clock Rise Edge                      0.000
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.001
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | W[0] v       |             |       |   0.001 |    2.962 | 
     | g728088                       | A4 v -> ZN ^ | NR4D1       | 0.201 |   0.202 |    3.163 | 
     | g727230                       | B ^ -> Z ^   | AO21D1      | 0.115 |   0.316 |    3.278 | 
     | g726578                       | A1 ^ -> ZN v | CKND2D1     | 0.049 |   0.365 |    3.327 | 
     | RC_CG_HIER_INST6              | enable v     | RC_CG_MOD_6 |       |   0.365 |    3.327 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.365 |    3.327 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.961 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.946 | 
     | CLK__L2_I1                    | I v -> Z v  | BUFFD20 | 0.046 |   0.060 |   -2.901 | 
     | CLK__L3_I0                    | I v -> Z v  | BUFFD8  | 0.076 |   0.137 |   -2.825 | 
     | CLK__L4_I0                    | I v -> ZN ^ | INVD6   | 0.036 |   0.173 |   -2.789 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.173 |   -2.789 | 
     +------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin w_reg[3][2]/CP 
Endpoint:   w_reg[3][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.265
- Setup                         0.088
+ Phase Shift                   3.200
= Required Time                 3.377
- Arrival Time                  0.416
= Slack Time                    2.962
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.961 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.349 | 
     | w_reg[3][2] | D ^         | DFQD4  | 0.028 |   0.416 |    3.377 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.962 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.947 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.924 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.820 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.728 | 
     | w_reg[3][2]                   | CP ^        | DFQD4   | 0.032 |   0.265 |   -2.696 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin x_reg[5][4]/CP 
Endpoint:   x_reg[5][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.254
- Setup                         0.082
+ Phase Shift                   3.200
= Required Time                 3.372
- Arrival Time                  0.407
= Slack Time                    2.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.965 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.373 |   0.373 |    3.339 | 
     | x_reg[5][4] | D ^         | DFQD4  | 0.033 |   0.407 |    3.372 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.965 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.950 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.928 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.854 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.716 | 
     | x_reg[5][4]                   | CP ^        | DFQD4   | 0.004 |   0.254 |   -2.711 | 
     +------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin w_reg[4][2]/CP 
Endpoint:   w_reg[4][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.256
- Setup                         0.088
+ Phase Shift                   3.200
= Required Time                 3.369
- Arrival Time                  0.404
= Slack Time                    2.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.965 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.353 | 
     | w_reg[4][2] | D ^         | DFQD4  | 0.016 |   0.404 |    3.369 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.965 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.950 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.928 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.856 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.830 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.807 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.723 | 
     | w_reg[4][2]                   | CP ^        | DFQD4   | 0.014 |   0.257 |   -2.709 | 
     +------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin x_reg[1][4]/CP 
Endpoint:   x_reg[1][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.257
- Setup                         0.084
+ Phase Shift                   3.200
= Required Time                 3.372
- Arrival Time                  0.407
= Slack Time                    2.965
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.965 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.373 |   0.373 |    3.339 | 
     | x_reg[1][4] | D ^         | DFQD4  | 0.033 |   0.407 |    3.372 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.965 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.951 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.928 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.839 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.719 | 
     | x_reg[1][4]                   | CP ^        | DFQD4   | 0.010 |   0.257 |   -2.709 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin x_reg[1][5]/CP 
Endpoint:   x_reg[1][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.080
+ Phase Shift                   3.200
= Required Time                 3.372
- Arrival Time                  0.406
= Slack Time                    2.966
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.966 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.383 |   0.383 |    3.349 | 
     | x_reg[1][5] | D ^         | DFD4   | 0.023 |   0.406 |    3.372 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.966 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.951 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.929 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.840 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.720 | 
     | x_reg[1][5]                   | CP ^        | DFD4    | 0.006 |   0.252 |   -2.714 | 
     +------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin w_reg[2][0]/CP 
Endpoint:   w_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.244
- Setup                         0.084
+ Phase Shift                   3.200
= Required Time                 3.360
- Arrival Time                  0.394
= Slack Time                    2.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.967 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.379 |   0.379 |    3.346 | 
     | w_reg[2][0] | D ^         | DFQD4  | 0.015 |   0.394 |    3.360 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.967 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.952 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.929 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.855 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.727 | 
     | w_reg[2][0]                   | CP ^        | DFQD4   | 0.004 |   0.244 |   -2.723 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin y_reg[2][0]/CP 
Endpoint:   y_reg[2][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.244
- Setup                         0.082
+ Phase Shift                   3.200
= Required Time                 3.362
- Arrival Time                  0.395
= Slack Time                    2.967
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.967 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.370 |   0.370 |    3.338 | 
     | y_reg[2][0] | D ^         | DFQD4  | 0.024 |   0.395 |    3.362 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.967 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.952 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.929 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.112 |   -2.855 | 
     | rc_gclk_9858__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.128 |   0.240 |   -2.727 | 
     | y_reg[2][0]                   | CP ^        | DFQD4   | 0.004 |   0.244 |   -2.723 | 
     +------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin x_reg[0][4]/CP 
Endpoint:   x_reg[0][4]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.258
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.375
- Arrival Time                  0.407
= Slack Time                    2.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.968 | 
     | g729368     | A2 ^ -> Z ^ | AN2XD1 | 0.373 |   0.373 |    3.342 | 
     | x_reg[0][4] | D ^         | DFQD4  | 0.033 |   0.407 |    3.375 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.968 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.953 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.931 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.850 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.726 | 
     | x_reg[0][4]                   | CP ^        | DFQD4   | 0.016 |   0.258 |   -2.710 | 
     +------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin w_reg[0][2]/CP 
Endpoint:   w_reg[0][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.264
- Setup                         0.084
+ Phase Shift                   3.200
= Required Time                 3.380
- Arrival Time                  0.411
= Slack Time                    2.968
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.968 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.356 | 
     | w_reg[0][2] | D ^         | DFQD4  | 0.024 |   0.411 |    3.380 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.968 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.953 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.931 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.850 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.726 | 
     | w_reg[0][2]                   | CP ^        | DFQD4   | 0.022 |   0.264 |   -2.705 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin y_reg[3][0]/CP 
Endpoint:   y_reg[3][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.249
- Setup                         0.086
+ Phase Shift                   3.200
= Required Time                 3.363
- Arrival Time                  0.394
= Slack Time                    2.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.969 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.370 |   0.371 |    3.339 | 
     | y_reg[3][0] | D ^         | DFQD4  | 0.024 |   0.394 |    3.363 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.969 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.954 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.931 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.104 |   0.142 |   -2.827 | 
     | rc_gclk_9850__L1_I0           | I ^ -> Z ^  | BUFFD16 | 0.092 |   0.234 |   -2.735 | 
     | y_reg[3][0]                   | CP ^        | DFQD4   | 0.015 |   0.249 |   -2.720 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin x_reg[0][5]/CP 
Endpoint:   x_reg[0][5]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.258
- Setup                         0.085
+ Phase Shift                   3.200
= Required Time                 3.373
- Arrival Time                  0.404
= Slack Time                    2.969
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.969 | 
     | g729356     | A2 ^ -> Z ^ | AN2XD1 | 0.383 |   0.383 |    3.352 | 
     | x_reg[0][5] | D ^         | DFQD4  | 0.021 |   0.404 |    3.373 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.969 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.954 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.931 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.851 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.727 | 
     | x_reg[0][5]                   | CP ^        | DFQD4   | 0.016 |   0.258 |   -2.711 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin w_reg[4][0]/CP 
Endpoint:   w_reg[4][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.261
- Setup                         0.087
+ Phase Shift                   3.200
= Required Time                 3.374
- Arrival Time                  0.403
= Slack Time                    2.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.971 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.379 |   0.379 |    3.350 | 
     | w_reg[4][0] | D ^         | DFQD4  | 0.024 |   0.403 |    3.374 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.971 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.956 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.933 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.072 |   0.109 |   -2.862 | 
     | rc_gclk_9854__I0              | I ^ -> ZN v | INVD2   | 0.026 |   0.135 |   -2.836 | 
     | rc_gclk_9854__I1              | I v -> ZN ^ | INVD2   | 0.023 |   0.159 |   -2.812 | 
     | rc_gclk_9854__L1_I0           | I ^ -> Z ^  | BUFFD12 | 0.083 |   0.242 |   -2.729 | 
     | w_reg[4][0]                   | CP ^        | DFQD4   | 0.019 |   0.261 |   -2.710 | 
     +------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin w_reg[1][2]/CP 
Endpoint:   w_reg[1][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.258
- Setup                         0.085
+ Phase Shift                   3.200
= Required Time                 3.373
- Arrival Time                  0.402
= Slack Time                    2.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.971 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.359 | 
     | w_reg[1][2] | D ^         | DFQD4  | 0.015 |   0.402 |    3.373 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.971 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.956 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.934 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.844 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.724 | 
     | w_reg[1][2]                   | CP ^        | DFQD4   | 0.012 |   0.258 |   -2.713 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin w_reg[5][2]/CP 
Endpoint:   w_reg[5][2]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.261
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.378
- Arrival Time                  0.407
= Slack Time                    2.971
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.971 | 
     | g729358     | A2 ^ -> Z ^ | AN2XD1 | 0.388 |   0.388 |    3.359 | 
     | w_reg[5][2] | D ^         | DFQD4  | 0.019 |   0.407 |    3.378 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.971 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.957 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.934 | 
     | RC_CG_HIER_INST5/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.073 |   0.111 |   -2.861 | 
     | rc_gclk_9862__L1_I0           | I ^ -> Z ^  | BUFFD6  | 0.139 |   0.249 |   -2.722 | 
     | w_reg[5][2]                   | CP ^        | DFQD4   | 0.012 |   0.261 |   -2.710 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin w_reg[0][0]/CP 
Endpoint:   w_reg[0][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.266
- Setup                         0.084
+ Phase Shift                   3.200
= Required Time                 3.383
- Arrival Time                  0.408
= Slack Time                    2.974
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.974 | 
     | g729361     | A2 ^ -> Z ^ | AN2XD1 | 0.379 |   0.379 |    3.353 | 
     | w_reg[0][0] | D ^         | DFQD4  | 0.029 |   0.408 |    3.383 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.974 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.959 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.038 |   -2.937 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.081 |   0.118 |   -2.856 | 
     | rc_gclk__L1_I0                | I ^ -> Z ^  | BUFFD8  | 0.124 |   0.242 |   -2.732 | 
     | w_reg[0][0]                   | CP ^        | DFQD4   | 0.024 |   0.266 |   -2.708 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin y_reg[1][0]/CP 
Endpoint:   y_reg[1][0]/D (^) checked with  leading edge of 'CLK'
Beginpoint: RESET         (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.252
- Setup                         0.083
+ Phase Shift                   3.200
= Required Time                 3.369
- Arrival Time                  0.394
= Slack Time                    2.975
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell  | Delay | Arrival | Required | 
     |             |             |        |       |  Time   |   Time   | 
     |-------------+-------------+--------+-------+---------+----------| 
     |             | RESET ^     |        |       |   0.000 |    2.975 | 
     | g729366     | A2 ^ -> Z ^ | AN2XD1 | 0.370 |   0.371 |    3.346 | 
     | y_reg[1][0] | D ^         | DFQD4  | 0.023 |   0.394 |    3.369 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | CLK ^       |         |       |   0.000 |   -2.975 | 
     | CLK__L1_I0                    | I ^ -> ZN v | INVD24  | 0.015 |   0.015 |   -2.960 | 
     | CLK__L2_I0                    | I v -> ZN ^ | INVD24  | 0.023 |   0.037 |   -2.938 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.089 |   0.127 |   -2.849 | 
     | rc_gclk_9846__L1_I0           | I ^ -> Z ^  | BUFFD8  | 0.120 |   0.247 |   -2.728 | 
     | y_reg[1][0]                   | CP ^        | DFQD4   | 0.005 |   0.252 |   -2.723 | 
     +------------------------------------------------------------------------------------+ 

