0.6
2019.1
May 24 2019
15:06:07
D:/xilinx/xup/Lab04/Lab04.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/xilinx/xup/Lab04/Lab04.srcs/sim_1/new/TestBenches.sv,1574147682,systemVerilog,,,,carTest;driverFSMtest;registerTest;sNextTest,,,,,,,,
D:/xilinx/xup/Lab04/Lab04.srcs/sources_1/new/Lab04.sv,1574150793,systemVerilog,,D:/xilinx/xup/Lab04/Lab04.srcs/sim_1/new/TestBenches.sv,,TwoBitRegister;car;clkDivider;driverFSM;sNext,,,,,,,,
