<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,     1393, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,    94040, user unroll pragmas are applied</column>
            <column name="">(2) simplification,    34351, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,    30989, user inline pragmas are applied</column>
            <column name="">(4) simplification,    30849, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 3055443 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    93721, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    93724, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    93854, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    88863, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    86977, loop and instruction simplification</column>
            <column name="">(2) parallelization,    86956, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    86956, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    86956, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    86993, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    87085, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="kernel_nlp" col1="code_generated.cpp:266" col2="1393" col3="30849" col4="88863" col5="86956" col6="87085">
                    <row id="14" col0="load_E" col1="code_generated.cpp:12" col2="69" col3="29" col4="4719" col5="4718" col6="4724"/>
                    <row id="9" col0="load_B" col1="code_generated.cpp:23" col2="69" col3="29" col4="3870" col5="3869" col6="3875"/>
                    <row id="10" col0="load_A" col1="code_generated.cpp:34" col2="183" col3="59" col4="1568" col5="1567" col6="1585"/>
                    <row id="11" col0="load_F" col1="code_generated.cpp:51" col2="69" col3="29" col4="5019" col5="5018" col6="5024"/>
                    <row id="5" col0="load_D" col1="code_generated.cpp:62" col2="69" col3="29" col4="2031" col5="2030" col6="2036"/>
                    <row id="6" col0="load_C" col1="code_generated.cpp:73" col2="107" col3="39" col4="3276" col5="3275" col6="3285"/>
                    <row id="3" col0="load_G" col1="code_generated.cpp:86" col2="69" col3="29" col4="4719" col5="4718" col6="4724"/>
                    <row id="7" col0="task0" col1="code_generated.cpp:134" col2="57" col3="1281" col4="2411" col5="2411" col6="2418"/>
                    <row id="4" col0="task1" col1="code_generated.cpp:153" col2="90" col3="7850" col4="11057" col5="10457" col6="10467"/>
                    <row id="16" col0="task2" col1="code_generated.cpp:178" col2="57" col3="1491" col4="2811" col5="2811" col6="2818"/>
                    <row id="2" col0="task3" col1="code_generated.cpp:197" col2="90" col3="9140" col4="12637" col5="11937" col6="11947"/>
                    <row id="15" col0="task4" col1="code_generated.cpp:222" col2="57" col3="1288" col4="3018" col5="3018" col6="3028"/>
                    <row id="8" col0="task5" col1="code_generated.cpp:241" col2="90" col3="9401" col4="13270" col5="12670" col6="12680"/>
                    <row id="1" col0="store_E" col1="code_generated.cpp:97" col2="69" col3="29" col4="1359" col5="1359" col6="1362"/>
                    <row id="13" col0="store_F" col1="code_generated.cpp:109" col2="69" col3="29" col4="1459" col5="1459" col6="1462"/>
                    <row id="12" col0="store_G" col1="code_generated.cpp:121" col2="69" col3="29" col4="1359" col5="1359" col6="1362"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

