Dual-clock FIFO buffer implementation