// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pixel_pack_HH_
#define _pixel_pack_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pixel_pack_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 5,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct pixel_pack : public sc_module {
    // Port declarations 31
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<24> > stream_in_24_TDATA;
    sc_in< sc_logic > stream_in_24_TVALID;
    sc_out< sc_logic > stream_in_24_TREADY;
    sc_in< sc_lv<1> > stream_in_24_TUSER;
    sc_in< sc_lv<1> > stream_in_24_TLAST;
    sc_out< sc_lv<32> > stream_out_32_TDATA;
    sc_out< sc_logic > stream_out_32_TVALID;
    sc_in< sc_logic > stream_out_32_TREADY;
    sc_out< sc_lv<1> > stream_out_32_TUSER;
    sc_out< sc_lv<1> > stream_out_32_TLAST;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_in_clk control;
    sc_in< sc_logic > ap_rst_n_control;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    pixel_pack(sc_module_name name);
    SC_HAS_PROCESS(pixel_pack);

    ~pixel_pack();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    pixel_pack_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* pixel_pack_AXILiteS_s_axi_U;
    regslice_both<24>* regslice_both_stream_in_24_data_V_U;
    regslice_both<1>* regslice_both_stream_in_24_user_V_U;
    regslice_both<1>* regslice_both_stream_in_24_last_V_U;
    regslice_both<32>* regslice_both_stream_out_32_data_V_U;
    regslice_both<1>* regslice_both_stream_out_32_user_V_U;
    regslice_both<1>* regslice_both_stream_out_32_last_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > mode;
    sc_signal< sc_lv<32> > mode_0_data_reg;
    sc_signal< sc_logic > mode_0_vld_reg;
    sc_signal< sc_logic > mode_0_ack_out;
    sc_signal< sc_lv<8> > alpha_V;
    sc_signal< sc_lv<8> > alpha_V_0_data_reg;
    sc_signal< sc_logic > alpha_V_0_vld_reg;
    sc_signal< sc_logic > alpha_V_0_ack_out;
    sc_signal< sc_logic > stream_in_24_TDATA_blk_n;
    sc_signal< sc_lv<19> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter0;
    sc_signal< bool > ap_block_pp4_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_delayed_last_0_phi_fu_403_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_delayed_last_phi_fu_391_p4;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage1;
    sc_signal< bool > ap_block_pp4_stage1;
    sc_signal< sc_lv<1> > delayed_last_0_reg_399;
    sc_signal< sc_lv<1> > last_2_0_reg_412;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage2;
    sc_signal< bool > ap_block_pp4_stage2;
    sc_signal< sc_lv<1> > last_2_1_reg_456;
    sc_signal< sc_logic > ap_CS_fsm_pp4_stage3;
    sc_signal< bool > ap_block_pp4_stage3;
    sc_signal< sc_lv<1> > last_2_2_reg_500;
    sc_signal< sc_logic > ap_CS_fsm_pp3_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter0;
    sc_signal< bool > ap_block_pp3_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter0;
    sc_signal< bool > ap_block_pp2_stage0;
    sc_signal< sc_lv<1> > ap_phi_mux_delayed_last_1_phi_fu_203_p4;
    sc_signal< sc_lv<1> > ap_phi_mux_delayed_last_2_phi_fu_191_p4;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage1;
    sc_signal< bool > ap_block_pp2_stage1;
    sc_signal< sc_lv<1> > delayed_last_1_reg_199;
    sc_signal< sc_lv<1> > last_6_0_reg_212;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage2;
    sc_signal< bool > ap_block_pp2_stage2;
    sc_signal< sc_lv<1> > last_6_1_reg_246;
    sc_signal< sc_logic > ap_CS_fsm_pp2_stage3;
    sc_signal< bool > ap_block_pp2_stage3;
    sc_signal< sc_lv<1> > last_6_2_reg_279;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage1;
    sc_signal< bool > ap_block_pp1_stage1;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_logic > stream_out_32_TDATA_blk_n;
    sc_signal< sc_lv<1> > delayed_last_reg_387;
    sc_signal< sc_logic > ap_enable_reg_pp4_iter1;
    sc_signal< sc_lv<1> > delayed_last_reg_387_pp4_iter1_reg;
    sc_signal< sc_logic > ap_enable_reg_pp3_iter1;
    sc_signal< sc_lv<1> > delayed_last_2_reg_187;
    sc_signal< sc_logic > ap_enable_reg_pp2_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_rst_n_control_inv;
    sc_signal< sc_lv<32> > p_0279_0819_reg_175;
    sc_signal< sc_lv<32> > p_0279_2_3_reg_310;
    sc_signal< sc_lv<1> > last_6_3_reg_337;
    sc_signal< sc_lv<4> > p_0147_0817_reg_351;
    sc_signal< sc_lv<4> > p_0151_0816_reg_363;
    sc_signal< sc_lv<96> > p_0563_0815_reg_375;
    sc_signal< bool > ap_predicate_op182_read_state19;
    sc_signal< bool > ap_block_state19_pp4_stage0_iter0;
    sc_signal< bool > ap_block_state23_pp4_stage0_iter1;
    sc_signal< bool > ap_block_state23_io;
    sc_signal< bool > ap_block_pp4_stage0_11001;
    sc_signal< bool > ap_predicate_op197_read_state20;
    sc_signal< bool > ap_block_state20_pp4_stage1_iter0;
    sc_signal< bool > ap_block_state24_pp4_stage1_iter1;
    sc_signal< bool > ap_block_state24_io;
    sc_signal< bool > ap_block_pp4_stage1_11001;
    sc_signal< sc_lv<4> > p_0147_2_3_reg_541;
    sc_signal< sc_lv<4> > p_0151_2_3_reg_553;
    sc_signal< sc_lv<96> > p_0563_2_3_reg_565;
    sc_signal< sc_lv<1> > last_2_3_reg_577;
    sc_signal< sc_lv<8> > alpha_V_read_reg_1051;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<32> > grp_read_fu_146_p2;
    sc_signal< sc_lv<1> > empty_28_reg_1060_1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > grp_fu_593_p4;
    sc_signal< sc_lv<8> > p_Result_s_30_reg_1065;
    sc_signal< sc_lv<8> > grp_fu_603_p4;
    sc_signal< sc_lv<8> > p_Result_3_reg_1070;
    sc_signal< sc_lv<8> > trunc_ln647_fu_631_p1;
    sc_signal< sc_lv<8> > trunc_ln647_reg_1075;
    sc_signal< sc_lv<1> > grp_fu_613_p1;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< sc_lv<1> > or_ln126_fu_642_p2;
    sc_signal< sc_lv<32> > p_Result_14_fu_699_p5;
    sc_signal< sc_lv<1> > empty_25_reg_1095_1;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<16> > trunc_ln215_fu_711_p1;
    sc_signal< sc_lv<16> > trunc_ln215_reg_1100;
    sc_signal< bool > ap_block_state8_pp1_stage1_iter0;
    sc_signal< bool > ap_block_pp1_stage1_11001;
    sc_signal< sc_lv<1> > or_ln109_fu_722_p2;
    sc_signal< sc_lv<32> > p_Result_35_1_fu_733_p3;
    sc_signal< bool > ap_predicate_op108_read_state10;
    sc_signal< bool > ap_block_state10_pp2_stage0_iter0;
    sc_signal< bool > ap_block_state14_pp2_stage0_iter1;
    sc_signal< bool > ap_block_state14_io;
    sc_signal< bool > ap_block_pp2_stage0_11001;
    sc_signal< sc_lv<32> > p_Result_12_fu_745_p5;
    sc_signal< sc_lv<1> > or_ln89_fu_761_p2;
    sc_signal< bool > ap_predicate_op121_read_state11;
    sc_signal< bool > ap_block_state11_pp2_stage1_iter0;
    sc_signal< bool > ap_block_pp2_stage1_11001;
    sc_signal< sc_lv<32> > p_Result_33_1_fu_771_p5;
    sc_signal< sc_lv<1> > or_ln89_1_fu_787_p2;
    sc_signal< bool > ap_predicate_op133_read_state12;
    sc_signal< bool > ap_block_state12_pp2_stage2_iter0;
    sc_signal< bool > ap_block_pp2_stage2_11001;
    sc_signal< sc_lv<32> > p_Result_33_2_fu_797_p5;
    sc_signal< bool > ap_block_state16_pp3_stage0_iter0;
    sc_signal< bool > ap_block_state17_pp3_stage0_iter1;
    sc_signal< bool > ap_block_pp3_stage0_11001;
    sc_signal< sc_lv<32> > p_Result_13_fu_837_p3;
    sc_signal< sc_lv<96> > p_Result_9_fu_845_p5;
    sc_signal< sc_lv<4> > tmp_5_fu_857_p4;
    sc_signal< sc_lv<4> > tmp_6_fu_867_p4;
    sc_signal< sc_lv<96> > p_Result_26_1_fu_877_p5;
    sc_signal< sc_lv<4> > tmp_7_fu_889_p4;
    sc_signal< sc_lv<4> > tmp_8_fu_899_p4;
    sc_signal< sc_lv<96> > p_Result_26_2_fu_909_p5;
    sc_signal< bool > ap_predicate_op210_read_state21;
    sc_signal< bool > ap_block_state21_pp4_stage2_iter0;
    sc_signal< bool > ap_block_state25_pp4_stage2_iter1;
    sc_signal< bool > ap_block_state25_io;
    sc_signal< bool > ap_block_pp4_stage2_11001;
    sc_signal< sc_lv<4> > tmp_9_fu_921_p4;
    sc_signal< sc_lv<4> > tmp_10_fu_931_p4;
    sc_signal< sc_lv<32> > trunc_ln647_6_fu_976_p1;
    sc_signal< bool > ap_predicate_op223_read_state22;
    sc_signal< bool > ap_block_state22_pp4_stage3_iter0;
    sc_signal< bool > ap_predicate_op239_write_state22;
    sc_signal< bool > ap_block_state22_io;
    sc_signal< bool > ap_block_pp4_stage3_11001;
    sc_signal< sc_lv<32> > p_Result_29_1_reg_1225;
    sc_signal< sc_lv<1> > p_Result_10_reg_1230;
    sc_signal< sc_lv<1> > p_Result_1_1_reg_1235;
    sc_signal< sc_lv<32> > p_Result_29_2_reg_1240;
    sc_signal< sc_lv<1> > p_Result_2_reg_1245;
    sc_signal< sc_lv<1> > p_Result_1_2_reg_1250;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< bool > ap_block_pp1_stage1_subdone;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< bool > ap_block_pp2_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp2_exit_iter0_state10;
    sc_signal< bool > ap_predicate_op145_read_state13;
    sc_signal< bool > ap_block_state13_pp2_stage3_iter0;
    sc_signal< bool > ap_predicate_op157_write_state13;
    sc_signal< bool > ap_block_state13_io;
    sc_signal< bool > ap_block_pp2_stage3_subdone;
    sc_signal< bool > ap_block_pp3_stage0_subdone;
    sc_signal< bool > ap_block_pp4_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp4_exit_iter0_state19;
    sc_signal< bool > ap_block_pp4_stage3_subdone;
    sc_signal< bool > ap_block_pp4_stage2_subdone;
    sc_signal< sc_lv<32> > ap_phi_mux_p_0279_0819_phi_fu_179_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_last_6_0_reg_212;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter0_p_0279_2_0_reg_223;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_user_1_0_reg_234;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_last_6_1_reg_246;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter0_p_0279_2_1_reg_257;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_user_1_1_reg_268;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_last_6_2_reg_279;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter0_p_0279_2_2_reg_290;
    sc_signal< bool > ap_block_pp2_stage3_11001;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_user_1_2_reg_300;
    sc_signal< sc_lv<32> > ap_phi_mux_p_0279_2_3_phi_fu_315_p4;
    sc_signal< sc_lv<32> > p_Result_33_3_fu_824_p5;
    sc_signal< sc_lv<32> > ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310;
    sc_signal< sc_lv<1> > ap_phi_mux_user_1_3_phi_fu_328_p4;
    sc_signal< sc_lv<1> > or_ln89_2_fu_813_p2;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_user_1_3_reg_324;
    sc_signal< sc_lv<1> > ap_phi_mux_last_6_3_phi_fu_342_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp2_iter0_last_6_3_reg_337;
    sc_signal< sc_lv<4> > ap_phi_mux_p_0147_0817_phi_fu_355_p4;
    sc_signal< sc_lv<4> > ap_phi_mux_p_0151_0816_phi_fu_367_p4;
    sc_signal< sc_lv<96> > ap_phi_mux_p_0563_0815_phi_fu_379_p4;
    sc_signal< sc_lv<1> > ap_phi_reg_pp4_iter0_last_2_0_reg_412;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0147_2_0_reg_423;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0151_2_0_reg_434;
    sc_signal< sc_lv<96> > ap_phi_reg_pp4_iter0_p_0563_2_0_reg_445;
    sc_signal< sc_lv<1> > ap_phi_reg_pp4_iter0_last_2_1_reg_456;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0147_2_1_reg_467;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0151_2_1_reg_478;
    sc_signal< sc_lv<96> > ap_phi_reg_pp4_iter0_p_0563_2_1_reg_489;
    sc_signal< sc_lv<1> > ap_phi_reg_pp4_iter0_last_2_2_reg_500;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0147_2_2_reg_511;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0151_2_2_reg_521;
    sc_signal< sc_lv<96> > ap_phi_reg_pp4_iter0_p_0563_2_2_reg_531;
    sc_signal< sc_lv<4> > ap_phi_mux_p_0147_2_3_phi_fu_545_p4;
    sc_signal< sc_lv<4> > tmp_11_fu_954_p4;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541;
    sc_signal< sc_lv<4> > ap_phi_mux_p_0151_2_3_phi_fu_557_p4;
    sc_signal< sc_lv<4> > tmp_12_fu_965_p4;
    sc_signal< sc_lv<4> > ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553;
    sc_signal< sc_lv<96> > ap_phi_mux_p_0563_2_3_phi_fu_569_p4;
    sc_signal< sc_lv<96> > p_Result_26_3_fu_941_p5;
    sc_signal< sc_lv<96> > ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565;
    sc_signal< sc_lv<1> > ap_phi_reg_pp4_iter0_last_2_3_reg_577;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< bool > ap_block_pp1_stage1_01001;
    sc_signal< bool > ap_block_pp2_stage3_01001;
    sc_signal< bool > ap_block_pp3_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage3_01001;
    sc_signal< bool > ap_block_pp4_stage0_01001;
    sc_signal< bool > ap_block_pp4_stage1_01001;
    sc_signal< sc_lv<9> > zext_ln364_fu_649_p1;
    sc_signal< sc_lv<9> > zext_ln364_1_fu_652_p1;
    sc_signal< sc_lv<9> > zext_ln364_2_fu_662_p1;
    sc_signal< sc_lv<9> > zext_ln364_3_fu_665_p1;
    sc_signal< sc_lv<9> > out_c1_V_fu_656_p2;
    sc_signal< sc_lv<9> > out_c2_V_fu_669_p2;
    sc_signal< sc_lv<8> > p_Result_8_fu_689_p4;
    sc_signal< sc_lv<8> > trunc_ln647_1_fu_685_p1;
    sc_signal< sc_lv<8> > p_Result_6_fu_675_p4;
    sc_signal< sc_lv<16> > trunc_ln215_1_fu_729_p1;
    sc_signal< sc_lv<8> > trunc_ln647_2_fu_741_p1;
    sc_signal< sc_lv<8> > trunc_ln647_3_fu_767_p1;
    sc_signal< sc_lv<8> > trunc_ln647_4_fu_793_p1;
    sc_signal< sc_lv<8> > trunc_ln647_5_fu_820_p1;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > regslice_both_stream_out_32_data_V_U_apdone_blk;
    sc_signal< sc_lv<19> > ap_NS_fsm;
    sc_signal< bool > ap_block_pp2_stage1_subdone;
    sc_signal< bool > ap_block_pp2_stage2_subdone;
    sc_signal< bool > ap_block_pp4_stage1_subdone;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    sc_signal< sc_logic > ap_idle_pp2;
    sc_signal< sc_logic > ap_enable_pp2;
    sc_signal< sc_logic > ap_idle_pp3;
    sc_signal< sc_logic > ap_enable_pp3;
    sc_signal< sc_logic > ap_idle_pp4;
    sc_signal< sc_logic > ap_enable_pp4;
    sc_signal< sc_logic > regslice_both_stream_in_24_data_V_U_apdone_blk;
    sc_signal< sc_lv<24> > stream_in_24_TDATA_int;
    sc_signal< sc_logic > stream_in_24_TVALID_int;
    sc_signal< sc_logic > stream_in_24_TREADY_int;
    sc_signal< sc_logic > regslice_both_stream_in_24_data_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_stream_in_24_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > stream_in_24_TUSER_int;
    sc_signal< sc_logic > regslice_both_stream_in_24_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_stream_in_24_user_V_U_ack_in;
    sc_signal< sc_logic > regslice_both_stream_in_24_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > stream_in_24_TLAST_int;
    sc_signal< sc_logic > regslice_both_stream_in_24_last_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_stream_in_24_last_V_U_ack_in;
    sc_signal< sc_lv<32> > stream_out_32_TDATA_int;
    sc_signal< sc_logic > stream_out_32_TVALID_int;
    sc_signal< sc_logic > stream_out_32_TREADY_int;
    sc_signal< sc_logic > regslice_both_stream_out_32_data_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_stream_out_32_user_V_U_apdone_blk;
    sc_signal< sc_lv<1> > stream_out_32_TUSER_int;
    sc_signal< sc_logic > regslice_both_stream_out_32_user_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_stream_out_32_user_V_U_vld_out;
    sc_signal< sc_logic > regslice_both_stream_out_32_last_V_U_apdone_blk;
    sc_signal< sc_lv<1> > stream_out_32_TLAST_int;
    sc_signal< sc_logic > regslice_both_stream_out_32_last_V_U_ack_in_dummy;
    sc_signal< sc_logic > regslice_both_stream_out_32_last_V_U_vld_out;
    sc_signal< bool > ap_condition_1440;
    sc_signal< bool > ap_condition_1444;
    sc_signal< bool > ap_condition_1449;
    sc_signal< bool > ap_condition_1453;
    sc_signal< bool > ap_condition_1457;
    sc_signal< bool > ap_condition_1462;
    sc_signal< bool > ap_condition_815;
    sc_signal< bool > ap_condition_822;
    sc_signal< bool > ap_condition_835;
    sc_signal< bool > ap_condition_848;
    sc_signal< bool > ap_condition_558;
    sc_signal< bool > ap_condition_767;
    sc_signal< bool > ap_condition_778;
    sc_signal< bool > ap_condition_792;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<19> ap_ST_fsm_state1;
    static const sc_lv<19> ap_ST_fsm_state2;
    static const sc_lv<19> ap_ST_fsm_pp0_stage0;
    static const sc_lv<19> ap_ST_fsm_pp0_stage1;
    static const sc_lv<19> ap_ST_fsm_state6;
    static const sc_lv<19> ap_ST_fsm_pp1_stage0;
    static const sc_lv<19> ap_ST_fsm_pp1_stage1;
    static const sc_lv<19> ap_ST_fsm_pp2_stage0;
    static const sc_lv<19> ap_ST_fsm_pp2_stage1;
    static const sc_lv<19> ap_ST_fsm_pp2_stage2;
    static const sc_lv<19> ap_ST_fsm_pp2_stage3;
    static const sc_lv<19> ap_ST_fsm_state15;
    static const sc_lv<19> ap_ST_fsm_pp3_stage0;
    static const sc_lv<19> ap_ST_fsm_state18;
    static const sc_lv<19> ap_ST_fsm_pp4_stage0;
    static const sc_lv<19> ap_ST_fsm_pp4_stage1;
    static const sc_lv<19> ap_ST_fsm_pp4_stage2;
    static const sc_lv<19> ap_ST_fsm_pp4_stage3;
    static const sc_lv<19> ap_ST_fsm_state26;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_E;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<4> ap_const_lv4_2;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<4> ap_const_lv4_3;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_alpha_V_0_ack_out();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_pp1_stage1();
    void thread_ap_CS_fsm_pp2_stage0();
    void thread_ap_CS_fsm_pp2_stage1();
    void thread_ap_CS_fsm_pp2_stage2();
    void thread_ap_CS_fsm_pp2_stage3();
    void thread_ap_CS_fsm_pp3_stage0();
    void thread_ap_CS_fsm_pp4_stage0();
    void thread_ap_CS_fsm_pp4_stage1();
    void thread_ap_CS_fsm_pp4_stage2();
    void thread_ap_CS_fsm_pp4_stage3();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_pp1_stage1();
    void thread_ap_block_pp1_stage1_01001();
    void thread_ap_block_pp1_stage1_11001();
    void thread_ap_block_pp1_stage1_subdone();
    void thread_ap_block_pp2_stage0();
    void thread_ap_block_pp2_stage0_11001();
    void thread_ap_block_pp2_stage0_subdone();
    void thread_ap_block_pp2_stage1();
    void thread_ap_block_pp2_stage1_11001();
    void thread_ap_block_pp2_stage1_subdone();
    void thread_ap_block_pp2_stage2();
    void thread_ap_block_pp2_stage2_11001();
    void thread_ap_block_pp2_stage2_subdone();
    void thread_ap_block_pp2_stage3();
    void thread_ap_block_pp2_stage3_01001();
    void thread_ap_block_pp2_stage3_11001();
    void thread_ap_block_pp2_stage3_subdone();
    void thread_ap_block_pp3_stage0();
    void thread_ap_block_pp3_stage0_01001();
    void thread_ap_block_pp3_stage0_11001();
    void thread_ap_block_pp3_stage0_subdone();
    void thread_ap_block_pp4_stage0();
    void thread_ap_block_pp4_stage0_01001();
    void thread_ap_block_pp4_stage0_11001();
    void thread_ap_block_pp4_stage0_subdone();
    void thread_ap_block_pp4_stage1();
    void thread_ap_block_pp4_stage1_01001();
    void thread_ap_block_pp4_stage1_11001();
    void thread_ap_block_pp4_stage1_subdone();
    void thread_ap_block_pp4_stage2();
    void thread_ap_block_pp4_stage2_11001();
    void thread_ap_block_pp4_stage2_subdone();
    void thread_ap_block_pp4_stage3();
    void thread_ap_block_pp4_stage3_01001();
    void thread_ap_block_pp4_stage3_11001();
    void thread_ap_block_pp4_stage3_subdone();
    void thread_ap_block_state10_pp2_stage0_iter0();
    void thread_ap_block_state11_pp2_stage1_iter0();
    void thread_ap_block_state12_pp2_stage2_iter0();
    void thread_ap_block_state13_io();
    void thread_ap_block_state13_pp2_stage3_iter0();
    void thread_ap_block_state14_io();
    void thread_ap_block_state14_pp2_stage0_iter1();
    void thread_ap_block_state16_pp3_stage0_iter0();
    void thread_ap_block_state17_pp3_stage0_iter1();
    void thread_ap_block_state19_pp4_stage0_iter0();
    void thread_ap_block_state20_pp4_stage1_iter0();
    void thread_ap_block_state21_pp4_stage2_iter0();
    void thread_ap_block_state22_io();
    void thread_ap_block_state22_pp4_stage3_iter0();
    void thread_ap_block_state23_io();
    void thread_ap_block_state23_pp4_stage0_iter1();
    void thread_ap_block_state24_io();
    void thread_ap_block_state24_pp4_stage1_iter1();
    void thread_ap_block_state25_io();
    void thread_ap_block_state25_pp4_stage2_iter1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage1_iter0();
    void thread_ap_block_state9_pp1_stage0_iter1();
    void thread_ap_condition_1440();
    void thread_ap_condition_1444();
    void thread_ap_condition_1449();
    void thread_ap_condition_1453();
    void thread_ap_condition_1457();
    void thread_ap_condition_1462();
    void thread_ap_condition_558();
    void thread_ap_condition_767();
    void thread_ap_condition_778();
    void thread_ap_condition_792();
    void thread_ap_condition_815();
    void thread_ap_condition_822();
    void thread_ap_condition_835();
    void thread_ap_condition_848();
    void thread_ap_condition_pp2_exit_iter0_state10();
    void thread_ap_condition_pp4_exit_iter0_state19();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_enable_pp2();
    void thread_ap_enable_pp3();
    void thread_ap_enable_pp4();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_idle_pp2();
    void thread_ap_idle_pp3();
    void thread_ap_idle_pp4();
    void thread_ap_phi_mux_delayed_last_0_phi_fu_403_p4();
    void thread_ap_phi_mux_delayed_last_1_phi_fu_203_p4();
    void thread_ap_phi_mux_delayed_last_2_phi_fu_191_p4();
    void thread_ap_phi_mux_delayed_last_phi_fu_391_p4();
    void thread_ap_phi_mux_last_6_3_phi_fu_342_p4();
    void thread_ap_phi_mux_p_0147_0817_phi_fu_355_p4();
    void thread_ap_phi_mux_p_0147_2_3_phi_fu_545_p4();
    void thread_ap_phi_mux_p_0151_0816_phi_fu_367_p4();
    void thread_ap_phi_mux_p_0151_2_3_phi_fu_557_p4();
    void thread_ap_phi_mux_p_0279_0819_phi_fu_179_p4();
    void thread_ap_phi_mux_p_0279_2_3_phi_fu_315_p4();
    void thread_ap_phi_mux_p_0563_0815_phi_fu_379_p4();
    void thread_ap_phi_mux_p_0563_2_3_phi_fu_569_p4();
    void thread_ap_phi_mux_user_1_3_phi_fu_328_p4();
    void thread_ap_phi_reg_pp2_iter0_last_6_0_reg_212();
    void thread_ap_phi_reg_pp2_iter0_last_6_1_reg_246();
    void thread_ap_phi_reg_pp2_iter0_last_6_2_reg_279();
    void thread_ap_phi_reg_pp2_iter0_last_6_3_reg_337();
    void thread_ap_phi_reg_pp2_iter0_p_0279_2_3_reg_310();
    void thread_ap_phi_reg_pp2_iter0_user_1_3_reg_324();
    void thread_ap_phi_reg_pp4_iter0_last_2_0_reg_412();
    void thread_ap_phi_reg_pp4_iter0_last_2_1_reg_456();
    void thread_ap_phi_reg_pp4_iter0_last_2_2_reg_500();
    void thread_ap_phi_reg_pp4_iter0_last_2_3_reg_577();
    void thread_ap_phi_reg_pp4_iter0_p_0147_2_3_reg_541();
    void thread_ap_phi_reg_pp4_iter0_p_0151_2_3_reg_553();
    void thread_ap_phi_reg_pp4_iter0_p_0563_2_3_reg_565();
    void thread_ap_predicate_op108_read_state10();
    void thread_ap_predicate_op121_read_state11();
    void thread_ap_predicate_op133_read_state12();
    void thread_ap_predicate_op145_read_state13();
    void thread_ap_predicate_op157_write_state13();
    void thread_ap_predicate_op182_read_state19();
    void thread_ap_predicate_op197_read_state20();
    void thread_ap_predicate_op210_read_state21();
    void thread_ap_predicate_op223_read_state22();
    void thread_ap_predicate_op239_write_state22();
    void thread_ap_rst_n_control_inv();
    void thread_ap_rst_n_inv();
    void thread_grp_fu_593_p4();
    void thread_grp_fu_603_p4();
    void thread_grp_fu_613_p1();
    void thread_grp_read_fu_146_p2();
    void thread_mode_0_ack_out();
    void thread_or_ln109_fu_722_p2();
    void thread_or_ln126_fu_642_p2();
    void thread_or_ln89_1_fu_787_p2();
    void thread_or_ln89_2_fu_813_p2();
    void thread_or_ln89_fu_761_p2();
    void thread_out_c1_V_fu_656_p2();
    void thread_out_c2_V_fu_669_p2();
    void thread_p_Result_12_fu_745_p5();
    void thread_p_Result_13_fu_837_p3();
    void thread_p_Result_14_fu_699_p5();
    void thread_p_Result_26_1_fu_877_p5();
    void thread_p_Result_26_2_fu_909_p5();
    void thread_p_Result_26_3_fu_941_p5();
    void thread_p_Result_33_1_fu_771_p5();
    void thread_p_Result_33_2_fu_797_p5();
    void thread_p_Result_33_3_fu_824_p5();
    void thread_p_Result_35_1_fu_733_p3();
    void thread_p_Result_6_fu_675_p4();
    void thread_p_Result_8_fu_689_p4();
    void thread_p_Result_9_fu_845_p5();
    void thread_stream_in_24_TDATA_blk_n();
    void thread_stream_in_24_TREADY();
    void thread_stream_in_24_TREADY_int();
    void thread_stream_out_32_TDATA_blk_n();
    void thread_stream_out_32_TDATA_int();
    void thread_stream_out_32_TLAST_int();
    void thread_stream_out_32_TUSER_int();
    void thread_stream_out_32_TVALID();
    void thread_stream_out_32_TVALID_int();
    void thread_tmp_10_fu_931_p4();
    void thread_tmp_11_fu_954_p4();
    void thread_tmp_12_fu_965_p4();
    void thread_tmp_5_fu_857_p4();
    void thread_tmp_6_fu_867_p4();
    void thread_tmp_7_fu_889_p4();
    void thread_tmp_8_fu_899_p4();
    void thread_tmp_9_fu_921_p4();
    void thread_trunc_ln215_1_fu_729_p1();
    void thread_trunc_ln215_fu_711_p1();
    void thread_trunc_ln647_1_fu_685_p1();
    void thread_trunc_ln647_2_fu_741_p1();
    void thread_trunc_ln647_3_fu_767_p1();
    void thread_trunc_ln647_4_fu_793_p1();
    void thread_trunc_ln647_5_fu_820_p1();
    void thread_trunc_ln647_6_fu_976_p1();
    void thread_trunc_ln647_fu_631_p1();
    void thread_zext_ln364_1_fu_652_p1();
    void thread_zext_ln364_2_fu_662_p1();
    void thread_zext_ln364_3_fu_665_p1();
    void thread_zext_ln364_fu_649_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
