WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Oracle branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500045 heartbeat IPC: 3.99993 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 52 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500046 cumulative IPC: 3.99993 (Simulation time: 0 hr 2 min 52 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500046 (Simulation time: 0 hr 2 min 52 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 10744016 heartbeat IPC: 1.21301 cumulative IPC: 1.21301 (Simulation time: 0 hr 9 min 37 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 19023562 heartbeat IPC: 1.2078 cumulative IPC: 1.2104 (Simulation time: 0 hr 16 min 48 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 27279235 heartbeat IPC: 1.21129 cumulative IPC: 1.2107 (Simulation time: 0 hr 21 min 49 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 35542779 heartbeat IPC: 1.21014 cumulative IPC: 1.21056 (Simulation time: 0 hr 24 min 37 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 43817973 heartbeat IPC: 1.20844 cumulative IPC: 1.21013 (Simulation time: 0 hr 26 min 42 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 41317929 cumulative IPC: 1.21013 (Simulation time: 0 hr 26 min 42 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 41317929 (Simulation time: 0 hr 26 min 42 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/649.fotonik3d_s-1176B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.21013 instructions: 50000002 cycles: 41317929
CPU 0 Branch Prediction Accuracy: 100% MPKI: 0 Average ROB Occupancy at Mispredict: -nan
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     876817  HIT:     438273  MISS:     438544
LLC LOAD         ACCESS:     438502  HIT:          8  MISS:     438494
LLC RFO          ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     438265  HIT:     438265  MISS:          0
LLC TRANSLATION  ACCESS:         50  HIT:          0  MISS:         50
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 285.851 cycles
cpu0_DTLB TOTAL       ACCESS:   13467650  HIT:   13380859  MISS:      86791
cpu0_DTLB LOAD         ACCESS:   13467650  HIT:   13380859  MISS:      86791
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 17.7454 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16795738  HIT:   13821183  MISS:    2974555
cpu0_L1D LOAD         ACCESS:   13278584  HIT:   10306926  MISS:    2971658
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3510266  HIT:    3507641  MISS:       2625
cpu0_L1D TRANSLATION  ACCESS:       6888  HIT:       6616  MISS:        272
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 47.6223 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1101190  HIT:     662638  MISS:     438552
cpu0_L2C LOAD         ACCESS:     660912  HIT:     222410  MISS:     438502
cpu0_L2C RFO          ACCESS:        763  HIT:        763  MISS:          0
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     439246  HIT:     439246  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:        269  HIT:        219  MISS:         50
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 306.846 cycles
cpu0_STLB TOTAL       ACCESS:      11646  HIT:       4783  MISS:       6863
cpu0_STLB LOAD         ACCESS:      11646  HIT:       4783  MISS:       6863
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 209.825 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      18031
  ROW_BUFFER_MISS:     420513
 AVG DBUS CONGESTED CYCLE:    3.97504
 WQ ROW_BUFFER_HIT:     136991
  ROW_BUFFER_MISS:     301220  FULL:          0

