#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x146e5e630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x146e70070 .scope module, "alu_tb" "alu_tb" 3 1;
 .timescale 0 0;
S_0x146ea6830 .scope module, "convert_endian" "convert_endian" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x148050010 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146eb1ef0_0 .net "in", 31 0, o0x148050010;  0 drivers
v0x146eb8560_0 .var "out", 31 0;
S_0x146ea55e0 .scope module, "data_ram" "data_ram" 5 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1480500d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb8620_0 .net "clk", 0 0, o0x1480500d0;  0 drivers
o0x148050100 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146eb86c0_0 .net "data_address", 31 0, o0x148050100;  0 drivers
o0x148050130 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb8770_0 .net "data_read", 0 0, o0x148050130;  0 drivers
v0x146eb8820_0 .var "data_readdata", 31 0;
o0x148050190 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb88d0_0 .net "data_write", 0 0, o0x148050190;  0 drivers
o0x1480501c0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146eb89b0_0 .net "data_writedata", 31 0, o0x1480501c0;  0 drivers
S_0x146e912f0 .scope module, "pc" "pc" 6 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x148050310 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb8af0_0 .net "clk", 0 0, o0x148050310;  0 drivers
v0x146eb8ba0_0 .var "curr_addr", 31 0;
o0x148050370 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb8c50_0 .net "enable", 0 0, o0x148050370;  0 drivers
o0x1480503a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x146eb8d00_0 .net "next_addr", 31 0, o0x1480503a0;  0 drivers
o0x1480503d0 .functor BUFZ 1, C4<z>; HiZ drive
v0x146eb8db0_0 .net "reset", 0 0, o0x1480503d0;  0 drivers
E_0x146eb2290 .event posedge, v0x146eb8af0_0;
S_0x146ea4870 .scope module, "sw_tb" "sw_tb" 7 1;
 .timescale 0 0;
v0x146ec4f00_0 .net "active", 0 0, L_0x146ecd7f0;  1 drivers
v0x146ec4fb0_0 .var "clk", 0 0;
v0x146ec50c0_0 .var "clk_enable", 0 0;
v0x146ec5150_0 .net "data_address", 31 0, v0x146ec2ee0_0;  1 drivers
v0x146ec51e0_0 .net "data_read", 0 0, L_0x146ecce30;  1 drivers
v0x146ec5270_0 .var "data_readdata", 31 0;
v0x146ec5300_0 .net "data_write", 0 0, L_0x146ecc8c0;  1 drivers
v0x146ec5390_0 .net "data_writedata", 31 0, v0x146ebbca0_0;  1 drivers
v0x146ec5460_0 .net "instr_address", 31 0, L_0x146ecd920;  1 drivers
v0x146ec5570_0 .var "instr_readdata", 31 0;
v0x146ec5600_0 .net "register_v0", 31 0, L_0x146ecb170;  1 drivers
v0x146ec56d0_0 .var "reset", 0 0;
S_0x146eb8f10 .scope module, "dut" "mips_cpu_harvard" 7 74, 8 1 0, S_0x146ea4870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x146ec6330 .functor OR 1, L_0x146ec5fe0, L_0x146ec61f0, C4<0>, C4<0>;
L_0x146ec6420 .functor BUFZ 1, L_0x146ec5ad0, C4<0>, C4<0>, C4<0>;
L_0x146ec6850 .functor AND 1, L_0x146ec5ad0, L_0x146ec69a0, C4<1>, C4<1>;
L_0x146ec6b20 .functor OR 1, L_0x146ec6850, L_0x146ec68c0, C4<0>, C4<0>;
L_0x146ec6c50 .functor OR 1, L_0x146ec6b20, L_0x146ec66d0, C4<0>, C4<0>;
L_0x146ec6d70 .functor OR 1, L_0x146ec6c50, L_0x146ec8010, C4<0>, C4<0>;
L_0x146ec6e20 .functor OR 1, L_0x146ec6d70, L_0x146ec7aa0, C4<0>, C4<0>;
L_0x146ec79b0 .functor AND 1, L_0x146ec74c0, L_0x146ec75e0, C4<1>, C4<1>;
L_0x146ec7aa0 .functor OR 1, L_0x146ec7260, L_0x146ec79b0, C4<0>, C4<0>;
L_0x146ec8010 .functor AND 1, L_0x146ec7790, L_0x146ec7cc0, C4<1>, C4<1>;
L_0x146ec8570 .functor OR 1, L_0x146ec7eb0, L_0x146ec81e0, C4<0>, C4<0>;
L_0x146ec65f0 .functor OR 1, L_0x146ec8960, L_0x146ec8c10, C4<0>, C4<0>;
L_0x146ec8f40 .functor AND 1, L_0x146ec8430, L_0x146ec65f0, C4<1>, C4<1>;
L_0x146ec9140 .functor OR 1, L_0x146ec8dd0, L_0x146ec9280, C4<0>, C4<0>;
L_0x146ec95d0 .functor OR 1, L_0x146ec9140, L_0x146ec94b0, C4<0>, C4<0>;
L_0x146ec9030 .functor AND 1, L_0x146ec5ad0, L_0x146ec95d0, C4<1>, C4<1>;
L_0x146ec9360 .functor AND 1, L_0x146ec5ad0, L_0x146ec97c0, C4<1>, C4<1>;
L_0x146ec9680 .functor AND 1, L_0x146ec5ad0, L_0x146ec7890, C4<1>, C4<1>;
L_0x146eca280 .functor AND 1, v0x146ec2dc0_0, v0x146ec4c00_0, C4<1>, C4<1>;
L_0x146eca2f0 .functor AND 1, L_0x146eca280, L_0x146ec6e20, C4<1>, C4<1>;
L_0x146eca420 .functor OR 1, L_0x146ec7aa0, L_0x146ec8010, C4<0>, C4<0>;
L_0x146ecb1e0 .functor BUFZ 32, L_0x146ecadd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146ecb2d0 .functor BUFZ 32, L_0x146ecb080, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146ecc240 .functor AND 1, v0x146ec50c0_0, L_0x146ec9030, C4<1>, C4<1>;
L_0x146ecc2b0 .functor AND 1, L_0x146ecc240, v0x146ec2dc0_0, C4<1>, C4<1>;
L_0x146ecaaf0 .functor AND 1, L_0x146ecc2b0, L_0x146ecc490, C4<1>, C4<1>;
L_0x146ecc770 .functor AND 1, v0x146ec2dc0_0, v0x146ec4c00_0, C4<1>, C4<1>;
L_0x146ecc8c0 .functor AND 1, L_0x146ecc770, L_0x146ec6ff0, C4<1>, C4<1>;
L_0x146ecc530 .functor OR 1, L_0x146ecc970, L_0x146ecca10, C4<0>, C4<0>;
L_0x146eccdc0 .functor AND 1, L_0x146ecc530, L_0x146ecc620, C4<1>, C4<1>;
L_0x146ecce30 .functor OR 1, L_0x146ec66d0, L_0x146eccdc0, C4<0>, C4<0>;
L_0x146ecd7f0 .functor BUFZ 1, v0x146ec2dc0_0, C4<0>, C4<0>, C4<0>;
L_0x146ecd920 .functor BUFZ 32, v0x146ec2e50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146ebe090_0 .net *"_ivl_100", 31 0, L_0x146ec7c20;  1 drivers
L_0x1480884d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebe120_0 .net *"_ivl_103", 25 0, L_0x1480884d8;  1 drivers
L_0x148088520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebe1b0_0 .net/2u *"_ivl_104", 31 0, L_0x148088520;  1 drivers
v0x146ebe240_0 .net *"_ivl_106", 0 0, L_0x146ec7790;  1 drivers
v0x146ebe2d0_0 .net *"_ivl_109", 5 0, L_0x146ec7e10;  1 drivers
L_0x148088568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x146ebe370_0 .net/2u *"_ivl_110", 5 0, L_0x148088568;  1 drivers
v0x146ebe420_0 .net *"_ivl_112", 0 0, L_0x146ec7cc0;  1 drivers
v0x146ebe4c0_0 .net *"_ivl_116", 31 0, L_0x146ec8140;  1 drivers
L_0x1480885b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebe570_0 .net *"_ivl_119", 25 0, L_0x1480885b0;  1 drivers
L_0x1480880a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x146ebe680_0 .net/2u *"_ivl_12", 5 0, L_0x1480880a0;  1 drivers
L_0x1480885f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x146ebe730_0 .net/2u *"_ivl_120", 31 0, L_0x1480885f8;  1 drivers
v0x146ebe7e0_0 .net *"_ivl_122", 0 0, L_0x146ec7eb0;  1 drivers
v0x146ebe880_0 .net *"_ivl_124", 31 0, L_0x146ec8350;  1 drivers
L_0x148088640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebe930_0 .net *"_ivl_127", 25 0, L_0x148088640;  1 drivers
L_0x148088688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146ebe9e0_0 .net/2u *"_ivl_128", 31 0, L_0x148088688;  1 drivers
v0x146ebea90_0 .net *"_ivl_130", 0 0, L_0x146ec81e0;  1 drivers
v0x146ebeb30_0 .net *"_ivl_134", 31 0, L_0x146ec86c0;  1 drivers
L_0x1480886d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebecc0_0 .net *"_ivl_137", 25 0, L_0x1480886d0;  1 drivers
L_0x148088718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ebed50_0 .net/2u *"_ivl_138", 31 0, L_0x148088718;  1 drivers
v0x146ebee00_0 .net *"_ivl_140", 0 0, L_0x146ec8430;  1 drivers
v0x146ebeea0_0 .net *"_ivl_143", 5 0, L_0x146ec8a70;  1 drivers
L_0x148088760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x146ebef50_0 .net/2u *"_ivl_144", 5 0, L_0x148088760;  1 drivers
v0x146ebf000_0 .net *"_ivl_146", 0 0, L_0x146ec8960;  1 drivers
v0x146ebf0a0_0 .net *"_ivl_149", 5 0, L_0x146ec8d30;  1 drivers
L_0x1480887a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x146ebf150_0 .net/2u *"_ivl_150", 5 0, L_0x1480887a8;  1 drivers
v0x146ebf200_0 .net *"_ivl_152", 0 0, L_0x146ec8c10;  1 drivers
v0x146ebf2a0_0 .net *"_ivl_155", 0 0, L_0x146ec65f0;  1 drivers
v0x146ebf340_0 .net *"_ivl_159", 1 0, L_0x146ec90a0;  1 drivers
L_0x1480880e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x146ebf3f0_0 .net/2u *"_ivl_16", 5 0, L_0x1480880e8;  1 drivers
L_0x1480887f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x146ebf4a0_0 .net/2u *"_ivl_160", 1 0, L_0x1480887f0;  1 drivers
v0x146ebf550_0 .net *"_ivl_162", 0 0, L_0x146ec8dd0;  1 drivers
L_0x148088838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x146ebf5f0_0 .net/2u *"_ivl_164", 5 0, L_0x148088838;  1 drivers
v0x146ebf6a0_0 .net *"_ivl_166", 0 0, L_0x146ec9280;  1 drivers
v0x146ebebd0_0 .net *"_ivl_169", 0 0, L_0x146ec9140;  1 drivers
L_0x148088880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x146ebf930_0 .net/2u *"_ivl_170", 5 0, L_0x148088880;  1 drivers
v0x146ebf9c0_0 .net *"_ivl_172", 0 0, L_0x146ec94b0;  1 drivers
v0x146ebfa50_0 .net *"_ivl_175", 0 0, L_0x146ec95d0;  1 drivers
L_0x1480888c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x146ebfae0_0 .net/2u *"_ivl_178", 5 0, L_0x1480888c8;  1 drivers
v0x146ebfb80_0 .net *"_ivl_180", 0 0, L_0x146ec97c0;  1 drivers
L_0x148088910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x146ebfc20_0 .net/2u *"_ivl_184", 5 0, L_0x148088910;  1 drivers
v0x146ebfcd0_0 .net *"_ivl_186", 0 0, L_0x146ec7890;  1 drivers
L_0x148088958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x146ebfd70_0 .net/2u *"_ivl_194", 4 0, L_0x148088958;  1 drivers
v0x146ebfe20_0 .net *"_ivl_197", 4 0, L_0x146ec9eb0;  1 drivers
v0x146ebfed0_0 .net *"_ivl_199", 4 0, L_0x146ec9d40;  1 drivers
v0x146ebff80_0 .net *"_ivl_20", 31 0, L_0x146ec5e40;  1 drivers
v0x146ec0030_0 .net *"_ivl_200", 4 0, L_0x146ec9de0;  1 drivers
v0x146ec00e0_0 .net *"_ivl_205", 0 0, L_0x146eca280;  1 drivers
v0x146ec0180_0 .net *"_ivl_209", 0 0, L_0x146eca420;  1 drivers
L_0x1480889a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x146ec0220_0 .net/2u *"_ivl_210", 31 0, L_0x1480889a0;  1 drivers
v0x146ec02d0_0 .net *"_ivl_212", 31 0, L_0x146ec9410;  1 drivers
v0x146ec0380_0 .net *"_ivl_214", 31 0, L_0x146ec9f50;  1 drivers
v0x146ec0430_0 .net *"_ivl_216", 31 0, L_0x146eca7c0;  1 drivers
v0x146ec04e0_0 .net *"_ivl_218", 31 0, L_0x146eca680;  1 drivers
v0x146ec0590_0 .net *"_ivl_227", 0 0, L_0x146ecc240;  1 drivers
v0x146ec0630_0 .net *"_ivl_229", 0 0, L_0x146ecc2b0;  1 drivers
L_0x148088130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec06d0_0 .net *"_ivl_23", 25 0, L_0x148088130;  1 drivers
v0x146ec0780_0 .net *"_ivl_230", 31 0, L_0x146ecc3f0;  1 drivers
L_0x148088ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec0830_0 .net *"_ivl_233", 30 0, L_0x148088ac0;  1 drivers
L_0x148088b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146ec08e0_0 .net/2u *"_ivl_234", 31 0, L_0x148088b08;  1 drivers
v0x146ec0990_0 .net *"_ivl_236", 0 0, L_0x146ecc490;  1 drivers
L_0x148088178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146ec0a30_0 .net/2u *"_ivl_24", 31 0, L_0x148088178;  1 drivers
v0x146ec0ae0_0 .net *"_ivl_241", 0 0, L_0x146ecc770;  1 drivers
L_0x148088b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x146ec0b80_0 .net/2u *"_ivl_244", 5 0, L_0x148088b50;  1 drivers
L_0x148088b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x146ec0c30_0 .net/2u *"_ivl_248", 5 0, L_0x148088b98;  1 drivers
v0x146ec0ce0_0 .net *"_ivl_255", 0 0, L_0x146ecc620;  1 drivers
v0x146ebf740_0 .net *"_ivl_257", 0 0, L_0x146eccdc0;  1 drivers
v0x146ebf7e0_0 .net *"_ivl_26", 0 0, L_0x146ec5fe0;  1 drivers
v0x146ebf880_0 .net *"_ivl_261", 15 0, L_0x146ecd260;  1 drivers
v0x146ec0d70_0 .net *"_ivl_262", 17 0, L_0x146eccaf0;  1 drivers
L_0x148088c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ec0e20_0 .net *"_ivl_265", 1 0, L_0x148088c28;  1 drivers
v0x146ec0ed0_0 .net *"_ivl_268", 15 0, L_0x146ecd510;  1 drivers
L_0x148088c70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ec0f80_0 .net *"_ivl_270", 1 0, L_0x148088c70;  1 drivers
v0x146ec1030_0 .net *"_ivl_273", 0 0, L_0x146ecd440;  1 drivers
L_0x148088cb8 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x146ec10e0_0 .net/2u *"_ivl_274", 13 0, L_0x148088cb8;  1 drivers
L_0x148088d00 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec1190_0 .net/2u *"_ivl_276", 13 0, L_0x148088d00;  1 drivers
v0x146ec1240_0 .net *"_ivl_278", 13 0, L_0x146ecd5b0;  1 drivers
v0x146ec12f0_0 .net *"_ivl_28", 31 0, L_0x146ec6100;  1 drivers
L_0x1480881c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec13a0_0 .net *"_ivl_31", 25 0, L_0x1480881c0;  1 drivers
L_0x148088208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146ec1450_0 .net/2u *"_ivl_32", 31 0, L_0x148088208;  1 drivers
v0x146ec1500_0 .net *"_ivl_34", 0 0, L_0x146ec61f0;  1 drivers
v0x146ec15a0_0 .net *"_ivl_4", 31 0, L_0x146ec59a0;  1 drivers
v0x146ec1650_0 .net *"_ivl_41", 2 0, L_0x146ec64d0;  1 drivers
L_0x148088250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x146ec1700_0 .net/2u *"_ivl_42", 2 0, L_0x148088250;  1 drivers
v0x146ec17b0_0 .net *"_ivl_47", 2 0, L_0x146ec67b0;  1 drivers
L_0x148088298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x146ec1860_0 .net/2u *"_ivl_48", 2 0, L_0x148088298;  1 drivers
v0x146ec1910_0 .net *"_ivl_53", 0 0, L_0x146ec69a0;  1 drivers
v0x146ec19b0_0 .net *"_ivl_55", 0 0, L_0x146ec6850;  1 drivers
v0x146ec1a50_0 .net *"_ivl_57", 0 0, L_0x146ec6b20;  1 drivers
v0x146ec1af0_0 .net *"_ivl_59", 0 0, L_0x146ec6c50;  1 drivers
v0x146ec1b90_0 .net *"_ivl_61", 0 0, L_0x146ec6d70;  1 drivers
v0x146ec1c30_0 .net *"_ivl_65", 2 0, L_0x146ec6f30;  1 drivers
L_0x1480882e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x146ec1ce0_0 .net/2u *"_ivl_66", 2 0, L_0x1480882e0;  1 drivers
L_0x148088010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec1d90_0 .net *"_ivl_7", 25 0, L_0x148088010;  1 drivers
v0x146ec1e40_0 .net *"_ivl_70", 31 0, L_0x146ec71c0;  1 drivers
L_0x148088328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec1ef0_0 .net *"_ivl_73", 25 0, L_0x148088328;  1 drivers
L_0x148088370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x146ec1fa0_0 .net/2u *"_ivl_74", 31 0, L_0x148088370;  1 drivers
v0x146ec2050_0 .net *"_ivl_76", 0 0, L_0x146ec7260;  1 drivers
v0x146ec20f0_0 .net *"_ivl_78", 31 0, L_0x146ec7420;  1 drivers
L_0x148088058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec21a0_0 .net/2u *"_ivl_8", 31 0, L_0x148088058;  1 drivers
L_0x1480883b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec2250_0 .net *"_ivl_81", 25 0, L_0x1480883b8;  1 drivers
L_0x148088400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146ec2300_0 .net/2u *"_ivl_82", 31 0, L_0x148088400;  1 drivers
v0x146ec23b0_0 .net *"_ivl_84", 0 0, L_0x146ec74c0;  1 drivers
v0x146ec2450_0 .net *"_ivl_87", 0 0, L_0x146ec7380;  1 drivers
v0x146ec2500_0 .net *"_ivl_88", 31 0, L_0x146ec7690;  1 drivers
L_0x148088448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146ec25b0_0 .net *"_ivl_91", 30 0, L_0x148088448;  1 drivers
L_0x148088490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x146ec2660_0 .net/2u *"_ivl_92", 31 0, L_0x148088490;  1 drivers
v0x146ec2710_0 .net *"_ivl_94", 0 0, L_0x146ec75e0;  1 drivers
v0x146ec27b0_0 .net *"_ivl_97", 0 0, L_0x146ec79b0;  1 drivers
v0x146ec2850_0 .net "active", 0 0, L_0x146ecd7f0;  alias, 1 drivers
v0x146ec28f0_0 .net "alu_op1", 31 0, L_0x146ecb1e0;  1 drivers
v0x146ec2990_0 .net "alu_op2", 31 0, L_0x146ecb2d0;  1 drivers
v0x146ec2a30_0 .net "alui_instr", 0 0, L_0x146ec68c0;  1 drivers
v0x146ec2ad0_0 .net "b_flag", 0 0, v0x146eb9b60_0;  1 drivers
v0x146ec2b80_0 .net "b_imm", 17 0, L_0x146ecd320;  1 drivers
v0x146ec2c10_0 .net "b_offset", 31 0, L_0x146ecd710;  1 drivers
v0x146ec2ca0_0 .net "clk", 0 0, v0x146ec4fb0_0;  1 drivers
v0x146ec2d30_0 .net "clk_enable", 0 0, v0x146ec50c0_0;  1 drivers
v0x146ec2dc0_0 .var "cpu_active", 0 0;
v0x146ec2e50_0 .var "curr_addr", 31 0;
v0x146ec2ee0_0 .var "data_address", 31 0;
v0x146ec2f80_0 .net "data_read", 0 0, L_0x146ecce30;  alias, 1 drivers
v0x146ec3020_0 .net "data_readdata", 31 0, v0x146ec5270_0;  1 drivers
v0x146ec3100_0 .net "data_write", 0 0, L_0x146ecc8c0;  alias, 1 drivers
v0x146ec31a0_0 .net "data_writedata", 31 0, v0x146ebbca0_0;  alias, 1 drivers
v0x146ec3240_0 .var "delay_slot", 31 0;
v0x146ec32e0_0 .net "effective_addr", 31 0, v0x146eb9f20_0;  1 drivers
v0x146ec3380_0 .net "funct_code", 5 0, L_0x146ec5900;  1 drivers
v0x146ec3430_0 .net "hi_out", 31 0, v0x146ebc0b0_0;  1 drivers
v0x146ec34f0_0 .net "hl_reg_enable", 0 0, L_0x146ecaaf0;  1 drivers
v0x146ec35c0_0 .net "instr_address", 31 0, L_0x146ecd920;  alias, 1 drivers
v0x146ec3660_0 .net "instr_opcode", 5 0, L_0x146ec57e0;  1 drivers
v0x146ec3700_0 .net "instr_readdata", 31 0, v0x146ec5570_0;  1 drivers
v0x146ec37d0_0 .net "j_imm", 0 0, L_0x146ec8570;  1 drivers
v0x146ec3870_0 .net "j_reg", 0 0, L_0x146ec8f40;  1 drivers
v0x146ec3910_0 .net "link_const", 0 0, L_0x146ec7aa0;  1 drivers
v0x146ec39b0_0 .net "link_reg", 0 0, L_0x146ec8010;  1 drivers
v0x146ec3a50_0 .net "lo_out", 31 0, v0x146ebc7e0_0;  1 drivers
v0x146ec3af0_0 .net "load_data", 31 0, v0x146ebb010_0;  1 drivers
v0x146ec3ba0_0 .net "load_instr", 0 0, L_0x146ec66d0;  1 drivers
v0x146ec3c30_0 .net "lw", 0 0, L_0x146ec5bf0;  1 drivers
v0x146ec3cd0_0 .net "mfhi", 0 0, L_0x146ec9360;  1 drivers
v0x146ec3d70_0 .net "mflo", 0 0, L_0x146ec9680;  1 drivers
v0x146ec3e10_0 .net "movefrom", 0 0, L_0x146ec6330;  1 drivers
v0x146ec3eb0_0 .net "muldiv", 0 0, L_0x146ec9030;  1 drivers
v0x146ec3f50_0 .var "next_delay_slot", 31 0;
v0x146ec4000_0 .net "partial_store", 0 0, L_0x146ecc530;  1 drivers
v0x146ec40a0_0 .net "r_format", 0 0, L_0x146ec5ad0;  1 drivers
v0x146ec4140_0 .net "reg_a_read_data", 31 0, L_0x146ecadd0;  1 drivers
v0x146ec4200_0 .net "reg_a_read_index", 4 0, L_0x146ec9c60;  1 drivers
v0x146ec42b0_0 .net "reg_b_read_data", 31 0, L_0x146ecb080;  1 drivers
v0x146ec4340_0 .net "reg_b_read_index", 4 0, L_0x146ec98a0;  1 drivers
v0x146ec4400_0 .net "reg_dst", 0 0, L_0x146ec6420;  1 drivers
v0x146ec4490_0 .net "reg_write", 0 0, L_0x146ec6e20;  1 drivers
v0x146ec4530_0 .net "reg_write_data", 31 0, L_0x146ecaa50;  1 drivers
v0x146ec45f0_0 .net "reg_write_enable", 0 0, L_0x146eca2f0;  1 drivers
v0x146ec46a0_0 .net "reg_write_index", 4 0, L_0x146eca120;  1 drivers
v0x146ec4750_0 .net "register_v0", 31 0, L_0x146ecb170;  alias, 1 drivers
v0x146ec4800_0 .net "reset", 0 0, v0x146ec56d0_0;  1 drivers
v0x146ec4890_0 .net "result", 31 0, v0x146eba370_0;  1 drivers
v0x146ec4940_0 .net "result_hi", 31 0, v0x146eb9d10_0;  1 drivers
v0x146ec4a10_0 .net "result_lo", 31 0, v0x146eb9e70_0;  1 drivers
v0x146ec4ae0_0 .net "sb", 0 0, L_0x146ecc970;  1 drivers
v0x146ec4b70_0 .net "sh", 0 0, L_0x146ecca10;  1 drivers
v0x146ec4c00_0 .var "state", 0 0;
v0x146ec4ca0_0 .net "store_instr", 0 0, L_0x146ec6ff0;  1 drivers
v0x146ec4d40_0 .net "sw", 0 0, L_0x146ec5d60;  1 drivers
E_0x146eadf20/0 .event edge, v0x146eb9b60_0, v0x146ec3240_0, v0x146ec2c10_0, v0x146ec37d0_0;
E_0x146eadf20/1 .event edge, v0x146eb9dc0_0, v0x146ec3870_0, v0x146ebd4a0_0;
E_0x146eadf20 .event/or E_0x146eadf20/0, E_0x146eadf20/1;
E_0x146eb9290 .event edge, v0x146ebb980_0, v0x146eb9f20_0;
L_0x146ec57e0 .part v0x146ec5570_0, 26, 6;
L_0x146ec5900 .part v0x146ec5570_0, 0, 6;
L_0x146ec59a0 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x148088010;
L_0x146ec5ad0 .cmp/eq 32, L_0x146ec59a0, L_0x148088058;
L_0x146ec5bf0 .cmp/eq 6, L_0x146ec57e0, L_0x1480880a0;
L_0x146ec5d60 .cmp/eq 6, L_0x146ec57e0, L_0x1480880e8;
L_0x146ec5e40 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x148088130;
L_0x146ec5fe0 .cmp/eq 32, L_0x146ec5e40, L_0x148088178;
L_0x146ec6100 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x1480881c0;
L_0x146ec61f0 .cmp/eq 32, L_0x146ec6100, L_0x148088208;
L_0x146ec64d0 .part L_0x146ec57e0, 3, 3;
L_0x146ec66d0 .cmp/eq 3, L_0x146ec64d0, L_0x148088250;
L_0x146ec67b0 .part L_0x146ec57e0, 3, 3;
L_0x146ec68c0 .cmp/eq 3, L_0x146ec67b0, L_0x148088298;
L_0x146ec69a0 .reduce/nor L_0x146ec9030;
L_0x146ec6f30 .part L_0x146ec57e0, 3, 3;
L_0x146ec6ff0 .cmp/eq 3, L_0x146ec6f30, L_0x1480882e0;
L_0x146ec71c0 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x148088328;
L_0x146ec7260 .cmp/eq 32, L_0x146ec71c0, L_0x148088370;
L_0x146ec7420 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x1480883b8;
L_0x146ec74c0 .cmp/eq 32, L_0x146ec7420, L_0x148088400;
L_0x146ec7380 .part v0x146ec5570_0, 20, 1;
L_0x146ec7690 .concat [ 1 31 0 0], L_0x146ec7380, L_0x148088448;
L_0x146ec75e0 .cmp/eq 32, L_0x146ec7690, L_0x148088490;
L_0x146ec7c20 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x1480884d8;
L_0x146ec7790 .cmp/eq 32, L_0x146ec7c20, L_0x148088520;
L_0x146ec7e10 .part v0x146ec5570_0, 0, 6;
L_0x146ec7cc0 .cmp/eq 6, L_0x146ec7e10, L_0x148088568;
L_0x146ec8140 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x1480885b0;
L_0x146ec7eb0 .cmp/eq 32, L_0x146ec8140, L_0x1480885f8;
L_0x146ec8350 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x148088640;
L_0x146ec81e0 .cmp/eq 32, L_0x146ec8350, L_0x148088688;
L_0x146ec86c0 .concat [ 6 26 0 0], L_0x146ec57e0, L_0x1480886d0;
L_0x146ec8430 .cmp/eq 32, L_0x146ec86c0, L_0x148088718;
L_0x146ec8a70 .part v0x146ec5570_0, 0, 6;
L_0x146ec8960 .cmp/eq 6, L_0x146ec8a70, L_0x148088760;
L_0x146ec8d30 .part v0x146ec5570_0, 0, 6;
L_0x146ec8c10 .cmp/eq 6, L_0x146ec8d30, L_0x1480887a8;
L_0x146ec90a0 .part L_0x146ec5900, 3, 2;
L_0x146ec8dd0 .cmp/eq 2, L_0x146ec90a0, L_0x1480887f0;
L_0x146ec9280 .cmp/eq 6, L_0x146ec5900, L_0x148088838;
L_0x146ec94b0 .cmp/eq 6, L_0x146ec5900, L_0x148088880;
L_0x146ec97c0 .cmp/eq 6, L_0x146ec5900, L_0x1480888c8;
L_0x146ec7890 .cmp/eq 6, L_0x146ec5900, L_0x148088910;
L_0x146ec9c60 .part v0x146ec5570_0, 21, 5;
L_0x146ec98a0 .part v0x146ec5570_0, 16, 5;
L_0x146ec9eb0 .part v0x146ec5570_0, 11, 5;
L_0x146ec9d40 .part v0x146ec5570_0, 16, 5;
L_0x146ec9de0 .functor MUXZ 5, L_0x146ec9d40, L_0x146ec9eb0, L_0x146ec6420, C4<>;
L_0x146eca120 .functor MUXZ 5, L_0x146ec9de0, L_0x148088958, L_0x146ec7aa0, C4<>;
L_0x146ec9410 .arith/sum 32, v0x146ec3240_0, L_0x1480889a0;
L_0x146ec9f50 .functor MUXZ 32, v0x146eba370_0, v0x146ebb010_0, L_0x146ec66d0, C4<>;
L_0x146eca7c0 .functor MUXZ 32, L_0x146ec9f50, v0x146ebc7e0_0, L_0x146ec9680, C4<>;
L_0x146eca680 .functor MUXZ 32, L_0x146eca7c0, v0x146ebc0b0_0, L_0x146ec9360, C4<>;
L_0x146ecaa50 .functor MUXZ 32, L_0x146eca680, L_0x146ec9410, L_0x146eca420, C4<>;
L_0x146ecc3f0 .concat [ 1 31 0 0], v0x146ec4c00_0, L_0x148088ac0;
L_0x146ecc490 .cmp/eq 32, L_0x146ecc3f0, L_0x148088b08;
L_0x146ecc970 .cmp/eq 6, L_0x146ec57e0, L_0x148088b50;
L_0x146ecca10 .cmp/eq 6, L_0x146ec57e0, L_0x148088b98;
L_0x146ecc620 .reduce/nor v0x146ec4c00_0;
L_0x146ecd260 .part v0x146ec5570_0, 0, 16;
L_0x146eccaf0 .concat [ 16 2 0 0], L_0x146ecd260, L_0x148088c28;
L_0x146ecd510 .part L_0x146eccaf0, 0, 16;
L_0x146ecd320 .concat [ 2 16 0 0], L_0x148088c70, L_0x146ecd510;
L_0x146ecd440 .part L_0x146ecd320, 17, 1;
L_0x146ecd5b0 .functor MUXZ 14, L_0x148088d00, L_0x148088cb8, L_0x146ecd440, C4<>;
L_0x146ecd710 .concat [ 18 14 0 0], L_0x146ecd320, L_0x146ecd5b0;
S_0x146eb92d0 .scope module, "cpu_alu" "alu" 8 134, 9 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x146eb9630_0 .net *"_ivl_10", 15 0, L_0x146ecbbd0;  1 drivers
L_0x148088a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x146eb96f0_0 .net/2u *"_ivl_14", 15 0, L_0x148088a78;  1 drivers
v0x146eb97a0_0 .net *"_ivl_17", 15 0, L_0x146ecbd10;  1 drivers
v0x146eb9860_0 .net *"_ivl_5", 0 0, L_0x146ecb520;  1 drivers
v0x146eb9910_0 .net *"_ivl_6", 15 0, L_0x146ec8b10;  1 drivers
v0x146eb9a00_0 .net *"_ivl_9", 15 0, L_0x146ecb8d0;  1 drivers
v0x146eb9ab0_0 .net "addr_rt", 4 0, L_0x146ecbf80;  1 drivers
v0x146eb9b60_0 .var "b_flag", 0 0;
v0x146eb9c00_0 .net "funct", 5 0, L_0x146eca510;  1 drivers
v0x146eb9d10_0 .var "hi", 31 0;
v0x146eb9dc0_0 .net "instructionword", 31 0, v0x146ec5570_0;  alias, 1 drivers
v0x146eb9e70_0 .var "lo", 31 0;
v0x146eb9f20_0 .var "memaddroffset", 31 0;
v0x146eb9fd0_0 .var "multresult", 63 0;
v0x146eba080_0 .net "op1", 31 0, L_0x146ecb1e0;  alias, 1 drivers
v0x146eba130_0 .net "op2", 31 0, L_0x146ecb2d0;  alias, 1 drivers
v0x146eba1e0_0 .net "opcode", 5 0, L_0x146ecb480;  1 drivers
v0x146eba370_0 .var "result", 31 0;
v0x146eba400_0 .net "shamt", 4 0, L_0x146ecbee0;  1 drivers
v0x146eba4b0_0 .net/s "sign_op1", 31 0, L_0x146ecb1e0;  alias, 1 drivers
v0x146eba570_0 .net/s "sign_op2", 31 0, L_0x146ecb2d0;  alias, 1 drivers
v0x146eba600_0 .net "simmediatedata", 31 0, L_0x146ecbc70;  1 drivers
v0x146eba690_0 .net "simmediatedatas", 31 0, L_0x146ecbc70;  alias, 1 drivers
v0x146eba720_0 .net "uimmediatedata", 31 0, L_0x146ecbdb0;  1 drivers
v0x146eba7b0_0 .net "unsign_op1", 31 0, L_0x146ecb1e0;  alias, 1 drivers
v0x146eba880_0 .net "unsign_op2", 31 0, L_0x146ecb2d0;  alias, 1 drivers
v0x146eba960_0 .var "unsigned_result", 31 0;
E_0x146eb95a0/0 .event edge, v0x146eba1e0_0, v0x146eba080_0, v0x146eba600_0, v0x146eb9c00_0;
E_0x146eb95a0/1 .event edge, v0x146eba130_0, v0x146eba400_0, v0x146eb9fd0_0, v0x146eb9ab0_0;
E_0x146eb95a0/2 .event edge, v0x146eba720_0, v0x146eba960_0;
E_0x146eb95a0 .event/or E_0x146eb95a0/0, E_0x146eb95a0/1, E_0x146eb95a0/2;
L_0x146ecb480 .part v0x146ec5570_0, 26, 6;
L_0x146eca510 .part v0x146ec5570_0, 0, 6;
L_0x146ecb520 .part v0x146ec5570_0, 15, 1;
LS_0x146ec8b10_0_0 .concat [ 1 1 1 1], L_0x146ecb520, L_0x146ecb520, L_0x146ecb520, L_0x146ecb520;
LS_0x146ec8b10_0_4 .concat [ 1 1 1 1], L_0x146ecb520, L_0x146ecb520, L_0x146ecb520, L_0x146ecb520;
LS_0x146ec8b10_0_8 .concat [ 1 1 1 1], L_0x146ecb520, L_0x146ecb520, L_0x146ecb520, L_0x146ecb520;
LS_0x146ec8b10_0_12 .concat [ 1 1 1 1], L_0x146ecb520, L_0x146ecb520, L_0x146ecb520, L_0x146ecb520;
L_0x146ec8b10 .concat [ 4 4 4 4], LS_0x146ec8b10_0_0, LS_0x146ec8b10_0_4, LS_0x146ec8b10_0_8, LS_0x146ec8b10_0_12;
L_0x146ecb8d0 .part v0x146ec5570_0, 0, 16;
L_0x146ecbbd0 .concat [ 16 0 0 0], L_0x146ecb8d0;
L_0x146ecbc70 .concat [ 16 16 0 0], L_0x146ecbbd0, L_0x146ec8b10;
L_0x146ecbd10 .part v0x146ec5570_0, 0, 16;
L_0x146ecbdb0 .concat [ 16 16 0 0], L_0x146ecbd10, L_0x148088a78;
L_0x146ecbee0 .part v0x146ec5570_0, 6, 5;
L_0x146ecbf80 .part v0x146ec5570_0, 16, 5;
S_0x146ebaab0 .scope module, "cpu_load_block" "load_block" 8 147, 10 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /INPUT 32 "regword";
    .port_info 4 /OUTPUT 32 "out_transformed";
v0x146ebad50_0 .net "address", 31 0, v0x146eb9f20_0;  alias, 1 drivers
v0x146ebae00_0 .net "datafromMem", 31 0, v0x146ec5270_0;  alias, 1 drivers
v0x146ebaea0_0 .net "instr_word", 31 0, v0x146ec5570_0;  alias, 1 drivers
v0x146ebaf70_0 .net "opcode", 5 0, L_0x146ecc080;  1 drivers
v0x146ebb010_0 .var "out_transformed", 31 0;
v0x146ebb100_0 .net "regword", 31 0, L_0x146ecb080;  alias, 1 drivers
v0x146ebb1b0_0 .net "whichbyte", 1 0, L_0x146ecc120;  1 drivers
E_0x146ebacf0/0 .event edge, v0x146ebaf70_0, v0x146ebae00_0, v0x146ebb1b0_0, v0x146eb9dc0_0;
E_0x146ebacf0/1 .event edge, v0x146ebb100_0;
E_0x146ebacf0 .event/or E_0x146ebacf0/0, E_0x146ebacf0/1;
L_0x146ecc080 .part v0x146ec5570_0, 26, 6;
L_0x146ecc120 .part v0x146eb9f20_0, 0, 2;
S_0x146ebb2e0 .scope module, "dut" "store_block" 8 204, 11 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x146ebb580_0 .net *"_ivl_1", 1 0, L_0x146ecd020;  1 drivers
L_0x148088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x146ebb640_0 .net *"_ivl_5", 0 0, L_0x148088be0;  1 drivers
v0x146ebb6f0_0 .net "bytenum", 2 0, L_0x146ecccd0;  1 drivers
v0x146ebb7b0_0 .net "dataword", 31 0, v0x146ec5270_0;  alias, 1 drivers
v0x146ebb870_0 .net "eff_addr", 31 0, v0x146eb9f20_0;  alias, 1 drivers
v0x146ebb980_0 .net "opcode", 5 0, L_0x146ec57e0;  alias, 1 drivers
v0x146ebba10_0 .net "regbyte", 7 0, L_0x146ecd100;  1 drivers
v0x146ebbac0_0 .net "reghalfword", 15 0, L_0x146ecd1a0;  1 drivers
v0x146ebbb70_0 .net "regword", 31 0, L_0x146ecb080;  alias, 1 drivers
v0x146ebbca0_0 .var "storedata", 31 0;
E_0x146ebb520/0 .event edge, v0x146ebb980_0, v0x146ebb100_0, v0x146ebb6f0_0, v0x146ebba10_0;
E_0x146ebb520/1 .event edge, v0x146ebae00_0, v0x146ebbac0_0;
E_0x146ebb520 .event/or E_0x146ebb520/0, E_0x146ebb520/1;
L_0x146ecd020 .part v0x146eb9f20_0, 0, 2;
L_0x146ecccd0 .concat [ 2 1 0 0], L_0x146ecd020, L_0x148088be0;
L_0x146ecd100 .part L_0x146ecb080, 0, 8;
L_0x146ecd1a0 .part L_0x146ecb080, 0, 16;
S_0x146ebbd70 .scope module, "hi" "hl_reg" 8 171, 12 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x146ebc000_0 .net "clk", 0 0, v0x146ec4fb0_0;  alias, 1 drivers
v0x146ebc0b0_0 .var "data", 31 0;
v0x146ebc160_0 .net "data_in", 31 0, v0x146eb9d10_0;  alias, 1 drivers
v0x146ebc230_0 .net "data_out", 31 0, v0x146ebc0b0_0;  alias, 1 drivers
v0x146ebc2d0_0 .net "enable", 0 0, L_0x146ecaaf0;  alias, 1 drivers
v0x146ebc3b0_0 .net "reset", 0 0, v0x146ec56d0_0;  alias, 1 drivers
E_0x146ebbfb0 .event posedge, v0x146ebc000_0;
S_0x146ebc4d0 .scope module, "lo" "hl_reg" 8 163, 12 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x146ebc750_0 .net "clk", 0 0, v0x146ec4fb0_0;  alias, 1 drivers
v0x146ebc7e0_0 .var "data", 31 0;
v0x146ebc870_0 .net "data_in", 31 0, v0x146eb9e70_0;  alias, 1 drivers
v0x146ebc940_0 .net "data_out", 31 0, v0x146ebc7e0_0;  alias, 1 drivers
v0x146ebc9e0_0 .net "enable", 0 0, L_0x146ecaaf0;  alias, 1 drivers
v0x146ebcab0_0 .net "reset", 0 0, v0x146ec56d0_0;  alias, 1 drivers
S_0x146ebcbc0 .scope module, "register" "regfile" 8 105, 13 1 0, S_0x146eb8f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x146ecadd0 .functor BUFZ 32, L_0x146eca960, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x146ecb080 .functor BUFZ 32, L_0x146ecaec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146ebd850_2 .array/port v0x146ebd850, 2;
L_0x146ecb170 .functor BUFZ 32, v0x146ebd850_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x146ebcef0_0 .net *"_ivl_0", 31 0, L_0x146eca960;  1 drivers
v0x146ebcfb0_0 .net *"_ivl_10", 6 0, L_0x146ecaf60;  1 drivers
L_0x148088a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ebd050_0 .net *"_ivl_13", 1 0, L_0x148088a30;  1 drivers
v0x146ebd0f0_0 .net *"_ivl_2", 6 0, L_0x146ecacb0;  1 drivers
L_0x1480889e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x146ebd1a0_0 .net *"_ivl_5", 1 0, L_0x1480889e8;  1 drivers
v0x146ebd290_0 .net *"_ivl_8", 31 0, L_0x146ecaec0;  1 drivers
v0x146ebd340_0 .net "r_clk", 0 0, v0x146ec4fb0_0;  alias, 1 drivers
v0x146ebd410_0 .net "r_clk_enable", 0 0, v0x146ec50c0_0;  alias, 1 drivers
v0x146ebd4a0_0 .net "read_data1", 31 0, L_0x146ecadd0;  alias, 1 drivers
v0x146ebd5b0_0 .net "read_data2", 31 0, L_0x146ecb080;  alias, 1 drivers
v0x146ebd640_0 .net "read_reg1", 4 0, L_0x146ec9c60;  alias, 1 drivers
v0x146ebd6f0_0 .net "read_reg2", 4 0, L_0x146ec98a0;  alias, 1 drivers
v0x146ebd7a0_0 .net "register_v0", 31 0, L_0x146ecb170;  alias, 1 drivers
v0x146ebd850 .array "registers", 0 31, 31 0;
v0x146ebdbf0_0 .net "reset", 0 0, v0x146ec56d0_0;  alias, 1 drivers
v0x146ebdcc0_0 .net "write_control", 0 0, L_0x146eca2f0;  alias, 1 drivers
v0x146ebdd50_0 .net "write_data", 31 0, L_0x146ecaa50;  alias, 1 drivers
v0x146ebdee0_0 .net "write_reg", 4 0, L_0x146eca120;  alias, 1 drivers
L_0x146eca960 .array/port v0x146ebd850, L_0x146ecacb0;
L_0x146ecacb0 .concat [ 5 2 0 0], L_0x146ec9c60, L_0x1480889e8;
L_0x146ecaec0 .array/port v0x146ebd850, L_0x146ecaf60;
L_0x146ecaf60 .concat [ 5 2 0 0], L_0x146ec98a0, L_0x148088a30;
    .scope S_0x146e912f0;
T_0 ;
    %wait E_0x146eb2290;
    %load/vec4 v0x146eb8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x146eb8ba0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x146eb8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x146eb8d00_0;
    %assign/vec4 v0x146eb8ba0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x146ebcbc0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x146ebd850, 4, 0;
    %end;
    .thread T_1;
    .scope S_0x146ebcbc0;
T_2 ;
    %wait E_0x146ebbfb0;
    %load/vec4 v0x146ebdbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x146ebd410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x146ebdcc0_0;
    %load/vec4 v0x146ebdee0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x146ebdd50_0;
    %load/vec4 v0x146ebdee0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x146ebd850, 0, 4;
T_2.4 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x146eb92d0;
T_3 ;
    %wait E_0x146eb95a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %load/vec4 v0x146eba1e0_0;
    %parti/s 2, 4, 4;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_3.0, 4;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba600_0;
    %add;
    %store/vec4 v0x146eb9f20_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x146eba1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.2 ;
    %load/vec4 v0x146eb9c00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %jmp T_3.38;
T_3.17 ;
    %load/vec4 v0x146eba570_0;
    %ix/getv 4, v0x146eba400_0;
    %shiftl 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.18 ;
    %load/vec4 v0x146eba570_0;
    %ix/getv 4, v0x146eba400_0;
    %shiftr 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.19 ;
    %load/vec4 v0x146eba570_0;
    %ix/getv 4, v0x146eba400_0;
    %shiftr/s 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.20 ;
    %load/vec4 v0x146eba570_0;
    %load/vec4 v0x146eba7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.21 ;
    %load/vec4 v0x146eba570_0;
    %load/vec4 v0x146eba7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.22 ;
    %load/vec4 v0x146eba570_0;
    %load/vec4 v0x146eba7b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.23 ;
    %load/vec4 v0x146eba4b0_0;
    %pad/s 64;
    %load/vec4 v0x146eba570_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x146eb9fd0_0, 0, 64;
    %load/vec4 v0x146eb9fd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x146eb9d10_0, 0, 32;
    %load/vec4 v0x146eb9fd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x146eb9e70_0, 0, 32;
    %jmp T_3.38;
T_3.24 ;
    %load/vec4 v0x146eba7b0_0;
    %pad/u 64;
    %load/vec4 v0x146eba880_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x146eb9fd0_0, 0, 64;
    %load/vec4 v0x146eb9fd0_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x146eb9d10_0, 0, 32;
    %load/vec4 v0x146eb9fd0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x146eb9e70_0, 0, 32;
    %jmp T_3.38;
T_3.25 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba570_0;
    %mod/s;
    %store/vec4 v0x146eb9d10_0, 0, 32;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba570_0;
    %div/s;
    %store/vec4 v0x146eb9e70_0, 0, 32;
    %jmp T_3.38;
T_3.26 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %mod;
    %store/vec4 v0x146eb9d10_0, 0, 32;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %div;
    %store/vec4 v0x146eb9e70_0, 0, 32;
    %jmp T_3.38;
T_3.27 ;
    %load/vec4 v0x146eba080_0;
    %store/vec4 v0x146eb9d10_0, 0, 32;
    %jmp T_3.38;
T_3.28 ;
    %load/vec4 v0x146eba080_0;
    %store/vec4 v0x146eb9e70_0, 0, 32;
    %jmp T_3.38;
T_3.29 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba570_0;
    %add;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.30 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %add;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.31 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %sub;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.32 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %and;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.33 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %or;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.34 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %xor;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.35 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %or;
    %inv;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.36 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba570_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.39, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.40, 8;
T_3.39 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.40, 8;
 ; End of false expr.
    %blend;
T_3.40;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.37 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba880_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.41, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.42, 8;
T_3.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.42, 8;
 ; End of false expr.
    %blend;
T_3.42;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.38;
T_3.38 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.3 ;
    %load/vec4 v0x146eb9ab0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.43, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_3.44, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.45, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_3.46, 6;
    %jmp T_3.47;
T_3.43 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.48, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.49;
T_3.48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.49 ;
    %jmp T_3.47;
T_3.44 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.50, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.51;
T_3.50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.51 ;
    %jmp T_3.47;
T_3.45 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.52, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.53;
T_3.52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.53 ;
    %jmp T_3.47;
T_3.46 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_3.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.55;
T_3.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.55 ;
    %jmp T_3.47;
T_3.47 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba570_0;
    %cmp/e;
    %jmp/0xz  T_3.56, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.57;
T_3.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.57 ;
    %jmp T_3.16;
T_3.5 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba130_0;
    %cmp/ne;
    %jmp/0xz  T_3.58, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.59;
T_3.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.59 ;
    %jmp T_3.16;
T_3.6 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_3.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.61;
T_3.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.61 ;
    %jmp T_3.16;
T_3.7 ;
    %load/vec4 v0x146eba4b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.62, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
    %jmp T_3.63;
T_3.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146eb9b60_0, 0, 1;
T_3.63 ;
    %jmp T_3.16;
T_3.8 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba600_0;
    %add;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba600_0;
    %add;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x146eba4b0_0;
    %load/vec4 v0x146eba600_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.64, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.65, 8;
T_3.64 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.65, 8;
 ; End of false expr.
    %blend;
T_3.65;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba690_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.66, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.67, 8;
T_3.66 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.67, 8;
 ; End of false expr.
    %blend;
T_3.67;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba720_0;
    %and;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba720_0;
    %or;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x146eba7b0_0;
    %load/vec4 v0x146eba720_0;
    %xor;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %load/vec4 v0x146eba720_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x146eba960_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %load/vec4 v0x146eba960_0;
    %store/vec4 v0x146eba370_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x146ebaab0;
T_4 ;
    %wait E_0x146ebacf0;
    %load/vec4 v0x146ebaf70_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.9 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.13;
T_4.11 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.13;
T_4.12 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %jmp T_4.21;
T_4.19 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x146ebae00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.21;
T_4.20 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x146ebae00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.21;
T_4.21 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %jmp T_4.24;
T_4.22 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x146ebae00_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.24;
T_4.23 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x146ebae00_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.24;
T_4.24 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x146ebaea0_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %jmp T_4.29;
T_4.25 ;
    %load/vec4 v0x146ebb100_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.29;
T_4.26 ;
    %load/vec4 v0x146ebb100_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.29;
T_4.27 ;
    %load/vec4 v0x146ebb100_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.29;
T_4.28 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.29;
T_4.29 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v0x146ebb1b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.30 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.34;
T_4.31 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebb100_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.34;
T_4.32 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebb100_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.34;
T_4.33 ;
    %load/vec4 v0x146ebae00_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x146ebb100_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebb010_0, 0, 32;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x146ebc4d0;
T_5 ;
    %wait E_0x146ebbfb0;
    %load/vec4 v0x146ebcab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146ebc7e0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x146ebc9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x146ebc870_0;
    %assign/vec4 v0x146ebc7e0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x146ebbd70;
T_6 ;
    %wait E_0x146ebbfb0;
    %load/vec4 v0x146ebc3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x146ebc0b0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x146ebc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x146ebc160_0;
    %assign/vec4 v0x146ebc0b0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x146ebb2e0;
T_7 ;
    %wait E_0x146ebb520;
    %load/vec4 v0x146ebb980_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x146ebbb70_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146ebbca0_0, 4, 8;
    %load/vec4 v0x146ebbb70_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146ebbca0_0, 4, 8;
    %load/vec4 v0x146ebbb70_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146ebbca0_0, 4, 8;
    %load/vec4 v0x146ebbb70_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x146ebbca0_0, 4, 8;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x146ebb980_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x146ebb6f0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0x146ebba10_0;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x146ebba10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x146ebba10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x146ebba10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x146ebb980_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_7.9, 4;
    %load/vec4 v0x146ebb6f0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %jmp T_7.13;
T_7.11 ;
    %load/vec4 v0x146ebbac0_0;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.13;
T_7.12 ;
    %load/vec4 v0x146ebb7b0_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x146ebbac0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x146ebbca0_0, 0, 32;
    %jmp T_7.13;
T_7.13 ;
    %pop/vec4 1;
T_7.9 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x146eb8f10;
T_8 ;
    %wait E_0x146eb9290;
    %load/vec4 v0x146ec3660_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x146ec32e0_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x146ec2ee0_0, 0, 32;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x146eb8f10;
T_9 ;
    %wait E_0x146eadf20;
    %load/vec4 v0x146ec2ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x146ec3240_0;
    %load/vec4 v0x146ec2c10_0;
    %add;
    %store/vec4 v0x146ec3f50_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x146ec37d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x146ec3240_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x146ec3700_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x146ec3f50_0, 0, 32;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x146ec3870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x146ec4140_0;
    %store/vec4 v0x146ec3f50_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x146ec3240_0;
    %addi 4, 0, 32;
    %store/vec4 v0x146ec3f50_0, 0, 32;
T_9.5 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x146eb8f10;
T_10 ;
    %wait E_0x146ebbfb0;
    %load/vec4 v0x146ec2d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x146ec4800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x146ec2e50_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x146ec3240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146ec2dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146ec4c00_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x146ec2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x146ec4c00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x146ec4c00_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x146ec4c00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146ec4c00_0, 0;
    %load/vec4 v0x146ec3240_0;
    %assign/vec4 v0x146ec2e50_0, 0;
    %load/vec4 v0x146ec3f50_0;
    %assign/vec4 v0x146ec3240_0, 0;
    %load/vec4 v0x146ec2e50_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x146ec2dc0_0, 0;
T_10.10 ;
T_10.8 ;
T_10.7 ;
T_10.4 ;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x146eb8f10;
T_11 ;
    %wait E_0x146ebbfb0;
    %vpi_call/w 8 271 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 8 272 "$display", "reset=%h, clk_enable=%h", v0x146ec4800_0, v0x146ec2d30_0 {0 0 0};
    %vpi_call/w 8 273 "$display", "i_word=%b, active=%h, reg_write_enable=%h", v0x146ec3700_0, v0x146ec2850_0, v0x146ec45f0_0 {0 0 0};
    %vpi_call/w 8 274 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x146ec4200_0, v0x146ec4340_0 {0 0 0};
    %vpi_call/w 8 275 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x146ec4140_0, v0x146ec42b0_0 {0 0 0};
    %vpi_call/w 8 276 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d, load_instr=%h", v0x146ec4530_0, v0x146ec4890_0, v0x146ec46a0_0, v0x146ec3ba0_0 {0 0 0};
    %vpi_call/w 8 277 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x146ec3eb0_0, v0x146ec4a10_0, v0x146ec4940_0, v0x146ec3a50_0, v0x146ec3430_0 {0 0 0};
    %vpi_call/w 8 278 "$display", "b_flag=%h, b_offset=%h", v0x146ec2ad0_0, v0x146ec2c10_0 {0 0 0};
    %vpi_call/w 8 279 "$display", "pc=%h, state=%h, delay_slot=%h, next_delay=%h, j_reg=%b", v0x146ec2e50_0, v0x146ec4c00_0, v0x146ec3240_0, v0x146ec3f50_0, v0x146ec3870_0 {0 0 0};
    %vpi_call/w 8 280 "$display", "instr_address=%h", v0x146ec35c0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x146ea4870;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146ec4fb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1000, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x146ec4fb0_0;
    %inv;
    %store/vec4 v0x146ec4fb0_0, 0, 1;
    %delay 1, 0;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x146ea4870;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146ec56d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x146ec50c0_0, 0, 1;
    %wait E_0x146ebbfb0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x146ec56d0_0, 0, 1;
    %wait E_0x146ebbfb0;
    %delay 1, 0;
    %pushi/vec4 2349268992, 0, 32;
    %store/vec4 v0x146ec5570_0, 0, 32;
    %pushi/vec4 14, 0, 32;
    %store/vec4 v0x146ec5270_0, 0, 32;
    %wait E_0x146ebbfb0;
    %delay 1, 0;
    %pushi/vec4 2348941312, 0, 32;
    %store/vec4 v0x146ec5570_0, 0, 32;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x146ec5270_0, 0, 32;
    %wait E_0x146ebbfb0;
    %delay 1, 0;
    %pushi/vec4 2890334308, 0, 32;
    %store/vec4 v0x146ec5570_0, 0, 32;
    %wait E_0x146ebbfb0;
    %delay 1, 0;
    %vpi_call/w 7 64 "$display", v0x146ec5600_0 {0 0 0};
    %load/vec4 v0x146ec5300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %jmp T_13.1;
T_13.0 ;
    %vpi_call/w 7 66 "$fatal", 32'sb00000000000000000000000000000001, "write signal not active, when it should be" {0 0 0};
T_13.1 ;
    %load/vec4 v0x146ec51e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %jmp T_13.3;
T_13.2 ;
    %vpi_call/w 7 67 "$fatal", 32'sb00000000000000000000000000000001, "read signal active when it should'nt be" {0 0 0};
T_13.3 ;
    %load/vec4 v0x146ec5150_0;
    %cmpi/e 110, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %jmp T_13.5;
T_13.4 ;
    %vpi_call/w 7 68 "$fatal", 32'sb00000000000000000000000000000001, "expected addres to be written to to be=110, got =%d", v0x146ec5150_0 {0 0 0};
T_13.5 ;
    %load/vec4 v0x146ec5390_0;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_13.6, 4;
    %jmp T_13.7;
T_13.6 ;
    %vpi_call/w 7 69 "$fatal", 32'sb00000000000000000000000000000001, "expected data being written to be=14, got =%d", v0x146ec5390_0 {0 0 0};
T_13.7 ;
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
    "test/tb/sw_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
