$date
	Fri Nov  3 13:20:11 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module johnson_tb $end
$var wire 5 ! out [4:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 5 $ out [4:0] $end
$scope module d0 $end
$var wire 1 " clk $end
$var wire 1 % d $end
$var wire 1 # rst $end
$var reg 1 & q $end
$upscope $end
$scope module d1 $end
$var wire 1 " clk $end
$var wire 1 ' d $end
$var wire 1 # rst $end
$var reg 1 ( q $end
$upscope $end
$scope module d2 $end
$var wire 1 " clk $end
$var wire 1 ) d $end
$var wire 1 # rst $end
$var reg 1 * q $end
$upscope $end
$scope module d3 $end
$var wire 1 " clk $end
$var wire 1 + d $end
$var wire 1 # rst $end
$var reg 1 , q $end
$upscope $end
$scope module d4 $end
$var wire 1 " clk $end
$var wire 1 - d $end
$var wire 1 # rst $end
$var reg 1 . q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0.
1-
0,
0+
0*
0)
0(
0'
0&
0%
b0 $
1#
0"
b0 !
$end
#20
1"
#40
0#
0"
#60
1+
b10000 !
b10000 $
1.
1"
#80
0"
#100
1)
b11000 !
b11000 $
1,
1"
#120
0"
#140
1'
b11100 !
b11100 $
1*
1"
#160
0'
0)
0+
0*
0,
b0 !
b0 $
0.
1#
0"
#180
1"
#200
0"
