Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 4e370bed7ec74fc98aaea9b0b09d71be --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_bai_15_behav xil_defaultlib.tb_bai_15 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [E:/bai15_JK.vhd:82]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.JK_FF [jk_ff_default]
Compiling architecture behavioral of entity xil_defaultlib.bai_15 [bai_15_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_bai_15
Built simulation snapshot tb_bai_15_behav
