# üìò Week 1 ‚Äì Day 1

## üéØ Topics Covered
- Introduction to **RTL Simulation**  
- Role of a **Simulator** in design verification  
- Environment setup with **SkyWater 130nm PDK**  
- File organization for Verilog design, testbench, and libraries  
- Basics of **Synthesis flow** with Yosys  

---

## üñ•Ô∏è Why Do We Need a Simulator?
- Digital design in RTL is a **behavioral implementation of specifications**.  
- Verification ensures the design **matches expected functionality** before synthesis.  
- A **testbench** provides input stimulus and observes outputs.  
- The simulator generates a **VCD file**, which can be viewed in **GTKWave**.  

---

## üìÇ Environment & File Setup
- Git clone of **SkyWater 130nm PDK** for standard cell libraries.  
- **Verilog files**:  
  - `good_mux.v` ‚Üí RTL design  
  - `tb_good_mux.v` ‚Üí Testbench (generates stimulus, no I/O ports).  
- **Library files**:  
  - `lib/` ‚Üí Liberty files (`.lib`)  
  - `my_lib/verilog_models/` ‚Üí Standard cell models (`primitives.v`, `sky130_fd_sc_hd.v`)  

---

## üîÑ RTL to Waveform Flow
1. Write RTL (`good_mux.v`) + testbench (`tb_good_mux.v`).  
2. Simulate with **Icarus Verilog**.  
3. Run executable to produce `.vcd` file.  
4. View waveforms in **GTKWave**.  

### üß™ Simulation Commands
```bash
# Compile RTL + testbench
iverilog good_mux.v tb_good_mux.v

# Run simulation (creates good_mux.vcd)
./a.out

# Open waveform
gtkwave good_mux.vcd
```
```vim
# Usefule vim Commands to edit/view verilog files
gvim -p good_mux.v tb_good_mux.v   # Open multiple files in tabs
:tabn                             # Next tab
:tabp                             # Previous tab
:tabc                             # Close current tab

:i                                # Insert mode
<Esc>                             # Exit insert mode (back to normal mode)

:se nu                            # Show line numbers
:se nonu                          # Hide line numbers
:syntax on                        # Enable syntax highlighting
:syntax off                       # Disable syntax highlighting

:w                                 # Save
:wq                                # Save and quit
:q!                                # Quit without saving
:qa!                               # Quit all without saving
:vs filename.v                     # Vertical split with another file
:sp filename.v                     # Horizontal split with another file
Ctrl+w w                           # Switch between split windows
```
``` bash
yosys

# Inside yosys shell
read_liberty -lib /absolute/path/to/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog good_mux.v
synth -top good_mux
abc -liberty /absolute/path/to/sky130_fd_sc_hd__tt_025C_1v80.lib
write_verilog good_mux_netlist.v
```
