<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_prev_trig_reg_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<thread>
		<name>gen_active_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<thread>
		<name>gen_active_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0708</delay>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>^</label>
			<unit_area>4.4460</unit_area>
			<comb_area>4.4460</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.4460</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.4460</total_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<thread>
		<name>gen_next_trig_reg_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0194</delay>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>1</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>11486</id>
			<source_loc>9610</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11487</id>
			<source_loc>9629</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11488</id>
			<source_loc>9718</source_loc>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_1</name>
		<resource>
			<latency>0</latency>
			<delay>1.0263</delay>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>198.7020</unit_area>
			<comb_area>198.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>198.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3137</delay>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>+</label>
			<unit_area>15.0480</unit_area>
			<comb_area>15.0480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>75.2400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5093</delay>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>36.2520</unit_area>
			<comb_area>36.2520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>72.5040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>56.4300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7347</delay>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>44.1180</unit_area>
			<comb_area>44.1180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>44.1180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2565</delay>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>13.6800</unit_area>
			<comb_area>13.6800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2438</delay>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1114</delay>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3.7620</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>110</reg_bits>
		<reg_count>15</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>110</count>
			<total_area>601.9200</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1856.4409</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3306.8629</total_area>
		<comb_area>2702.9429</comb_area>
		<seq_area>599.9200</seq_area>
		<total_bits>110</total_bits>
		<state_count>32</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_1</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
	</reg_ops>
	<thread>
		<name>gen_unacked_req_0</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>8.3337</total_area>
		<comb_area>2.8617</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<thread>
		<name>gen_stalling_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1.3680</total_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
	</reg_ops>
	<thread>
		<name>gen_unvalidated_req_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_stall_reg_full_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>1.3680</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>9.7017</total_area>
		<comb_area>4.2297</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>11490</id>
			<source_loc>10746</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>1</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11491</id>
			<source_loc>10765</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>2</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>11492</id>
			<source_loc>10854</source_loc>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<liveout>all</liveout>
			<reg_deffed>3</reg_deffed>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<thread>
		<name>do_filter_2</name>
		<resource>
			<latency>0</latency>
			<delay>1.0263</delay>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>198.7020</unit_area>
			<comb_area>198.7020</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>198.7020</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>28.7280</unit_area>
			<comb_area>28.7280</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>86.1840</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.9925</delay>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>76.2660</unit_area>
			<comb_area>76.2660</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>76.2660</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3137</delay>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>+</label>
			<unit_area>15.0480</unit_area>
			<comb_area>15.0480</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>75.2400</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.5093</delay>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&lt;</label>
			<unit_area>36.2520</unit_area>
			<comb_area>36.2520</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>72.5040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1945</delay>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>5</count>
			<label>*</label>
			<unit_area>11.2860</unit_area>
			<comb_area>11.2860</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>56.4300</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1353</delay>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>9</count>
			<label>+</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>55.4040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2576</delay>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(3)</label>
			<unit_area>47.5380</unit_area>
			<comb_area>47.5380</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>47.5380</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7347</delay>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>44.1180</unit_area>
			<comb_area>44.1180</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>44.1180</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0629</delay>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>32.8320</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.6038</delay>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>31.4640</unit_area>
			<comb_area>31.4640</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>31.4640</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0714</delay>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.4160</unit_area>
			<comb_area>16.4160</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>16.4160</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2565</delay>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>13.6800</unit_area>
			<comb_area>13.6800</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>13.6800</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2729</delay>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>12.6540</unit_area>
			<comb_area>12.6540</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>12.6540</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.2438</delay>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>8.8920</unit_area>
			<comb_area>8.8920</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>8.8920</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1635</delay>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>==</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>7.5240</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1716</delay>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>6.1560</unit_area>
			<comb_area>6.1560</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>6.1560</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.1114</delay>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>3.7620</unit_area>
			<comb_area>3.7620</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>3.7620</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.0696</delay>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>or_reduce</label>
			<unit_area>1.3680</unit_area>
			<comb_area>1.3680</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.7360</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<resource_kind>RAM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>1</latency>
			<setup_time>0.0655</setup_time>
			<delay>0.1140</delay>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<resource_kind>ROM</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>110</reg_bits>
		<reg_count>15</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>110</count>
			<total_area>601.9200</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1887.4205</mux_area>
		<control_area>0.0000</control_area>
		<total_area>3337.8425</total_area>
		<comb_area>2733.9225</comb_area>
		<seq_area>599.9200</seq_area>
		<total_bits>110</total_bits>
		<state_count>33</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>1</cpu_time>
				<real_time>2</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
	</reg_ops>
	<thread>
		<name>gen_do_reg_vld_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<thread>
		<name>gen_busy_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.1649</delay>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_DPOPT</module_origin>
			<count>1</count>
			<unit_area>4.1040</unit_area>
			<comb_area>4.1040</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>4.1040</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.1040</total_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>do_filter_2</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>38</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>40</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>63</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>64</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>81</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>92</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>95</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>113</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>117</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>120</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>121</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>122</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>124</cycle_id>
			</value>
			<value>
				<encoded>31</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>do_filter_1</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>18</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>19</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>20</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>21</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>34</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>35</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>36</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>37</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>38</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>39</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>61</cycle_id>
			</value>
			<value>
				<encoded>11</encoded>
				<cycle_id>62</cycle_id>
			</value>
			<value>
				<encoded>12</encoded>
				<cycle_id>63</cycle_id>
			</value>
			<value>
				<encoded>13</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>14</encoded>
				<cycle_id>78</cycle_id>
			</value>
			<value>
				<encoded>15</encoded>
				<cycle_id>79</cycle_id>
			</value>
			<value>
				<encoded>16</encoded>
				<cycle_id>80</cycle_id>
			</value>
			<value>
				<encoded>17</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>18</encoded>
				<cycle_id>90</cycle_id>
			</value>
			<value>
				<encoded>19</encoded>
				<cycle_id>91</cycle_id>
			</value>
			<value>
				<encoded>20</encoded>
				<cycle_id>92</cycle_id>
			</value>
			<value>
				<encoded>21</encoded>
				<cycle_id>93</cycle_id>
			</value>
			<value>
				<encoded>22</encoded>
				<cycle_id>94</cycle_id>
			</value>
			<value>
				<encoded>23</encoded>
				<cycle_id>111</cycle_id>
			</value>
			<value>
				<encoded>24</encoded>
				<cycle_id>115</cycle_id>
			</value>
			<value>
				<encoded>25</encoded>
				<cycle_id>116</cycle_id>
			</value>
			<value>
				<encoded>26</encoded>
				<cycle_id>118</cycle_id>
			</value>
			<value>
				<encoded>27</encoded>
				<cycle_id>119</cycle_id>
			</value>
			<value>
				<encoded>28</encoded>
				<cycle_id>120</cycle_id>
			</value>
			<value>
				<encoded>29</encoded>
				<cycle_id>122</cycle_id>
			</value>
			<value>
				<encoded>30</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl11</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl9</survivor>
		<absorbed>gs_ctrl12</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl22</survivor>
		<absorbed>gs_ctrl24</absorbed>
	</reg_share>
	<reg_share>
		<survivor>gs_ctrl22</survivor>
		<absorbed>gs_ctrl25</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_127_in2</survivor>
		<absorbed>DC_Filter_Equal_2Ux1U_1U_4_129_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_127_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_130_in1</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_52_in2</survivor>
		<absorbed>DC_Filter_Equal_2Ux1U_1U_4_54_in2</absorbed>
	</reg_share>
	<reg_share>
		<survivor>DC_Filter_Add_2Ux1U_2U_4_52_in2</survivor>
		<absorbed>DC_Filter_OrReduction_2U_1U_4_55_in1</absorbed>
	</reg_share>
	<memory_mapping>
		<array>
			<name>f1_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>f2_array_rgb</name>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>943</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>f2_array_rgb</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<dimension>258</dimension>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<simple_depth>5378</simple_depth>
			<compact_depth>2322</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<word_count>2322</word_count>
			<bits_per_word>8</bits_per_word>
			<total_bits>18576</total_bits>
			<source_loc>945</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype>
						<array>258</array>
						<datatype W="8">sc_uint</datatype>
					</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask1</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask1</name>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>965</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>mask2</name>
			<dimension>3</dimension>
			<dimension>3</dimension>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<simple_depth>11</simple_depth>
			<compact_depth>9</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>mask2</name>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<word_count>9</word_count>
			<bits_per_word>4</bits_per_word>
			<total_bits>36</total_bits>
			<source_loc>966</source_loc>
			<datatype>
				<array>3</array>
				<datatype>
					<array>3</array>
					<datatype W="4">sc_uint</datatype>
				</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.0263</delay>
		<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>198.7020</unit_area>
		<comb_area>198.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>397.4040</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>172.3680</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9925</delay>
		<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>152.5320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3137</delay>
		<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>10</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>15.0480</unit_area>
		<comb_area>15.0480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>150.4800</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.5093</delay>
		<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>36.2520</unit_area>
		<comb_area>36.2520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>145.0080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1945</delay>
		<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>10</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>112.8600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>110.8080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2576</delay>
		<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(3)</label>
		<unit_area>47.5380</unit_area>
		<comb_area>47.5380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>95.0760</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7347</delay>
		<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>44.1180</unit_area>
		<comb_area>44.1180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>88.2360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>65.6640</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.6038</delay>
		<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>31.4640</unit_area>
		<comb_area>31.4640</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>62.9280</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.4160</unit_area>
		<comb_area>16.4160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>32.8320</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2565</delay>
		<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>27.3600</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2729</delay>
		<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>12.6540</unit_area>
		<comb_area>12.6540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>25.3080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.2438</delay>
		<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>17.7840</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>15.0480</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1716</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>12.3120</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.8920</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<count>2</count>
		<not_in_use/>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>8.2080</total_area>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.1114</delay>
		<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>3.7620</unit_area>
		<comb_area>3.7620</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>7.5240</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>5.4720</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>4.7880</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.7360</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X4_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X8_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>274</reg_bits>
	<reg_count>60</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>274</count>
		<total_area>2262.6720</total_area>
		<unit_area>8.2579</unit_area>
		<comb_area>0.7789</comb_area>
		<seq_area>7.4791</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>1661.0933</mux_area>
	<control_area>818.4249</control_area>
	<total_area>6474.7623</total_area>
	<comb_area>4425.4983</comb_area>
	<seq_area>2049.2640</seq_area>
	<total_bits>274</total_bits>
	<state_count>105</state_count>
	<netlist>
		<module_name>DC_Filter</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>i_clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>936</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>i_rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>937</source_loc>
		</port>
		<source_loc>
			<id>11460</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>946,11457</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11460</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11786</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>6399,947,9220,10305,11449</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11786</source_loc>
		</port>
		<source_loc>
			<id>9855</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9631,9612</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>9855</source_loc>
		</port>
		<source_loc>
			<id>10336</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>949,10330</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_result_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>10336</source_loc>
		</port>
		<source_loc>
			<id>11799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12132,950,9163</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11799</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11005</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10850,11006,11007,11008</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>11005</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>11480</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>952,11477</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>i_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>11480</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>11803</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20182,11622,11654,953,10350,11432,11469,6415,13416,13448</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11803</source_loc>
		</port>
		<source_loc>
			<id>10998</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10767,10748</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>i_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>10998</source_loc>
		</port>
		<source_loc>
			<id>10283</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>955,10277</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>o_rgb_inside_busy</name>
			<datatype W="1">bool</datatype>
			<source_loc>10283</source_loc>
		</port>
		<source_loc>
			<id>11826</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9060,956,9194</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_vld</name>
			<datatype W="1">bool</datatype>
			<source_loc>11826</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>9863</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9714,9864,9865,9866</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<source_loc>9863</source_loc>
			<area>180.5760</area>
			<comb_area>0.0000</comb_area>
			<seq_area>180.5760</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_24</module_name>
		</port>
		<source_loc>
			<id>9141</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18773,9138,9140</sub_loc>
		</source_loc>
		<source_loc>
			<id>9143</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9141,9144,9145,9182</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9143</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>9185</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,9184,9192,9183</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9185</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9195</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18757,9191,10286,10288</sub_loc>
		</source_loc>
		<source_loc>
			<id>10289</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9195,10290,10291</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10289</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9193</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10351</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11804</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13420,11626,18738,10346,10347,10352,10370,10371,11471,19888</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11804</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18672</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3676</id>
			<loc_kind>DECL</loc_kind>
			<label>div</label>
			<file_id>3</file_id>
			<line>1772</line>
			<col>7</col>
		</source_loc>
		<source_loc>
			<id>6154</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3676</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6154</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>3674</id>
			<loc_kind>DECL</loc_kind>
			<label>new_req</label>
			<file_id>3</file_id>
			<line>1744</line>
			<col>12</col>
		</source_loc>
		<source_loc>
			<id>6152</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>938,857,3674</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6152</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18730,9129,9131</sub_loc>
		</source_loc>
		<source_loc>
			<id>9134</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9132,9135,9136,9151</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9134</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<source_loc>
			<id>9154</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18713,9153,9161,9152</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9154</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9164</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18714,9160,10318,10320</sub_loc>
		</source_loc>
		<source_loc>
			<id>10322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9164,10323,10324</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>10322</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1231</setup_time>
			<module_name>regr_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9162</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9221</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11784</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>19563,18695,9216,9217,9222,9230,9231,11451</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11784</source_loc>
			<area>6.8400</area>
			<comb_area>1.3680</comb_area>
			<seq_area>5.4720</seq_area>
			<delay>0.1140</delay>
			<setup_time>0.1038</setup_time>
			<module_name>regr_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18672</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6154</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>6152</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2600</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9703</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9705</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9693</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_60_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9684</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9683</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9664</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9662</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18470</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11836</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18463,18460</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11836</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9595</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8973,9573</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_19_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_13_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>18528</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_12_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9030</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_12_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9032</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9699</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9698</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18472</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>7560</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9528</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9944</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11750</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18480,18470,18314,18483,18320,9945,9946,9947,9944,9943</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_87</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11750</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_61_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>9941</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7559</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2593,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>11766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7559,9700</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11766</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2476,9936</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11755</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10004</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9935,9936</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_85</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10004</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_63_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9933</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9932</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux2U_3U_4_30_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>9931</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux1U_4U_4_20_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9930</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10003</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9930,9932,9933,9931</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_84</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10003</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>11736</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18449,18478,18473,18383,18487,18452,18393,9925,9926,9927,9928</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_83</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11736</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_43_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9919</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_18_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9918</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9917</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9917,9918,9919,9920</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_81</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9988</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>11753</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18315,18475,18384,18479,18366,18362,18485,18372,18395,18322,9895,9900,9907,9906,9904</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_79</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11753</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9890</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7561</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20178,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7558</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20178,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11775</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7561,7558,9886,9887,9890,9891,9893,9892</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_78</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11775</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9880</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7562</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20179,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7557</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20179,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7562,7557,9878,9879,9880,9881,9884,9882</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_77</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11772</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9873</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9904</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7563</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20180,2498</sub_loc>
		</source_loc>
		<source_loc>
			<id>7556</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20180,2476</sub_loc>
		</source_loc>
		<source_loc>
			<id>11768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7563,7556,9871,9872,9873,9874,9876,9875</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_76</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11768</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>9853</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18672,9628,9609,11459,11452</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_155_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>9853</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9856</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18680,9717,10279,10287,10278</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9856</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9206</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18692,9205,9715,9204</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9206</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9142</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18663,9139,9181,9203,9513,9716</sub_loc>
		</source_loc>
		<source_loc>
			<id>9867</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9142,9868,9869</sub_loc>
		</source_loc>
		<signal>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>9867</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11728</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18441,18397,9923,9922</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_82</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11728</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9645</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10008</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9940,9941,9938,9939</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_86</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10008</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<source_loc>
			<id>11716</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18477,9909,9915,9912,9914,9910,9911,9913</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_80</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11716</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<source_loc>
			<id>11698</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8972,9581</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11698</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9583</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9935</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9719</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9538</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9540</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9227</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18658,9219,9511,9627,9630,9608,9611</sub_loc>
		</source_loc>
		<source_loc>
			<id>9857</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9227,9858,9859,9860,9861,9862,11450</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>9857</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9876</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9884</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>9893</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9947</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9709</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>9711</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2600</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>9246</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18662,9239,9512,9629,9610,9718,11486,11487,11488</sub_loc>
		</source_loc>
		<signal>
			<name>stall1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9246</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2993</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10839</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10841</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10829</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_135_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10820</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_134_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10819</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10800</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10798</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18230</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11835</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18223,18220</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11835</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_117_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10731</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11558</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8824,10709</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_92_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11558</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_88_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>18288</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_87_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>8879</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_87_in2</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>8881</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>26.6760</area>
			<comb_area>4.1040</comb_area>
			<seq_area>22.5720</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_3</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10835</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10834</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18232</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86_in2</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>7501</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18905</source_loc>
			<state_reg/>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>10664</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11098</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11580</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18240,18230,18074,18080,18243,11099,11100,11101,11098,11096,11097</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_178</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11580</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_8Ux2U_9U_4_136_out1</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11094</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7500</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>2986,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>11607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7500,10836</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11607</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_118_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11087</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11087,11088</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_176</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11161</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>11586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2870,11081</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11586</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11157</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11080,11081</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_175</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11157</source_loc>
			<area>7.5240</area>
			<comb_area>0.0000</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_1</module_name>
		</signal>
		<source_loc>
			<id>11574</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18209,18238,18233,18143,18247,18212,18153,11075,11076,11077,11078</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_174</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11574</source_loc>
			<area>15.0480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_138_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11070</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_3Ux2U_4U_4_109_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11069</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux2U_3U_4_103_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>11067</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11066</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_93_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11065</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11064</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11142</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11064,11065,11066,11069,11070,11067</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_172</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11142</source_loc>
			<area>30.0960</area>
			<comb_area>0.0000</comb_area>
			<seq_area>30.0960</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_4</module_name>
		</signal>
		<source_loc>
			<id>11585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18144,18075,18235,18239,18126,18122,18082,18245,18132,18155,11045,11046,11050,11049,11047</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_170</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11585</source_loc>
			<area>17.7840</area>
			<comb_area>2.7360</comb_area>
			<seq_area>15.0480</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_2</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11040</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7502</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20169,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7499</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20169,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>11611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7502,7499,11027,11028,11040,11041,11043,11042</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_169</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11611</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11022</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7503</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20171,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7498</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20171,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>11610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7503,7498,11020,11021,11022,11023,11025,11024</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_168</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11610</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11015</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11047</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>7504</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20173,2892</sub_loc>
		</source_loc>
		<source_loc>
			<id>7497</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20173,2870</sub_loc>
		</source_loc>
		<source_loc>
			<id>11608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>7504,7497,11013,11014,11015,11016,11018,11017</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_167</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11608</source_loc>
			<area>106.7040</area>
			<comb_area>16.4160</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_12</module_name>
		</signal>
		<source_loc>
			<id>10996</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18636,10764,10745,11479,11472</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_gen_busy_r_4_156_out1</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>10996</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>10321</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18644,10319,10332,10853,10331</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10321</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9175</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18656,9174,10851,9173</sub_loc>
		</source_loc>
		<signal>
			<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9175</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9133</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18627,9130,9150,9172,10653,10852</sub_loc>
		</source_loc>
		<source_loc>
			<id>11009</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9133,11010,11011</sub_loc>
		</source_loc>
		<signal>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<source_loc>11009</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_1</module_name>
		</signal>
		<source_loc>
			<id>11571</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18201,18157,11073,11072</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_173</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11571</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10781</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11162</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11093,11094,11091,11092,11090</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_177</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11162</source_loc>
			<area>90.2880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>90.2880</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1225</setup_time>
			<module_name>regr_en_12</module_name>
		</signal>
		<source_loc>
			<id>11562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18237,11052,11062,11057,11061,11053,11054,11058</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_171</name>
			<datatype W="9">sc_uint</datatype>
			<source_loc>11562</source_loc>
			<area>80.0280</area>
			<comb_area>12.3120</comb_area>
			<seq_area>67.7160</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_9</module_name>
		</signal>
		<signal>
			<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10717</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10719</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>11080</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>10855</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10671</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10673</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11805</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13419,11625,18622,10349,10651,10763,10766,10744,10747,11000,11001,11002,11003,11004,11470</sub_loc>
		</source_loc>
		<signal>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>11805</source_loc>
			<area>8.8920</area>
			<comb_area>1.3680</comb_area>
			<seq_area>7.5240</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1578</setup_time>
			<module_name>regr_en_ss_1</module_name>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11018</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11025</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>11043</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11101</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10845</source_loc>
			<async/>
		</signal>
		<signal>
			<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>10847</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="5">sc_uint</datatype>
			<source_loc>2993</source_loc>
			<state_reg/>
			<area>44.4600</area>
			<comb_area>6.8400</comb_area>
			<seq_area>37.6200</seq_area>
			<delay>0.1120</delay>
			<setup_time>0.1771</setup_time>
			<module_name>regr_en_sc_5</module_name>
		</signal>
		<source_loc>
			<id>10386</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18626,10379,10652,10765,10746,10854,11490,11491,11492</sub_loc>
		</source_loc>
		<signal>
			<name>stall0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10386</source_loc>
			<async/>
			<stall/>
		</signal>
		<signal>
			<name>f1_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2578</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2507</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f1_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9697</source_loc>
		</signal>
		<signal>
			<name>mask1_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18472</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask1_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>9920</source_loc>
		</signal>
		<signal>
			<name>f2_array_rgb_DIN</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>2971</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_CE</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_RW</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>7470</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_in1</name>
			<datatype W="12">sc_uint</datatype>
			<source_loc>2901</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>f2_array_rgb_out1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10833</source_loc>
		</signal>
		<signal>
			<name>mask2_in1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>18232</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mask2_out1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>11088</source_loc>
		</signal>
		<source_loc>
			<id>11339</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11088</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask2</module_name>
			<name>mask2</name>
			<instance_name>mask2</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>in1,mask2_in1</port_conn>
			<port_conn>out1,mask2_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11339</source_loc>
		</module_inst>
		<source_loc>
			<id>11338</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10668,11090,10714,10735,10750,10752,10754,10770,10774,10778,10833</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f2_array_rgb</name>
			<instance_name>f2_array_rgb</instance_name>
			<thread>do_filter_2</thread>
			<port_conn>DIN,f2_array_rgb_DIN</port_conn>
			<port_conn>CE,f2_array_rgb_CE</port_conn>
			<port_conn>RW,f2_array_rgb_RW</port_conn>
			<port_conn>in1,f2_array_rgb_in1</port_conn>
			<port_conn>out1,f2_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>11338</source_loc>
		</module_inst>
		<source_loc>
			<id>10198</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9920</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_ROM_9X4_mask1</module_name>
			<name>mask1</name>
			<instance_name>mask1</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>in1,mask1_in1</port_conn>
			<port_conn>out1,mask1_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>10198</source_loc>
		</module_inst>
		<source_loc>
			<id>10197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9532,9577,9578,9599,9614,9616,9618,9634,9638,9642,9697</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_RAM_2322X8_1</module_name>
			<name>f1_array_rgb</name>
			<instance_name>f1_array_rgb</instance_name>
			<thread>do_filter_1</thread>
			<port_conn>DIN,f1_array_rgb_DIN</port_conn>
			<port_conn>CE,f1_array_rgb_CE</port_conn>
			<port_conn>RW,f1_array_rgb_RW</port_conn>
			<port_conn>in1,f1_array_rgb_in1</port_conn>
			<port_conn>out1,f1_array_rgb_out1</port_conn>
			<port_conn>clk,i_clk</port_conn>
			<source_loc>10197</source_loc>
		</module_inst>
		<source_loc>
			<id>1907</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>23</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7456</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1907</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_result_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_inside_data</name>
			</rhs>
			<lhs>
				<name>o_result_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>s_reg_171</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>s_reg_173</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_result_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_stall0</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_156_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_167</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_167</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_168</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_168</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_169</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_169</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_170</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx6i2c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>13.5125</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_170</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>s_reg_173</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_171</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_171</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_177</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_172</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx6i0c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>29.4819</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_172</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_93_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_103_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_109_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_138_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_173</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>36.1413</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3766</controller_delay>
			<rhs>
				<name>s_reg_177</name>
			</rhs>
			<lhs>
				<name>s_reg_173</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_177</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_174</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5257</controller_delay>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_174</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>s_reg_173</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_175</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_175</name>
			</lhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_176</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.4180</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_118_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_176</name>
			</lhs>
			<rhs>
				<name>mask2_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_177</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx5i0c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>66.4905</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.3766</controller_delay>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_177</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_136_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>s_reg_177</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_s_reg_178</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>11.6358</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5194</controller_delay>
			<lhs>
				<name>s_reg_178</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_84</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_85</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_85</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_84_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_85_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_86_in2</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>f2_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in2</name>
			</lhs>
			<rhs>
				<value>258</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			<async/>
			<module_name>mux_4bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>14.5257</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_172</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_176</name>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86</name>
			<dissolved_from>DC_Filter_Mul_9Ux4U_12U_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_87_in2</name>
			<async/>
			<module_name>mux_12bx6i3c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>70.0194</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_in2</name>
			</lhs>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_87_in1</name>
			<async/>
			<module_name>mux_12bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>63.1660</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>s_reg_171</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_177</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_177</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_86_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_87</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_87</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2986</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux1U_12U_4_88_in2</name>
			<async/>
			<module_name>mux_12bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>39.4269</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_171</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_173</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_171</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux1U_12U_4_88</name>
			<dissolved_from>DC_Filter_Add_12Ux1U_12U_4_88</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2979</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_177</name>
			</rhs>
			<lhs>
				<name>f2_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_177</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_inside_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_result_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl7</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_f2_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall0</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f2_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>gs_ctrl8</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_90</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_90</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_108</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_108</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_174</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2775</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_92</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_92</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_93</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_93</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_92_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_93_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux1U_4U_4_98</name>
			<dissolved_from>DC_Filter_Add_4Ux1U_4U_4_98</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_174</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_92_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_98_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2769</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux2U_3U_4_103</name>
			<dissolved_from>DC_Filter_Add_2Ux2U_3U_4_103</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_103_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2731</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_104</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_104</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_105</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_105</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_173</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_109</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_109</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_109_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2739</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_113</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_173</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_114</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_114</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_117</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_117</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_174</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_117_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_118</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_118</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_117_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_118_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_121</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_121</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_174</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_127</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_127</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_128</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_129</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_130</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_130</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_131</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_131</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_131_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_167</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_128_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_132</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_132</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_132_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_168</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_129_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_1_4_133</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_1_4_133</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_169</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_1_4_133_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_130_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_134</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_134</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_134_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_135</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_135</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_174</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_134_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_135_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<assign>
			<name>drive_mask2_in1</name>
			<lhs>
				<name>mask2_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_135_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_136</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_136</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_174</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_171</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_136_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2900</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_137</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_138</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_138</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_137_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_138_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_142</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_142</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_2_4_143</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_2_4_143</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_167</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_2_4_143_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_169</name>
			</rhs>
			<rhs>
				<name>s_reg_168</name>
			</rhs>
			<cond>
				<name>s_reg_178</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_144</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_144</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_145</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_178</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_148</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_148</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_148_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_167</name>
			</rhs>
			<cond>
				<name>s_reg_175</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_149</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_149</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_149_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_168</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_145_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_150</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_150</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_169</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_150_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_87_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_142_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_151</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_151</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_174</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_152</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_152</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_170</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
				<name>stall0</name>
			</cond>
			<source_loc>7456</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_5bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>46.5110</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>18</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>14</value>
			</rhs>
			<rhs>
				<value>24</value>
			</rhs>
			<rhs>
				<value>25</value>
			</rhs>
			<rhs>
				<value>11</value>
			</rhs>
			<rhs>
				<value>27</value>
			</rhs>
			<rhs>
				<value>31</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_88_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_90_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_89_out1</name>
				<name>s_reg_171</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_108_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_104_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_105_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_113_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_127_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_121_out1</name>
				<name>s_reg_177</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_114_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_144_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_152_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_151_out1</name>
				<name>s_reg_173</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall0</name>
				<name>global_state_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_2</thread>
		</thread>
		<source_loc>
			<id>1902</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>18</line>
			<col>18</col>
		</source_loc>
		<source_loc>
			<id>7512</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,1902</sub_loc>
		</source_loc>
		<thread>
			<name>drive_o_rgb_inside_data</name>
			<clock>i_clk</clock>
			<module_name>mux_24bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>74.5082</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.3259</controller_delay>
			<rhs>
				<name>i_rgb_data</name>
			</rhs>
			<lhs>
				<name>o_rgb_inside_data</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
				<bit_select>
					<rhs>
						<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
					</rhs>
					<lsb>4</lsb>
					<msb>11</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_busy_req_0</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5971</controller_delay>
			<lhs>
				<name>i_rgb_m_busy_req_0</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>s_reg_80</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
				<name>s_reg_82</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.3259</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_stall1</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>3.8043</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.1831</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>stall1</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_gen_busy_r_4_155_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_76</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_76</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_77</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_77</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_78</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.5129</controller_delay>
			<lhs>
				<name>s_reg_78</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_79</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx6i2c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>13.5125</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.5843</controller_delay>
			<lhs>
				<name>s_reg_79</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>s_reg_82</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_80</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_9bx5i2c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>45.6685</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.6557</controller_delay>
			<lhs>
				<name>s_reg_80</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_81</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>19.5111</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_81</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_18_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_43_out1</name>
			</rhs>
			<rhs>
				<name>mask1_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_82</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>36.1413</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3766</controller_delay>
			<rhs>
				<name>s_reg_86</name>
			</rhs>
			<lhs>
				<name>s_reg_82</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_86</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_83</name>
			<clock>i_clk</clock>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5257</controller_delay>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_83</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>s_reg_82</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_84</name>
			<clock>i_clk</clock>
			<module_name>mux_4bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>19.5111</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<rhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_20_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_84</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_30_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_63_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_85</name>
			<clock>i_clk</clock>
			<controller_delay>0.0288</controller_delay>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</rhs>
			<lhs>
				<name>s_reg_85</name>
			</lhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_86</name>
			<clock>i_clk</clock>
			<module_name>mux_12bx4i0c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>52.9587</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.3766</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>s_reg_86</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_61_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>s_reg_86</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_s_reg_87</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i1c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>9.1458</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.5194</controller_delay>
			<lhs>
				<name>s_reg_87</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			</rhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_9</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_10</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_10</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_9_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_10_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_11_in2</name>
			<async/>
			<module_name>mux_9bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.4479</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in2</name>
			</lhs>
			<rhs>
				<value>258</value>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			<async/>
			<module_name>mux_4bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>14.5257</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_81</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			</lhs>
			<rhs>
				<name>s_reg_84</name>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11</name>
			<dissolved_from>DC_Filter_Mul_9Ux4U_12U_4_11</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_12_in2</name>
			<async/>
			<module_name>mux_12bx6i3c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>70.0194</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_in2</name>
			</lhs>
			<rhs>
				<value>516</value>
			</rhs>
			<rhs>
				<value>1290</value>
			</rhs>
			<rhs>
				<value>2064</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
					</rhs>
					<lsb>0</lsb>
					<msb>10</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux12U_12U_4_12_in1</name>
			<async/>
			<module_name>mux_12bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>63.1660</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<name>s_reg_80</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_in1</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_86</name>
					</rhs>
					<lsb>0</lsb>
					<msb>8</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>s_reg_86</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_9Ux4U_12U_4_11_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux12U_12U_4_12</name>
			<dissolved_from>DC_Filter_Add_12Ux12U_12U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_in1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2986</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_12Ux1U_12U_4_13_in2</name>
			<async/>
			<module_name>mux_12bx3i0c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>39.4269</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<name>s_reg_80</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_82</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_12Ux1U_12U_4_13</name>
			<dissolved_from>DC_Filter_Add_12Ux1U_12U_4_13</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2979</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_in1</name>
			<async/>
			<module_name>mux_12bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>37.2540</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_86</name>
			</rhs>
			<lhs>
				<name>f1_array_rgb_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_DIN</name>
			<async/>
			<module_name>mux_8bx5i1c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>43.2188</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.1118</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_DIN</name>
			</lhs>
			<rhs>
				<name>f1_array_rgb_out1</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>i_rgb_data</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>8</lsb>
					<msb>15</msb>
				</bit_select>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>o_rgb_inside_data</name>
					</rhs>
					<lsb>16</lsb>
					<msb>23</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_CE</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_CE</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_f1_array_rgb_RW</name>
			<async/>
			<stall>
				<async>1</async>
				<name>stall1</name>
			</stall>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0714</controller_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>f1_array_rgb_RW</name>
			</lhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_14</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_14</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_15</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_15</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_19</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_19</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_1Ux1U_2U_4_17</name>
			<dissolved_from>DC_Filter_Add_1Ux1U_2U_4_17</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_83</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2775</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_18</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux1U_4U_4_20</name>
			<dissolved_from>DC_Filter_Add_4Ux1U_4U_4_20</dissolved_from>
			<async/>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_83</name>
					</rhs>
					<lsb>0</lsb>
					<msb>0</msb>
				</bit_select>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_19_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux1U_4U_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2769</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_28</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_28</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_29</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_29</dissolved_from>
			<async/>
			<rhs>
				<value>257</value>
			</rhs>
			<rhs>
				<name>s_reg_82</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux2U_3U_4_30</name>
			<dissolved_from>DC_Filter_Add_2Ux2U_3U_4_30</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux2U_3U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2731</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_3Ux2U_4U_4_34</name>
			<dissolved_from>DC_Filter_Add_3Ux2U_4U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value>6</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_3Ux2U_4U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2739</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_37</name>
			<dissolved_from>DC_Filter_LessThan_12Ux9U_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<value>258</value>
			</rhs>
			<rhs>
				<name>s_reg_82</name>
			</rhs>
			<lhs>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2963</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_41</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_41</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_42</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_43</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_43</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_42_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_46</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_46</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_52</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_52</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			<async/>
			<module_name>mux_2bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>5.4329</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53</name>
			<dissolved_from>DC_Filter_Equal_2Ux2U_1U_4_53</dissolved_from>
			<async/>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_54</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_55</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_55</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_in2</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_56</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_56</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_56_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux2U_1U_4_53_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_0_4_57</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_0_4_57</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0629</mux_delay>
			<control_delay>0.0629</control_delay>
			<rhs>
				<value>0</value>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_0_4_57_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_77</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_54_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_1_4_58</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_1_4_58</dissolved_from>
			<async/>
			<mux_area>16.4160</mux_area>
			<mux_delay>0.0714</mux_delay>
			<control_delay>0.0714</control_delay>
			<rhs>
				<name>s_reg_78</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_1_4_58_out1</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_55_out1</name>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_59</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_60</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_60</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_59_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_mask1_in1</name>
			<lhs>
				<name>mask1_in1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_60_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Add_8Ux2U_9U_4_61</name>
			<dissolved_from>DC_Filter_Add_8Ux2U_9U_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_80</name>
					</rhs>
					<lsb>0</lsb>
					<msb>7</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_8Ux2U_9U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2900</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62</name>
			<dissolved_from>DC_Filter_Mul_2Ux2U_4U_4_62</dissolved_from>
			<async/>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_4Ux2U_4U_4_63</name>
			<dissolved_from>DC_Filter_Add_4Ux2U_4U_4_63</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<rhs>
				<name>DC_Filter_Mul_2Ux2U_4U_4_62_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_4Ux2U_4U_4_63_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2688</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_OrReduction_2U_1U_4_67</name>
			<dissolved_from>DC_Filter_OrReduction_2U_1U_4_67</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_3_2_4_68</name>
			<dissolved_from>DC_Filter_N_Mux_12_3_2_4_68</dissolved_from>
			<async/>
			<mux_area>47.5380</mux_area>
			<mux_delay>0.1133</mux_delay>
			<control_delay>0.2576</control_delay>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_3_2_4_68_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_78</name>
			</rhs>
			<rhs>
				<name>s_reg_77</name>
			</rhs>
			<cond>
				<name>s_reg_87</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_69</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_69</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70</name>
			<dissolved_from>DC_Filter_Equal_2Ux1U_1U_4_70</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_87</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2870</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_73</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_73</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_73_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_76</name>
			</rhs>
			<cond>
				<name>s_reg_85</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_74</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_74</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_74_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_77</name>
			</rhs>
			<cond>
				<name>DC_Filter_Equal_2Ux1U_1U_4_70_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Mux_12_2_3_4_75</name>
			<dissolved_from>DC_Filter_N_Mux_12_2_3_4_75</dissolved_from>
			<async/>
			<mux_area>28.7280</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>s_reg_78</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Mux_12_2_3_4_75_out1</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Add_12Ux12U_12U_4_12_out1</name>
			</rhs>
			<cond>
				<name>DC_Filter_OrReduction_2U_1U_4_67_out1</name>
			</cond>
			<source_loc>2892</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_76</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_76</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_83</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Add_2Ux1U_2U_4_77</name>
			<dissolved_from>DC_Filter_Add_2Ux1U_2U_4_77</dissolved_from>
			<async/>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<name>s_reg_79</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>2693</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
				<name>stall1</name>
			</cond>
			<source_loc>7512</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_5bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>46.5110</mux_area>
			<mux_delay>0.1717</mux_delay>
			<control_delay>0.1717</control_delay>
			<controller_delay>0.7985</controller_delay>
			<rhs>
				<value>1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>17</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>13</value>
			</rhs>
			<rhs>
				<value>23</value>
			</rhs>
			<rhs>
				<value>24</value>
			</rhs>
			<rhs>
				<value>10</value>
			</rhs>
			<rhs>
				<value>26</value>
			</rhs>
			<rhs>
				<value>30</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>DC_Filter_Add_12Ux1U_12U_4_13_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_15_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_14_out1</name>
				<name>s_reg_80</name>
				<name>DC_Filter_Add_1Ux1U_2U_4_17_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_28_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_29_out1</name>
				<name>DC_Filter_LessThan_12Ux9U_1U_4_37_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_52_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_46_out1</name>
				<name>s_reg_86</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_41_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_69_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_77_out1</name>
				<name>DC_Filter_Add_2Ux1U_2U_4_76_out1</name>
				<name>s_reg_82</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx6i6c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>16.5835</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<rhs>
				<value>5</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>5.4471</mux_area>
			<mux_delay>0.0945</mux_delay>
			<control_delay>0.0945</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_3bx5i5c</module_name>
			<number_inputs>5</number_inputs>
			<mux_area>13.7793</mux_area>
			<mux_delay>0.1331</mux_delay>
			<control_delay>0.1331</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<rhs>
				<value>2</value>
			</rhs>
			<rhs>
				<value>3</value>
			</rhs>
			<rhs>
				<value>4</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>2.3284</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.2545</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value>0</value>
			</rhs>
			<rhs>
				<value>1</value>
			</rhs>
			<cond>
				<name>stall1</name>
				<name>global_state1_next</name>
			</cond>
			<source_loc>18905</source_loc>
			<thread>do_filter_1</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_busy</name>
			<lhs>
				<name>i_rgb_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13462</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13461</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13449</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_155_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_155</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_155_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13418</source_loc>
			<thread>gen_busy_0</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>13216</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_7_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_m_busy_req_0</name>
			</cond>
			<source_loc>20184</source_loc>
			<thread>gen_unvalidated_req_0</thread>
		</thread>
		<assign>
			<name>drive_o_result_vld</name>
			<lhs>
				<name>o_result_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</rhs>
			<rhs>
				<name>o_result_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12325</source_loc>
			<thread>gen_vld_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12179</source_loc>
			<thread>gen_unacked_req_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_81</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_81</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_vld</name>
			</rhs>
			<rhs>
				<name>o_result_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12862</source_loc>
			<thread>gen_stalling_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12043</source_loc>
			<thread>gen_active_0</thread>
		</thread>
		<thread>
			<name>drive_o_result_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_result_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11910</source_loc>
			<thread>gen_prev_trig_reg_0</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_3</dissolved_from>
			<async/>
			<rhs>
				<name>o_result_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11703</source_loc>
			<thread>gen_next_trig_reg_0</thread>
		</thread>
		<assign>
			<name>drive_i_rgb_inside_busy</name>
			<lhs>
				<name>i_rgb_inside_busy</name>
			</lhs>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p8</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
				<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13462</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p7</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gen_busy_0_i_rgb_m_data_is_invalid_next</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13461</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p6</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gdiv_i1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13449</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_gen_busy_r_4_156_p5</name>
			<dissolved_from>DC_Filter_gen_busy_r_4_156</dissolved_from>
			<async/>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<rhs>
				<name>i_rgb_inside_m_busy_req_0</name>
			</rhs>
			<lhs>
				<name>DC_Filter_gen_busy_r_4_156_gnew_req_i0</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>13418</source_loc>
			<thread>gen_busy_1</thread>
		</thread>
		<thread>
			<name>drive_i_rgb_inside_m_unvalidated_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>1</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>11394</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_N_Muxb_1_2_4_4_82</name>
			<dissolved_from>DC_Filter_N_Muxb_1_2_4_4_82</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>i_rgb_inside_m_unvalidated_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_N_Muxb_1_2_4_4_82_out1</name>
			</lhs>
			<rhs>
				<name>i_rgb_inside_vld</name>
			</rhs>
			<cond>
				<name>i_rgb_inside_m_busy_req_0</name>
			</cond>
			<source_loc>20184</source_loc>
			<thread>gen_unvalidated_req_1</thread>
		</thread>
		<assign>
			<name>drive_o_rgb_inside_vld</name>
			<lhs>
				<name>o_rgb_inside_vld</name>
			</lhs>
			<rhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12325</source_loc>
			<thread>gen_vld_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_unacked_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_unacked_req</name>
			</lhs>
			<rhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>9409</source_loc>
			<thread>gen_unacked_req_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_And_1Ux1U_1U_4_79</name>
			<dissolved_from>DC_Filter_And_1Ux1U_1U_4_79</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_vld</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_busy</name>
			</rhs>
			<lhs>
				<name>DC_Filter_And_1Ux1U_1U_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12862</source_loc>
			<thread>gen_stalling_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<dissolved_from>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</rhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Xor_1Ux1U_1U_1_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>12043</source_loc>
			<thread>gen_active_1</thread>
		</thread>
		<thread>
			<name>drive_o_rgb_inside_m_req_m_prev_trig_req</name>
			<clock>i_clk</clock>
			<reset>
				<name>i_rst</name>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			</lhs>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8777</source_loc>
			<thread>gen_prev_trig_reg_1</thread>
		</thread>
		<thread>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<dissolved_from>DC_Filter_Not_1U_1U_1_6</dissolved_from>
			<async/>
			<rhs>
				<name>o_rgb_inside_m_req_m_trig_req</name>
			</rhs>
			<lhs>
				<name>DC_Filter_Not_1U_1U_1_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>11703</source_loc>
			<thread>gen_next_trig_reg_1</thread>
		</thread>
		<source_loc>
			<id>10091</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9947</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_69</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_69</instance_name>
			<source_loc>10091</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_69</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10088</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9944</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_52</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_52</instance_name>
			<source_loc>10088</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10085</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9600</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_46</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_46</instance_name>
			<source_loc>10085</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10082</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9645</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_41</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_41</instance_name>
			<source_loc>10082</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10079</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9583</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_28</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_28</instance_name>
			<source_loc>10079</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9538</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_15</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_15</instance_name>
			<source_loc>10076</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10073</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9540</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_14</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_14</instance_name>
			<source_loc>10073</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10068</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9568,9581</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_17</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_17</instance_name>
			<source_loc>10068</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10094</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9711</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_76</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_76</instance_name>
			<source_loc>10094</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_76</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9709</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_77</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_77</instance_name>
			<source_loc>10097</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10100</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9931</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<name>DC_Filter_Add_2Ux2U_3U_4_30</name>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_30</instance_name>
			<source_loc>10100</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_2Ux2U_3U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10103</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9932</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_34</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_34</instance_name>
			<source_loc>10103</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10106</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9930</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux1U_4U_4_20</name>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_20</instance_name>
			<source_loc>10106</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux1U_4U_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10109</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9917</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_10</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_10</instance_name>
			<source_loc>10109</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9918</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_18</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_18</instance_name>
			<source_loc>10112</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10115</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9919</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_43</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_43</instance_name>
			<source_loc>10115</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10118</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9684</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_60</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_60</instance_name>
			<source_loc>10118</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_60</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10121</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9933</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_63</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_63</instance_name>
			<source_loc>10121</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_63</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10124</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9941</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_61</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_61</instance_name>
			<source_loc>10124</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10127</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9662</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_54</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_54</instance_name>
			<source_loc>10127</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10130</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9703</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_70</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_70</instance_name>
			<source_loc>10130</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10133</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9660,9936</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_53</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_53</instance_name>
			<source_loc>10133</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9935</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_29</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_29</instance_name>
			<source_loc>10138</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10141</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9904</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_37</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_37</instance_name>
			<source_loc>10141</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10144</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9569,9573</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_19</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_19</instance_name>
			<source_loc>10144</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10149</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9595</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_42</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_42</instance_name>
			<source_loc>10149</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10152</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9683</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_59</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_59</instance_name>
			<source_loc>10152</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9693</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_62</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_62</instance_name>
			<source_loc>10155</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10158</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9528</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_9</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_9</instance_name>
			<source_loc>10158</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10161</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9530,9571,9575,9597,9632,9636,9640,9695,9698</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux4U_12U_4_11</name>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_11</instance_name>
			<source_loc>10161</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Mul_9Ux4U_12U_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10180</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9873</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_56</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_56</instance_name>
			<source_loc>10180</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10181</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9880</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_57</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_57</instance_name>
			<source_loc>10181</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10182</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9890</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<name>DC_Filter_N_Mux_12_2_1_4_58</name>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_58</instance_name>
			<source_loc>10182</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_1_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10185</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9876</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_73</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_73</instance_name>
			<source_loc>10185</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9884</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_74</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_74</instance_name>
			<source_loc>10186</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10187</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9893</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_75</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_75</instance_name>
			<source_loc>10187</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10188</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9699</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<name>DC_Filter_N_Mux_12_3_2_4_68</name>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_68</instance_name>
			<source_loc>10188</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_2_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10191</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9664</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_55</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_55</instance_name>
			<source_loc>10191</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10194</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9705</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_67</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_67</instance_name>
			<source_loc>10194</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10284</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10278</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_79</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_79</instance_name>
			<source_loc>10284</source_loc>
			<thread>gen_stalling_1</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10337</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10331</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
			<name>DC_Filter_And_1Ux1U_1U_4_81</name>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_81</instance_name>
			<source_loc>10337</source_loc>
			<thread>gen_stalling_0</thread>
			<dissolved_to>DC_Filter_And_1Ux1U_1U_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10372</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10351</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_82</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_82</instance_name>
			<source_loc>10372</source_loc>
			<thread>gen_unvalidated_req_1</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11167</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10667,10703,10712,10734,11092,10751,10753,10769,10773,10777,10832,10836</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_87</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_87</instance_name>
			<source_loc>11167</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_87</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11192</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10669,11054,10738,11091,11093,10757,10779,10855</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux1U_12U_4_88</name>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_88</instance_name>
			<source_loc>11192</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_12Ux1U_12U_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9207</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9204</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_6</name>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<source_loc>9207</source_loc>
			<thread>gen_next_trig_reg_1</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9533,9911,9602,9938,9940,9621,9643,9719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux1U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux1U_12U_4_13</name>
			<instance_name>DC_Filter_Add_12Ux1U_12U_4_13</instance_name>
			<source_loc>10051</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux1U_12U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>10013</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9531,9572,9576,9598,9939,9615,9617,9633,9637,9641,9696,9700</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_12Ux12U_12U_4</module_name>
			<name>DC_Filter_Add_12Ux12U_12U_4_12</name>
			<instance_name>DC_Filter_Add_12Ux12U_12U_4_12</instance_name>
			<source_loc>10013</source_loc>
			<thread>do_filter_1</thread>
			<dissolved_to>DC_Filter_Add_12Ux12U_12U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9221</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Muxb_1_2_4_4</module_name>
			<name>DC_Filter_N_Muxb_1_2_4_4_7</name>
			<instance_name>DC_Filter_N_Muxb_1_2_4_4_7</instance_name>
			<source_loc>9232</source_loc>
			<thread>gen_unvalidated_req_0</thread>
			<dissolved_to>DC_Filter_N_Muxb_1_2_4_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9197</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9193</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_5</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>9197</source_loc>
			<thread>gen_vld_1</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9186</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9183</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_4</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<source_loc>9186</source_loc>
			<thread>gen_active_1</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9176</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9173</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Not_1U_1U_1</module_name>
			<name>DC_Filter_Not_1U_1U_1_3</name>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<source_loc>9176</source_loc>
			<thread>gen_next_trig_reg_0</thread>
			<dissolved_to>DC_Filter_Not_1U_1U_1_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11209</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11097,10717</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_1Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_1Ux1U_2U_4_108</name>
			<instance_name>DC_Filter_Add_1Ux1U_2U_4_108</instance_name>
			<source_loc>11209</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_1Ux1U_2U_4_108</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11214</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10719</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_104</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_104</instance_name>
			<source_loc>11214</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_104</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11217</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10781</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_114</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_114</instance_name>
			<source_loc>11217</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_114</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11220</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_121</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_121</instance_name>
			<source_loc>11220</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_121</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11223</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11098</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_127</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_127</instance_name>
			<source_loc>11223</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_127</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11226</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11101</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_144</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_144</instance_name>
			<source_loc>11226</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_144</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11229</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10847</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_151</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_151</instance_name>
			<source_loc>11229</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_151</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11232</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10845</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_152</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_152</instance_name>
			<source_loc>11232</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_152</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11235</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10673</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_89</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_89</instance_name>
			<source_loc>11235</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11238</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10671</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux1U_2U_4</module_name>
			<name>DC_Filter_Add_2Ux1U_2U_4_90</name>
			<instance_name>DC_Filter_Add_2Ux1U_2U_4_90</instance_name>
			<source_loc>11238</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux1U_2U_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11241</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11067</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_2Ux2U_3U_4</module_name>
			<name>DC_Filter_Add_2Ux2U_3U_4_103</name>
			<instance_name>DC_Filter_Add_2Ux2U_3U_4_103</instance_name>
			<source_loc>11241</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_2Ux2U_3U_4_103</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11244</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11069</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_3Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_3Ux2U_4U_4_109</name>
			<instance_name>DC_Filter_Add_3Ux2U_4U_4_109</instance_name>
			<source_loc>11244</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_3Ux2U_4U_4_109</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11247</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11066</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux1U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux1U_4U_4_98</name>
			<instance_name>DC_Filter_Add_4Ux1U_4U_4_98</instance_name>
			<source_loc>11247</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux1U_4U_4_98</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11250</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11087</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_118</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_118</instance_name>
			<source_loc>11250</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_118</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11253</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10820</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_135</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_135</instance_name>
			<source_loc>11253</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_135</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11256</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11070</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_138</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_138</instance_name>
			<source_loc>11256</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_138</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11259</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11064</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_85</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_85</instance_name>
			<source_loc>11259</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11262</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11065</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_4Ux2U_4U_4</module_name>
			<name>DC_Filter_Add_4Ux2U_4U_4_93</name>
			<instance_name>DC_Filter_Add_4Ux2U_4U_4_93</instance_name>
			<source_loc>11262</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_4Ux2U_4U_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11265</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11094</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Add_8Ux2U_9U_4</module_name>
			<name>DC_Filter_Add_8Ux2U_9U_4_136</name>
			<instance_name>DC_Filter_Add_8Ux2U_9U_4_136</instance_name>
			<source_loc>11265</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Add_8Ux2U_9U_4_136</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11268</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10798</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_129</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_129</instance_name>
			<source_loc>11268</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_129</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11271</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10839</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux1U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux1U_1U_4_145</name>
			<instance_name>DC_Filter_Equal_2Ux1U_1U_4_145</instance_name>
			<source_loc>11271</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux1U_1U_4_145</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11274</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10796,11081</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Equal_2Ux2U_1U_4</module_name>
			<name>DC_Filter_Equal_2Ux2U_1U_4_128</name>
			<instance_name>DC_Filter_Equal_2Ux2U_1U_4_128</instance_name>
			<source_loc>11274</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Equal_2Ux2U_1U_4_128</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11279</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11080</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_105</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_105</instance_name>
			<source_loc>11279</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_105</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11282</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11047</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_LessThan_12Ux9U_1U_4</module_name>
			<name>DC_Filter_LessThan_12Ux9U_1U_4_113</name>
			<instance_name>DC_Filter_LessThan_12Ux9U_1U_4_113</instance_name>
			<source_loc>11282</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_LessThan_12Ux9U_1U_4_113</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11285</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10731</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_117</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_117</instance_name>
			<source_loc>11285</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_117</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11288</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10819</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_134</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_134</instance_name>
			<source_loc>11288</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_134</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11291</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10829</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_137</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_137</instance_name>
			<source_loc>11291</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_137</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11294</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10664</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_84</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_84</instance_name>
			<source_loc>11294</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11297</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10700,10709</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_2Ux2U_4U_4</module_name>
			<name>DC_Filter_Mul_2Ux2U_4U_4_92</name>
			<instance_name>DC_Filter_Mul_2Ux2U_4U_4_92</instance_name>
			<source_loc>11297</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_2Ux2U_4U_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11302</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10666,10702,10711,10733,10768,10772,10776,10831,10834</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Mul_9Ux4U_12U_4</module_name>
			<name>DC_Filter_Mul_9Ux4U_12U_4_86</name>
			<instance_name>DC_Filter_Mul_9Ux4U_12U_4_86</instance_name>
			<source_loc>11302</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_Mul_9Ux4U_12U_4_86</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11321</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11015</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_131</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_131</instance_name>
			<source_loc>11321</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_131</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11022</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_0_4</module_name>
			<name>DC_Filter_N_Mux_12_2_0_4_132</name>
			<instance_name>DC_Filter_N_Mux_12_2_0_4_132</instance_name>
			<source_loc>11322</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_0_4_132</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11323</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11040</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_1_4</module_name>
			<name>DC_Filter_N_Mux_12_2_1_4_133</name>
			<instance_name>DC_Filter_N_Mux_12_2_1_4_133</instance_name>
			<source_loc>11323</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_1_4_133</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11326</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11018</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_148</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_148</instance_name>
			<source_loc>11326</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_148</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11327</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11025</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_149</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_149</instance_name>
			<source_loc>11327</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_149</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11043</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_2_3_4</module_name>
			<name>DC_Filter_N_Mux_12_2_3_4_150</name>
			<instance_name>DC_Filter_N_Mux_12_2_3_4_150</instance_name>
			<source_loc>11328</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_2_3_4_150</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11329</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10835</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_N_Mux_12_3_2_4</module_name>
			<name>DC_Filter_N_Mux_12_3_2_4_143</name>
			<instance_name>DC_Filter_N_Mux_12_3_2_4_143</instance_name>
			<source_loc>11329</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_N_Mux_12_3_2_4_143</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10800</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_130</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_130</instance_name>
			<source_loc>11332</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_130</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11335</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10841</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
			<name>DC_Filter_OrReduction_2U_1U_4_142</name>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_142</instance_name>
			<source_loc>11335</source_loc>
			<thread>do_filter_2</thread>
			<dissolved_to>DC_Filter_OrReduction_2U_1U_4_142</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9166</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9162</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
			<name>DC_Filter_Or_1Ux1U_1U_4_2</name>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<source_loc>9166</source_loc>
			<thread>gen_vld_0</thread>
			<dissolved_to>DC_Filter_Or_1Ux1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>9155</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9152</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
			<name>DC_Filter_Xor_1Ux1U_1U_1_1</name>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<source_loc>9155</source_loc>
			<thread>gen_active_0</thread>
			<dissolved_to>DC_Filter_Xor_1Ux1U_1U_1_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11472</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_156</name>
			<instance_name>DC_Filter_gen_busy_r_4_156</instance_name>
			<source_loc>11481</source_loc>
			<thread>gen_busy_1</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_156_p5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>11461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11452</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>DC_Filter_gen_busy_r_4</module_name>
			<name>DC_Filter_gen_busy_r_4_155</name>
			<instance_name>DC_Filter_gen_busy_r_4_155</instance_name>
			<source_loc>11461</source_loc>
			<thread>gen_busy_0</thread>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p8</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p7</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p6</dissolved_to>
			<dissolved_to>DC_Filter_gen_busy_r_4_155_p5</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 15 warnings, area=6474, bits=274</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>408</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>847</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1165</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1433</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2588</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>171</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>198</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>300</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>472</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>815</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>852</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>64</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>259</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>34</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>312</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>92</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>111</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>28</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>23</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>814</code_num>
			<count>14</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>342</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>36</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>176</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>66</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>132</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>78</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>78</count>
		</message_count>
		<message_count>
			<code_num>2791</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>22</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>22</count>
		</message_count>
	</message_counts>
	<end_time>Tue May  4 16:17:31 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>24</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>13</real_time>
			<cpu_time>9</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>108</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>58</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>3</real_time>
			<cpu_time>3</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>61</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>173</real_time>
			<cpu_time>18</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>173</real_time>
			<cpu_time>126</cpu_time>
		</phase>
	</timers>
	<footprint>534112</footprint>
	<subprocess_footprint>826444</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
