==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7k160tfbg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 4ns.
@I [HLS-10] Analyzing design file 'axi_interfaces.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces' partially with a factor of 8.
@I [XFORM-102] Partitioning array 'acc' automatically.
@I [XFORM-101] Partitioning array 'd_i' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
@I [XFORM-101] Partitioning array 'd_o' (axi_interfaces.c:57) in dimension 1 with a cyclic factor 8.
@I [XFORM-531] Rewinding loop 'For_Loop' (axi_interfaces.c:64) in function 'axi_interfaces'.
@I [HLS-111] Elapsed time: 8.18 seconds; current memory usage: 70.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'axi_interfaces' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'For_Loop'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.086 seconds; current memory usage: 70.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.134 seconds; current memory usage: 70.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'axi_interfaces' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_0' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_1' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_2' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_3' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_4' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_5' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_6' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_o_7' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_0' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_1' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_2' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_3' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_4' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_5' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_6' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'axi_interfaces/d_i_7' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'axi_interfaces' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Register 'acc_0' is power-on initialization.
@W [RTGEN-101] Register 'acc_1' is power-on initialization.
@W [RTGEN-101] Register 'acc_2' is power-on initialization.
@W [RTGEN-101] Register 'acc_3' is power-on initialization.
@W [RTGEN-101] Register 'acc_4' is power-on initialization.
@W [RTGEN-101] Register 'acc_5' is power-on initialization.
@W [RTGEN-101] Register 'acc_6' is power-on initialization.
@W [RTGEN-101] Register 'acc_7' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'axi_interfaces'.
@I [HLS-111] Elapsed time: 0.269 seconds; current memory usage: 71.7 MB.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'axi_interfaces'.
@I [WVHDL-304] Generating RTL VHDL for 'axi_interfaces'.
@I [WVLOG-307] Generating RTL Verilog for 'axi_interfaces'.
@I [HLS-112] Total elapsed time: 9.702 seconds; peak memory usage: 71.7 MB.
@I [LIC-101] Checked in feature [HLS]
