HelpInfo,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.2\SynplifyPro\bin\assistant
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/51||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/53||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/55||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/57||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/59||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/61||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/63||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/65||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/67||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/69||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/71||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/73||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/75||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/77||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/79||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/81||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/83||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/85||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/87||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/89||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/91||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/93||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/95||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/97||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/99||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/101||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/103||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/105||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/107||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/109||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/111||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/113||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/115||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/117||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/119||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/121||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/123||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/125||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/127||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/129||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/131||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/133||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/135||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/137||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/139||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/141||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/143||polarfire_syn_comps.v(4252);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4252
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/145||polarfire_syn_comps.v(4436);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4436
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/147||polarfire_syn_comps.v(4477);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4477
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/149||polarfire_syn_comps.v(4503);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4503
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/151||polarfire_syn_comps.v(4520);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4520
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/153||polarfire_syn_comps.v(4597);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4597
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/155||polarfire_syn_comps.v(5361);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5361
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/157||polarfire_syn_comps.v(6171);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6171
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/159||polarfire_syn_comps.v(6280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/161||polarfire_syn_comps.v(6318);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6318
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/163||polarfire_syn_comps.v(6391);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6391
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/165||polarfire_syn_comps.v(7280);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7280
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/167||polarfire_syn_comps.v(8337);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8337
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/169||polarfire_syn_comps.v(9296);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9296
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/171||polarfire_syn_comps.v(10032);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10032
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/173||polarfire_syn_comps.v(10747);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10747
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/175||polarfire_syn_comps.v(10781);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10781
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/177||polarfire_syn_comps.v(10817);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10817
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/179||polarfire_syn_comps.v(10864);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10864
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/181||polarfire_syn_comps.v(10898);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10898
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/183||polarfire_syn_comps.v(11764);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11764
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/185||polarfire_syn_comps.v(12807);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12807
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/187||polarfire_syn_comps.v(12819);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12819
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/189||polarfire_syn_comps.v(12830);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12830
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/191||polarfire_syn_comps.v(12843);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12843
Implementation;Synthesis||CG1337||@W:Net axi_read_not_ready is not declared.||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/222||AHBL_Ctrl.v(297);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\AHBL_Ctrl.v'/linenumber/297
Implementation;Synthesis||CG1337||@W:Net addr_beat is not declared.||top.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/249||DWC_UpConv_AChannel.v(457);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/457
Implementation;Synthesis||CG1337||@W:Net mask is not declared.||top.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/250||DWC_UpConv_AChannel.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/461
Implementation;Synthesis||CG1337||@W:Net FIXED is not declared.||top.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/251||DWC_UpConv_AChannel.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/498
Implementation;Synthesis||CG203||@W:Decimal constant '4294967295' is too large as a 32-bit signed constant, and hence truncated to 32-bits. Use sized constant format to make it an unsigned constant.||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/375||DDR3_0.v(2596);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/2596
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW_BEHAV not found. Cannot undefine.||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/394||miv_rv32_core_merged.v(23965);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/23965
Implementation;Synthesis||CS138||@W:Macro definition for RAM_BIST_VIEW not found. Cannot undefine.||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/395||miv_rv32_core_merged.v(23966);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/23966
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_begin. Verify the correct directive name.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/408||miv_rv32_core_merged.v(25840);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/25840
Implementation;Synthesis||CS141||@W:Unrecognized synthesis directive dc_script_end. Verify the correct directive name.||top.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/409||miv_rv32_core_merged.v(25843);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/25843
Implementation;Synthesis||CG1337||@W:Net resetn_rx_s is not declared.||top.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/422||spi_chanctrl.v(805);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/805
Implementation;Synthesis||CG775||@N: Component CoreAPB3 not found in library "work" or "__hyper__lib__", but found in library COREAPB3_LIB||top.srr(458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/458||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis||CG360||@W:Removing wire IA_PRDATA, as there is no assignment to it.||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/539||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis||CG1283||@W:Ignoring localparam ADDR_WIDTH_INT on the instance and using locally defined value||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/545||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/546||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/547||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/548||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/549||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/550||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/551||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/552||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/553||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/554||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/555||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/556||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/557||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/558||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/559||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/560||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/561||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/562||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/563||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/564||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/565||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/566||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/567||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/568||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/569||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/570||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/571||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/572||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/573||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/574||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/575||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/576||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/577||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/578||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/579||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/580||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/581||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/582||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/583||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/584||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/585||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/586||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/587||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/588||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/589||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/590||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/591||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/592||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/593||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/594||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/595||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/596||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/597||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/598||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/599||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/600||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/601||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/602||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/603||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/604||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/605||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/606||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/607||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/608||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_START_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/609||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/610||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/611||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/612||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/613||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE4_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/614||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE5_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/615||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE6_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/616||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE7_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/617||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE8_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/618||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE9_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/619||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE10_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/620||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE11_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/621||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE12_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/622||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE13_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/623||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE14_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/624||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE15_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/625||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE16_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/626||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE17_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/627||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE18_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/628||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE19_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/629||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE20_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/630||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE21_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/631||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE22_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/632||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE23_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/633||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE24_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/634||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE25_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/635||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE26_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/636||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE27_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/637||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE28_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/638||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE29_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/639||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE30_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/640||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE31_END_ADDR on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/641||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE0_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/642||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE1_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/643||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE2_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/644||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG168||@W:Type of parameter SLAVE3_END_ADDR_UPPER on the instance Axi4Interconnect_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/645||Axi4Interconnect.v(4470);liberoaction://cross_probe/hdl/file/'<project>\component\work\Axi4Interconnect\Axi4Interconnect.v'/linenumber/4470
Implementation;Synthesis||CG360||@W:Removing wire currRDataTransID, as there is no assignment to it.||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/686||Axi4CrossBar.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/229
Implementation;Synthesis||CG360||@W:Removing wire openRTransDec, as there is no assignment to it.||top.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/687||Axi4CrossBar.v(230);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/230
Implementation;Synthesis||CG360||@W:Removing wire currWDataTransID, as there is no assignment to it.||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/688||Axi4CrossBar.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/232
Implementation;Synthesis||CG360||@W:Removing wire openWTransDec, as there is no assignment to it.||top.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/689||Axi4CrossBar.v(233);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/233
Implementation;Synthesis||CG360||@W:Removing wire sysReset, as there is no assignment to it.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/690||Axi4CrossBar.v(235);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/235
Implementation;Synthesis||CG360||@W:Removing wire dataFifoWr, as there is no assignment to it.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/691||Axi4CrossBar.v(237);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/237
Implementation;Synthesis||CG360||@W:Removing wire srcPort, as there is no assignment to it.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/692||Axi4CrossBar.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire destPort, as there is no assignment to it.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/693||Axi4CrossBar.v(239);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/239
Implementation;Synthesis||CG360||@W:Removing wire wrFifoFull, as there is no assignment to it.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/694||Axi4CrossBar.v(240);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/240
Implementation;Synthesis||CG360||@W:Removing wire rdDataFifoWr, as there is no assignment to it.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/695||Axi4CrossBar.v(242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/242
Implementation;Synthesis||CG360||@W:Removing wire rdSrcPort, as there is no assignment to it.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/696||Axi4CrossBar.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/243
Implementation;Synthesis||CG360||@W:Removing wire rdDestPort, as there is no assignment to it.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/697||Axi4CrossBar.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/244
Implementation;Synthesis||CG360||@W:Removing wire rdFifoFull, as there is no assignment to it.||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/698||Axi4CrossBar.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/245
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARID, as there is no assignment to it.||top.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/699||Axi4CrossBar.v(250);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/250
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARLEN, as there is no assignment to it.||top.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/700||Axi4CrossBar.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/251
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARVALID, as there is no assignment to it.||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/701||Axi4CrossBar.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire DERR_ARREADY, as there is no assignment to it.||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/702||Axi4CrossBar.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/253
Implementation;Synthesis||CG360||@W:Removing wire DERR_RID, as there is no assignment to it.||top.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/703||Axi4CrossBar.v(255);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/255
Implementation;Synthesis||CG360||@W:Removing wire DERR_RDATA, as there is no assignment to it.||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/704||Axi4CrossBar.v(256);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/256
Implementation;Synthesis||CG360||@W:Removing wire DERR_RRESP, as there is no assignment to it.||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/705||Axi4CrossBar.v(257);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/257
Implementation;Synthesis||CG360||@W:Removing wire DERR_RLAST, as there is no assignment to it.||top.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/706||Axi4CrossBar.v(258);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/258
Implementation;Synthesis||CG360||@W:Removing wire DERR_RUSER, as there is no assignment to it.||top.srr(707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/707||Axi4CrossBar.v(259);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/259
Implementation;Synthesis||CG360||@W:Removing wire DERR_RVALID, as there is no assignment to it.||top.srr(708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/708||Axi4CrossBar.v(260);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/260
Implementation;Synthesis||CG360||@W:Removing wire DERR_RREADY, as there is no assignment to it.||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/709||Axi4CrossBar.v(261);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/261
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWID, as there is no assignment to it.||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/710||Axi4CrossBar.v(263);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/263
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWLEN, as there is no assignment to it.||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/711||Axi4CrossBar.v(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/264
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWVALID, as there is no assignment to it.||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/712||Axi4CrossBar.v(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/265
Implementation;Synthesis||CG360||@W:Removing wire DERR_AWREADY, as there is no assignment to it.||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/713||Axi4CrossBar.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire DERR_WID, as there is no assignment to it.||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/714||Axi4CrossBar.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/268
Implementation;Synthesis||CG360||@W:Removing wire DERR_WDATA, as there is no assignment to it.||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/715||Axi4CrossBar.v(269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/269
Implementation;Synthesis||CG360||@W:Removing wire DERR_WSTRB, as there is no assignment to it.||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/716||Axi4CrossBar.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/270
Implementation;Synthesis||CG360||@W:Removing wire DERR_WLAST, as there is no assignment to it.||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/717||Axi4CrossBar.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/271
Implementation;Synthesis||CG360||@W:Removing wire DERR_WUSER, as there is no assignment to it.||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/718||Axi4CrossBar.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/272
Implementation;Synthesis||CG360||@W:Removing wire DERR_WVALID, as there is no assignment to it.||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/719||Axi4CrossBar.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/273
Implementation;Synthesis||CG360||@W:Removing wire DERR_WREADY, as there is no assignment to it.||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/720||Axi4CrossBar.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/274
Implementation;Synthesis||CG360||@W:Removing wire DERR_BID, as there is no assignment to it.||top.srr(721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/721||Axi4CrossBar.v(276);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/276
Implementation;Synthesis||CG360||@W:Removing wire DERR_BRESP, as there is no assignment to it.||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/722||Axi4CrossBar.v(277);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/277
Implementation;Synthesis||CG360||@W:Removing wire DERR_BUSER, as there is no assignment to it.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/723||Axi4CrossBar.v(278);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/278
Implementation;Synthesis||CG360||@W:Removing wire DERR_BVALID, as there is no assignment to it.||top.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/724||Axi4CrossBar.v(279);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/279
Implementation;Synthesis||CG360||@W:Removing wire DERR_BREADY, as there is no assignment to it.||top.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/725||Axi4CrossBar.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/280
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/726||Axi4CrossBar.v(318);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/318
Implementation;Synthesis||CG133||@W:Object SLAVE_AID_REG is declared but not assigned. Either assign a value or remove the declaration.||top.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2854||DWC_UpConv_AChannel.v(226);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/226
Implementation;Synthesis||CL169||@W:Pruning unused register alen_wrap_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(2859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2859||DWC_UpConv_AChannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=36||top.srr(2905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2905||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=2||top.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2915||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=25||top.srr(2950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2950||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=8||top.srr(2985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/2985||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL169||@W:Pruning unused register beat_cnt_reg[7:0]. Make sure that there are no unused intermediate registers.||top.srr(3010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3010||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/184
Implementation;Synthesis||CL169||@W:Pruning unused register offset_latched[5:0]. Make sure that there are no unused intermediate registers.||top.srr(3011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3011||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL271||@W:Pruning unused bits 11 to 6 of beat_cnt_reg_shifted[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(3012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3012||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/184
Implementation;Synthesis||CL169||@W:Pruning unused register reached_wrap_boundary_accepted_reg. Make sure that there are no unused intermediate registers.||top.srr(3013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3013||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL169||@W:Pruning unused register end_ext_wrap_burst_reg. Make sure that there are no unused intermediate registers.||top.srr(3014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3014||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL169||@W:Pruning unused register addr_reg[0]. Make sure that there are no unused intermediate registers.||top.srr(3015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3015||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL169||@W:Pruning unused register end_cycle_reg. Make sure that there are no unused intermediate registers.||top.srr(3016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3016||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL169||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||top.srr(3017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3017||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/157
Implementation;Synthesis||CL169||@W:Pruning unused register beat_cnt_reg_eq_0. Make sure that there are no unused intermediate registers.||top.srr(3018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3018||DWC_UpConv_Wchan_WriteDataFifoCtrl.v(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_Wchan_WriteDataFifoCtrl.v'/linenumber/184
Implementation;Synthesis||CG360||@W:Removing wire actual_wlen, as there is no assignment to it.||top.srr(3027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3027||DWC_UpConv_WChan_ReadDataFifoCtrl.v(109);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v'/linenumber/109
Implementation;Synthesis||CG360||@W:Removing wire size_one_hot_hold, as there is no assignment to it.||top.srr(3044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3044||DWC_UpConv_WChannel.v(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/160
Implementation;Synthesis||CG360||@W:Removing wire mask_addr_msb_hold, as there is no assignment to it.||top.srr(3045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3045||DWC_UpConv_WChannel.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChannel.v'/linenumber/161
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=2||top.srr(3076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3076||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG360||@W:Removing wire cmd_fifo_empty_temp, as there is no assignment to it.||top.srr(3087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3087||DWC_UpConv_BChannel.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v'/linenumber/66
Implementation;Synthesis||CG133||@W:Object id_range is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3088||DWC_UpConv_BChannel.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_BChannel.v'/linenumber/74
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=4, width=26||top.srr(3122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3122||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16, width=67||top.srr(3134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3134||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CL169||@W:Pruning unused register fixed_flag_reg. Make sure that there are no unused intermediate registers.||top.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3169||DWC_UpConv_RChan_Ctrl.v(369);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/369
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3180||DWC_UpConv_RChannel.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/83
Implementation;Synthesis||CG133||@W:Object k is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3181||DWC_UpConv_RChannel.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/83
Implementation;Synthesis||CG133||@W:Object l is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3182||DWC_UpConv_RChannel.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChannel.v'/linenumber/83
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=65||top.srr(3412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3412||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3463||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=70||top.srr(3474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3474||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3483||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=5||top.srr(3494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3494||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3503||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=8, width=74||top.srr(3514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3514||RAM_BLOCK.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||CG133||@W:Object i is declared but not assigned. Either assign a value or remove the declaration.||top.srr(3523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3523||CDC_FIFO.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\CDC_FIFO.v'/linenumber/45
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_AWREADY, as there is no assignment to it.||top.srr(3557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3557||CoreAxi4Interconnect.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/112
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_AWREADY, as there is no assignment to it.||top.srr(3558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3558||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_AWREADY, as there is no assignment to it.||top.srr(3559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3559||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_AWREADY, as there is no assignment to it.||top.srr(3560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3560||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_AWREADY, as there is no assignment to it.||top.srr(3561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3561||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_AWREADY, as there is no assignment to it.||top.srr(3562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3562||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_AWREADY, as there is no assignment to it.||top.srr(3563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3563||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_AWREADY, as there is no assignment to it.||top.srr(3564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3564||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_AWREADY, as there is no assignment to it.||top.srr(3565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3565||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_AWREADY, as there is no assignment to it.||top.srr(3566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3566||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_AWREADY, as there is no assignment to it.||top.srr(3567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3567||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_AWREADY, as there is no assignment to it.||top.srr(3568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3568||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_AWREADY, as there is no assignment to it.||top.srr(3569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3569||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_AWREADY, as there is no assignment to it.||top.srr(3570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3570||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_AWREADY, as there is no assignment to it.||top.srr(3571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3571||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_WREADY, as there is no assignment to it.||top.srr(3572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3572||CoreAxi4Interconnect.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/326
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_WREADY, as there is no assignment to it.||top.srr(3573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3573||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_WREADY, as there is no assignment to it.||top.srr(3574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3574||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_WREADY, as there is no assignment to it.||top.srr(3575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3575||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_WREADY, as there is no assignment to it.||top.srr(3576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3576||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_WREADY, as there is no assignment to it.||top.srr(3577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3577||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_WREADY, as there is no assignment to it.||top.srr(3578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3578||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CG360||@W:Removing wire MASTER8_WREADY, as there is no assignment to it.||top.srr(3579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3579||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CG360||@W:Removing wire MASTER9_WREADY, as there is no assignment to it.||top.srr(3580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3580||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CG360||@W:Removing wire MASTER10_WREADY, as there is no assignment to it.||top.srr(3581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3581||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CG360||@W:Removing wire MASTER11_WREADY, as there is no assignment to it.||top.srr(3582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3582||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CG360||@W:Removing wire MASTER12_WREADY, as there is no assignment to it.||top.srr(3583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3583||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CG360||@W:Removing wire MASTER13_WREADY, as there is no assignment to it.||top.srr(3584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3584||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CG360||@W:Removing wire MASTER14_WREADY, as there is no assignment to it.||top.srr(3585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3585||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CG360||@W:Removing wire MASTER15_WREADY, as there is no assignment to it.||top.srr(3586);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3586||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BID, as there is no assignment to it.||top.srr(3587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3587||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BRESP, as there is no assignment to it.||top.srr(3588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3588||CoreAxi4Interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BUSER, as there is no assignment to it.||top.srr(3589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3589||CoreAxi4Interconnect.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/449
Implementation;Synthesis||CG360||@W:Removing wire MASTER1_BVALID, as there is no assignment to it.||top.srr(3590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3590||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BID, as there is no assignment to it.||top.srr(3591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3591||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BRESP, as there is no assignment to it.||top.srr(3592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3592||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BUSER, as there is no assignment to it.||top.srr(3593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3593||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CG360||@W:Removing wire MASTER2_BVALID, as there is no assignment to it.||top.srr(3594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3594||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BID, as there is no assignment to it.||top.srr(3595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3595||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BRESP, as there is no assignment to it.||top.srr(3596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3596||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BUSER, as there is no assignment to it.||top.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3597||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CG360||@W:Removing wire MASTER3_BVALID, as there is no assignment to it.||top.srr(3598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3598||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BID, as there is no assignment to it.||top.srr(3599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3599||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BRESP, as there is no assignment to it.||top.srr(3600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3600||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BUSER, as there is no assignment to it.||top.srr(3601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3601||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CG360||@W:Removing wire MASTER4_BVALID, as there is no assignment to it.||top.srr(3602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3602||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BID, as there is no assignment to it.||top.srr(3603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3603||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BRESP, as there is no assignment to it.||top.srr(3604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3604||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BUSER, as there is no assignment to it.||top.srr(3605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3605||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CG360||@W:Removing wire MASTER5_BVALID, as there is no assignment to it.||top.srr(3606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3606||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BID, as there is no assignment to it.||top.srr(3607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3607||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BRESP, as there is no assignment to it.||top.srr(3608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3608||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BUSER, as there is no assignment to it.||top.srr(3609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3609||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CG360||@W:Removing wire MASTER6_BVALID, as there is no assignment to it.||top.srr(3610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3610||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CG360||@W:Removing wire MASTER7_BID, as there is no assignment to it.||top.srr(3611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3611||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER1_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3615||CoreAxi4Interconnect.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/112
Implementation;Synthesis||CL318||@W:*Output MASTER2_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3616||CoreAxi4Interconnect.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/126
Implementation;Synthesis||CL318||@W:*Output MASTER3_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3617||CoreAxi4Interconnect.v(140);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/140
Implementation;Synthesis||CL318||@W:*Output MASTER4_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3618||CoreAxi4Interconnect.v(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/154
Implementation;Synthesis||CL318||@W:*Output MASTER5_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3619||CoreAxi4Interconnect.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/168
Implementation;Synthesis||CL318||@W:*Output MASTER6_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3620||CoreAxi4Interconnect.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/182
Implementation;Synthesis||CL318||@W:*Output MASTER7_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3621||CoreAxi4Interconnect.v(196);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/196
Implementation;Synthesis||CL318||@W:*Output MASTER8_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3622||CoreAxi4Interconnect.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/210
Implementation;Synthesis||CL318||@W:*Output MASTER9_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3623||CoreAxi4Interconnect.v(224);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/224
Implementation;Synthesis||CL318||@W:*Output MASTER10_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3624||CoreAxi4Interconnect.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/238
Implementation;Synthesis||CL318||@W:*Output MASTER11_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3625||CoreAxi4Interconnect.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/252
Implementation;Synthesis||CL318||@W:*Output MASTER12_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3626||CoreAxi4Interconnect.v(266);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/266
Implementation;Synthesis||CL318||@W:*Output MASTER13_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3627||CoreAxi4Interconnect.v(280);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/280
Implementation;Synthesis||CL318||@W:*Output MASTER14_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3628||CoreAxi4Interconnect.v(294);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/294
Implementation;Synthesis||CL318||@W:*Output MASTER15_AWREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3629||CoreAxi4Interconnect.v(308);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/308
Implementation;Synthesis||CL318||@W:*Output MASTER1_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3630||CoreAxi4Interconnect.v(326);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/326
Implementation;Synthesis||CL318||@W:*Output MASTER2_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3631||CoreAxi4Interconnect.v(334);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/334
Implementation;Synthesis||CL318||@W:*Output MASTER3_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3632||CoreAxi4Interconnect.v(342);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/342
Implementation;Synthesis||CL318||@W:*Output MASTER4_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3633||CoreAxi4Interconnect.v(350);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/350
Implementation;Synthesis||CL318||@W:*Output MASTER5_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3634||CoreAxi4Interconnect.v(358);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/358
Implementation;Synthesis||CL318||@W:*Output MASTER6_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3635||CoreAxi4Interconnect.v(366);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/366
Implementation;Synthesis||CL318||@W:*Output MASTER7_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3636||CoreAxi4Interconnect.v(374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/374
Implementation;Synthesis||CL318||@W:*Output MASTER8_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3637||CoreAxi4Interconnect.v(382);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/382
Implementation;Synthesis||CL318||@W:*Output MASTER9_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3638||CoreAxi4Interconnect.v(390);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/390
Implementation;Synthesis||CL318||@W:*Output MASTER10_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3639||CoreAxi4Interconnect.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/398
Implementation;Synthesis||CL318||@W:*Output MASTER11_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3640||CoreAxi4Interconnect.v(406);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/406
Implementation;Synthesis||CL318||@W:*Output MASTER12_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3641||CoreAxi4Interconnect.v(414);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/414
Implementation;Synthesis||CL318||@W:*Output MASTER13_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3642||CoreAxi4Interconnect.v(422);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/422
Implementation;Synthesis||CL318||@W:*Output MASTER14_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3643||CoreAxi4Interconnect.v(430);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/430
Implementation;Synthesis||CL318||@W:*Output MASTER15_WREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3644||CoreAxi4Interconnect.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/438
Implementation;Synthesis||CL318||@W:*Output MASTER1_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3645||CoreAxi4Interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||CL318||@W:*Output MASTER1_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3646||CoreAxi4Interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||CL318||@W:*Output MASTER1_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3647||CoreAxi4Interconnect.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/449
Implementation;Synthesis||CL318||@W:*Output MASTER1_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3648||CoreAxi4Interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||CL318||@W:*Output MASTER2_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3649||CoreAxi4Interconnect.v(453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/453
Implementation;Synthesis||CL318||@W:*Output MASTER2_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3650||CoreAxi4Interconnect.v(454);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/454
Implementation;Synthesis||CL318||@W:*Output MASTER2_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3651||CoreAxi4Interconnect.v(455);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/455
Implementation;Synthesis||CL318||@W:*Output MASTER2_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3652||CoreAxi4Interconnect.v(456);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/456
Implementation;Synthesis||CL318||@W:*Output MASTER3_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3653||CoreAxi4Interconnect.v(459);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/459
Implementation;Synthesis||CL318||@W:*Output MASTER3_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3654||CoreAxi4Interconnect.v(460);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/460
Implementation;Synthesis||CL318||@W:*Output MASTER3_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3655||CoreAxi4Interconnect.v(461);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/461
Implementation;Synthesis||CL318||@W:*Output MASTER3_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3656||CoreAxi4Interconnect.v(462);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/462
Implementation;Synthesis||CL318||@W:*Output MASTER4_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3657||CoreAxi4Interconnect.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/465
Implementation;Synthesis||CL318||@W:*Output MASTER4_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3658||CoreAxi4Interconnect.v(466);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/466
Implementation;Synthesis||CL318||@W:*Output MASTER4_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3659||CoreAxi4Interconnect.v(467);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/467
Implementation;Synthesis||CL318||@W:*Output MASTER4_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3660||CoreAxi4Interconnect.v(468);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/468
Implementation;Synthesis||CL318||@W:*Output MASTER5_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3661||CoreAxi4Interconnect.v(471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/471
Implementation;Synthesis||CL318||@W:*Output MASTER5_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3662||CoreAxi4Interconnect.v(472);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/472
Implementation;Synthesis||CL318||@W:*Output MASTER5_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3663||CoreAxi4Interconnect.v(473);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/473
Implementation;Synthesis||CL318||@W:*Output MASTER5_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3664||CoreAxi4Interconnect.v(474);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/474
Implementation;Synthesis||CL318||@W:*Output MASTER6_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3665||CoreAxi4Interconnect.v(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/477
Implementation;Synthesis||CL318||@W:*Output MASTER6_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3666||CoreAxi4Interconnect.v(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/478
Implementation;Synthesis||CL318||@W:*Output MASTER6_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3667||CoreAxi4Interconnect.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/479
Implementation;Synthesis||CL318||@W:*Output MASTER6_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3668||CoreAxi4Interconnect.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/480
Implementation;Synthesis||CL318||@W:*Output MASTER7_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3669||CoreAxi4Interconnect.v(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/483
Implementation;Synthesis||CL318||@W:*Output MASTER7_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3670||CoreAxi4Interconnect.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/484
Implementation;Synthesis||CL318||@W:*Output MASTER7_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3671||CoreAxi4Interconnect.v(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/485
Implementation;Synthesis||CL318||@W:*Output MASTER7_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3672||CoreAxi4Interconnect.v(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/486
Implementation;Synthesis||CL318||@W:*Output MASTER8_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3673||CoreAxi4Interconnect.v(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/489
Implementation;Synthesis||CL318||@W:*Output MASTER8_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3674||CoreAxi4Interconnect.v(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/490
Implementation;Synthesis||CL318||@W:*Output MASTER8_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3675||CoreAxi4Interconnect.v(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/491
Implementation;Synthesis||CL318||@W:*Output MASTER8_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3676||CoreAxi4Interconnect.v(492);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/492
Implementation;Synthesis||CL318||@W:*Output MASTER9_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3677||CoreAxi4Interconnect.v(495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/495
Implementation;Synthesis||CL318||@W:*Output MASTER9_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3678||CoreAxi4Interconnect.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/496
Implementation;Synthesis||CL318||@W:*Output MASTER9_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3679||CoreAxi4Interconnect.v(497);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/497
Implementation;Synthesis||CL318||@W:*Output MASTER9_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3680||CoreAxi4Interconnect.v(498);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/498
Implementation;Synthesis||CL318||@W:*Output MASTER10_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3681||CoreAxi4Interconnect.v(501);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/501
Implementation;Synthesis||CL318||@W:*Output MASTER10_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3682||CoreAxi4Interconnect.v(502);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/502
Implementation;Synthesis||CL318||@W:*Output MASTER10_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3683||CoreAxi4Interconnect.v(503);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/503
Implementation;Synthesis||CL318||@W:*Output MASTER10_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3684||CoreAxi4Interconnect.v(504);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/504
Implementation;Synthesis||CL318||@W:*Output MASTER11_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3685||CoreAxi4Interconnect.v(507);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/507
Implementation;Synthesis||CL318||@W:*Output MASTER11_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3686||CoreAxi4Interconnect.v(508);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/508
Implementation;Synthesis||CL318||@W:*Output MASTER11_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3687||CoreAxi4Interconnect.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/509
Implementation;Synthesis||CL318||@W:*Output MASTER11_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3688||CoreAxi4Interconnect.v(510);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/510
Implementation;Synthesis||CL318||@W:*Output MASTER12_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3689||CoreAxi4Interconnect.v(513);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/513
Implementation;Synthesis||CL318||@W:*Output MASTER12_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3690||CoreAxi4Interconnect.v(514);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/514
Implementation;Synthesis||CL318||@W:*Output MASTER12_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3691||CoreAxi4Interconnect.v(515);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/515
Implementation;Synthesis||CL318||@W:*Output MASTER12_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3692||CoreAxi4Interconnect.v(516);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/516
Implementation;Synthesis||CL318||@W:*Output MASTER13_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3693||CoreAxi4Interconnect.v(519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/519
Implementation;Synthesis||CL318||@W:*Output MASTER13_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3694||CoreAxi4Interconnect.v(520);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/520
Implementation;Synthesis||CL318||@W:*Output MASTER13_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3695);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3695||CoreAxi4Interconnect.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/521
Implementation;Synthesis||CL318||@W:*Output MASTER13_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3696);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3696||CoreAxi4Interconnect.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/522
Implementation;Synthesis||CL318||@W:*Output MASTER14_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3697||CoreAxi4Interconnect.v(525);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/525
Implementation;Synthesis||CL318||@W:*Output MASTER14_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3698||CoreAxi4Interconnect.v(526);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/526
Implementation;Synthesis||CL318||@W:*Output MASTER14_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3699||CoreAxi4Interconnect.v(527);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/527
Implementation;Synthesis||CL318||@W:*Output MASTER14_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3700||CoreAxi4Interconnect.v(528);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/528
Implementation;Synthesis||CL318||@W:*Output MASTER15_BID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3701||CoreAxi4Interconnect.v(531);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/531
Implementation;Synthesis||CL318||@W:*Output MASTER15_BRESP has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3702||CoreAxi4Interconnect.v(532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/532
Implementation;Synthesis||CL318||@W:*Output MASTER15_BUSER has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3703||CoreAxi4Interconnect.v(533);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/533
Implementation;Synthesis||CL318||@W:*Output MASTER15_BVALID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3704||CoreAxi4Interconnect.v(534);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/534
Implementation;Synthesis||CL318||@W:*Output MASTER1_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3705||CoreAxi4Interconnect.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/565
Implementation;Synthesis||CL318||@W:*Output MASTER2_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3706||CoreAxi4Interconnect.v(579);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/579
Implementation;Synthesis||CL318||@W:*Output MASTER3_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3707||CoreAxi4Interconnect.v(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/593
Implementation;Synthesis||CL318||@W:*Output MASTER4_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3708||CoreAxi4Interconnect.v(607);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/607
Implementation;Synthesis||CL318||@W:*Output MASTER5_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3709||CoreAxi4Interconnect.v(621);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/621
Implementation;Synthesis||CL318||@W:*Output MASTER6_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3710||CoreAxi4Interconnect.v(635);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/635
Implementation;Synthesis||CL318||@W:*Output MASTER7_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3711||CoreAxi4Interconnect.v(649);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/649
Implementation;Synthesis||CL318||@W:*Output MASTER8_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3712||CoreAxi4Interconnect.v(663);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/663
Implementation;Synthesis||CL318||@W:*Output MASTER9_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3713||CoreAxi4Interconnect.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/677
Implementation;Synthesis||CL318||@W:*Output MASTER10_ARREADY has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.||top.srr(3714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3714||CoreAxi4Interconnect.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/691
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.||top.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3881||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.||top.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3882||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.||top.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3883||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.||top.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3884||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.||top.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3885||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.||top.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3886||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.||top.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3887||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.||top.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3888||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.||top.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3889||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.||top.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3890||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.||top.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3891||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.||top.srr(3892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3892||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.||top.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3893||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.||top.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3894||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.||top.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3895||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.||top.srr(3896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3896||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.||top.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3897||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.||top.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3898||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.||top.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3899||coregpio.v(464);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.||top.srr(3900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3900||coregpio.v(444);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.||top.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3901||coregpio.v(424);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.||top.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3902||coregpio.v(317);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.||top.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3903||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.||top.srr(3904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3904||coregpio.v(304);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3905||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3906||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3907||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL190||@W:Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(3908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3908||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.||top.srr(3909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3909||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.||top.srr(3910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3910||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.||top.srr(3911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3911||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CL169||@W:Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.||top.srr(3912);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3912||coregpio.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreGPIO_0\CoreGPIO_0_0\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis||CG775||@N: Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB||top.srr(3917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/3917||corejtagdebug.v(22);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v'/linenumber/22
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4295||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4296||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/227
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4297||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4298||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(228);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/228
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4299||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4300||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(267);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/267
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4301||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4302||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(268);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/268
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4303||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4304||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(309);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/309
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4305||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4306||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(310);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/310
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4307||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4308||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(351);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/351
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4309||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4310||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(352);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/352
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4311||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4312||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(397);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/397
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4313||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4314||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/398
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4315||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4316||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(437);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/437
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4317||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4318||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(438);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/438
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4319||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4320||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(479);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/479
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4321||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4322||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(480);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/480
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4323||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4324||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(521);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/521
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4325||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4326||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/522
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4327||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4328||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(563);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/563
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4329||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4330||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(564);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/564
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4331||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4332||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(603);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/603
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4333||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4334||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(604);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/604
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4335||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4336||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(645);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/645
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4337||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4338||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(646);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/646
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4339||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4340||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(691);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/691
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4341||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4342||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(692);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/692
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4344||DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/368
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4346||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4347||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4348||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(79);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/79
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4350||DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v(50);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_12\DDR3_0_DDRPHY_BLK_IOD_A_12_PF_IOD.v'/linenumber/50
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4352||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4353||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4354||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4355||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4357||DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_13\DDR3_0_DDRPHY_BLK_IOD_A_13_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4359||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4360||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4361||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4362||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4364||DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_14\DDR3_0_DDRPHY_BLK_IOD_A_14_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4366||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4367||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4368||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4369||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4371||DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_15\DDR3_0_DDRPHY_BLK_IOD_A_15_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4373||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4374||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(95);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/95
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4375||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4376||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(96);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/96
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4377||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4378||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(137);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/137
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4379||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4380||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(138);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/138
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4381||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4382||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(181);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/181
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4383||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4384||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(182);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/182
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4386||DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BA\DDR3_0_DDRPHY_BLK_IOD_BA_PF_IOD.v'/linenumber/152
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4388||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4389||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4391||DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v(38);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_BCLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_BCLK_TRAINING_PF_IOD.v'/linenumber/38
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4393||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4394||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4395||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4396||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4398||DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CAS_N\DDR3_0_DDRPHY_BLK_IOD_CAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4400||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4401||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4402||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4403||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4405||DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CKE\DDR3_0_DDRPHY_BLK_IOD_CKE_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4407||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4408||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4409||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4410||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4412||DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_CS_N\DDR3_0_DDRPHY_BLK_IOD_CS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4414||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4415||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4416||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4417||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4419||DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_ODT\DDR3_0_DDRPHY_BLK_IOD_ODT_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4421||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4422||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input TX_DATA_9 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4423||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CG781||@W:Input TX_DATA_8 on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4424||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/68
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4426||DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RAS_N\DDR3_0_DDRPHY_BLK_IOD_RAS_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4428||DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_REF_CLK_TRAINING\DDR3_0_DDRPHY_BLK_IOD_REF_CLK_TRAINING_PF_IOD.v'/linenumber/63
Implementation;Synthesis||CG781||@W:Input RX_P on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4431||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||top.srr(4432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4432||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/67
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4436||DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_RESET_N\DDR3_0_DDRPHY_BLK_IOD_RESET_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object read_access_p is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4444||APB_IF.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/114
Implementation;Synthesis||CL134||@N: Found RAM outdly, depth=8, width=8||top.srr(4457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4457||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CL134||@N: Found RAM indly, depth=8, width=8||top.srr(4458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4458||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||CG1340||@W:Index into variable dqsw_done could be out of range ; a simulation mismatch is possible.||top.srr(4484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4484||TRN_CLK.v(292);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/292
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(4512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4512||gate_training.v(376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/376
Implementation;Synthesis||CG290||@W:Referenced variable MIN_READS_THRESHOLD is not in sensitivity list.||top.srr(4513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4513||gate_training.v(1317);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1317
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg[3:0]. Either assign all bits or reduce the width of the signal.||top.srr(4516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4516||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of phase_move_reg_plus1[4:0]. Either assign all bits or reduce the width of the signal.||top.srr(4517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4517||gate_training.v(1793);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1793
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of set_error[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4519||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4520||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_0[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4521||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4522||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_1[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4523||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL279||@W:Pruning register bits 23 to 16 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4524||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of pre_iog_en_output_registered_2[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4525||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL118||@W:Latch generated from always block for signal apb_data_out[7:0]; possible missing assignment in an if or case statement.||top.srr(4528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4528||dq_align_dqs_optimization.v(1415);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1415
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 2 of read_access_internal[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4533||RDLVL_SMS.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/203
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4534||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4535||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4536||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4537||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4538||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4539||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL177||@W:Sharing sequential element apb_data_out_tri_enable and merging apb_data_out_tri_enable. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4540||RDLVL_SMS.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of direction_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4596||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of load_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4597||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 18 of move_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4598||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_pause_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4599||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL271||@W:Pruning unused bits 80 to 2 of apb_block_fifo_int[80:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4600||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 18 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4601||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 19 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4602||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 20 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4603||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 21 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4604||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 22 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4605||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 23 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4606||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 24 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4607||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 25 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4608||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 26 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4609||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 27 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4610||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 28 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4611||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 29 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4612||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 30 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4613||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 31 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4614||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 32 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4615||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 33 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4616||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 34 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4617||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 35 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4618||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 36 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4619||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 37 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4620||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 38 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4621||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 39 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4622||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 40 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4623||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 41 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4624||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 42 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4625||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 43 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4626||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 44 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4627||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 45 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4628||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 46 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4629||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 47 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4630||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 48 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4631||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 49 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4632||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 50 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4633||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 51 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4634||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 52 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4635||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 53 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4636||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 54 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4637||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 55 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4638||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 56 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4639||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 57 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4640||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 58 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4641||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 59 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4642||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 60 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4643||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 61 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4644||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 62 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4645||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 63 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4646||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 64 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4647||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 65 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4648||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 66 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4649||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 67 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4650||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 68 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4651||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 69 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4652||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 70 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4653||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 71 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4654||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 72 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4655||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 73 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4656||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 74 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4657||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 75 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4658||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 76 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4659||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 77 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4660||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 78 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4661||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 79 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4662||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 80 of out_of_range_reg[80:0] assign 0, register removed by optimization.||top.srr(4663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4663||IOG_IF.v(198);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/198
Implementation;Synthesis||CL271||@W:Pruning unused bits 121 to 120 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4705||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 113 to 112 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4706||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 105 to 104 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4707||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 97 to 96 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4708||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 89 to 88 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4709||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 81 to 80 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4710||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 72 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4711||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 65 to 64 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4712||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 57 to 56 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4713||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 49 to 48 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4714||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 41 to 40 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4715||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 33 to 32 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4716||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 25 to 24 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4717||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 17 to 16 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4718||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4719||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dq_txdata_in_reg_2[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4720||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 9 to 8 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4721);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4721||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of iog_dm_txdata_in_reg_2[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4722);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4722||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 8 of cal_init_mr_wr_data[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4725||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 3 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4726||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of cal_init_mr_addr[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(4727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4727||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 0 of cal_init_mr_wr_mask[17:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(4728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4728||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CG1340||@W:Index into variable data_match could be out of range ; a simulation mismatch is possible.||top.srr(4752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4752||write_callibrator.v(83);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/83
Implementation;Synthesis||CL207||@W:All reachable assignments to cal_l_dm_in[15:0] assign 0, register removed by optimization.||top.srr(4758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4758||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=3, width=64||top.srr(4796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4796||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||CL177||@W:Sharing sequential element genblk1[0].fifo_reset_n and merging genblk1[1].fifo_reset_n. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(4805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4805||LANE_ALIGNMENT.v(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LANE_ALIGNMENT.v'/linenumber/152
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4853||DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v(40);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_WE_N\DDR3_0_DDRPHY_BLK_IOD_WE_N_PF_IOD.v'/linenumber/40
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4860||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4861||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4862||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4870||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4875||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4880||DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4885||DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_0_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4890||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4891||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4892||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4898||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v(41);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/41
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4901||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v(330);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQ\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQ_PF_IOD.v'/linenumber/330
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4904||DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/64
Implementation;Synthesis||CL168||@W:Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(4909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4909||DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_READ_TRAINING\DDR3_0_DDRPHY_BLK_LANE_1_IOD_READ_TRAINING_PF_IOD.v'/linenumber/54
Implementation;Synthesis||CG133||@W:Object pause_reg_0 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4914);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4914||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause_reg_1 is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4915||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG133||@W:Object pause is declared but not assigned. Either assign a value or remove the declaration.||top.srr(4916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4916||PF_LANECTRL_PAUSE_SYNC.v(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANECTRL_ADDR_CMD_0\PF_LANECTRL_PAUSE_SYNC.v'/linenumber/20
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1919_unconnected, as it has the load but no drivers.||top.srr(4925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4925||DDR3_0_DDRPHY_BLK.v(15699);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15699
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1818_unconnected, as it has the load but no drivers.||top.srr(4926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4926||DDR3_0_DDRPHY_BLK.v(15700);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15700
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1717_unconnected, as it has the load but no drivers.||top.srr(4927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4927||DDR3_0_DDRPHY_BLK.v(15701);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15701
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P0_1616_unconnected, as it has the load but no drivers.||top.srr(4928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4928||DDR3_0_DDRPHY_BLK.v(15702);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15702
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1919_unconnected, as it has the load but no drivers.||top.srr(4929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4929||DDR3_0_DDRPHY_BLK.v(15704);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15704
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1818_unconnected, as it has the load but no drivers.||top.srr(4930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4930||DDR3_0_DDRPHY_BLK.v(15705);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15705
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1717_unconnected, as it has the load but no drivers.||top.srr(4931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4931||DDR3_0_DDRPHY_BLK.v(15706);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15706
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P1_1616_unconnected, as it has the load but no drivers.||top.srr(4932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4932||DDR3_0_DDRPHY_BLK.v(15707);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15707
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1919_unconnected, as it has the load but no drivers.||top.srr(4933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4933||DDR3_0_DDRPHY_BLK.v(15709);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15709
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1818_unconnected, as it has the load but no drivers.||top.srr(4934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4934||DDR3_0_DDRPHY_BLK.v(15710);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15710
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1717_unconnected, as it has the load but no drivers.||top.srr(4935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4935||DDR3_0_DDRPHY_BLK.v(15711);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15711
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P2_1616_unconnected, as it has the load but no drivers.||top.srr(4936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4936||DDR3_0_DDRPHY_BLK.v(15712);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15712
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1919_unconnected, as it has the load but no drivers.||top.srr(4937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4937||DDR3_0_DDRPHY_BLK.v(15714);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15714
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1818_unconnected, as it has the load but no drivers.||top.srr(4938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4938||DDR3_0_DDRPHY_BLK.v(15715);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15715
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1717_unconnected, as it has the load but no drivers.||top.srr(4939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4939||DDR3_0_DDRPHY_BLK.v(15716);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15716
Implementation;Synthesis||CG184||@W:Removing wire DFI_ADDRESS_P3_1616_unconnected, as it has the load but no drivers.||top.srr(4940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/4940||DDR3_0_DDRPHY_BLK.v(15717);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15717
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5203||DDR3_0.v(1471);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1471
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p0. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5204||DDR3_0.v(1511);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1511
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p1. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5205||DDR3_0.v(1549);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1549
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p2. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5206||DDR3_0.v(1588);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1588
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p3. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5207||DDR3_0.v(1627);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1627
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p4. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5208||DDR3_0.v(1666);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1666
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p5. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5209||DDR3_0.v(1703);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1703
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p6. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5210||DDR3_0.v(1742);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1742
Implementation;Synthesis||CS263||@W:Port-width mismatch for port l_b_size_p7. The port definition is 13 bits, but the actual port connection bit width is 11. Adjust either the definition or the instantiation of this port.||top.srr(5211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5211||DDR3_0.v(1781);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/1781
Implementation;Synthesis||CG133||@W:Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5252||miv_rv32_core_merged.v(16466);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16466
Implementation;Synthesis||CG133||@W:Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5253||miv_rv32_core_merged.v(16474);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16474
Implementation;Synthesis||CG133||@W:Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5254||miv_rv32_core_merged.v(16477);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16477
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5255||miv_rv32_core_merged.v(16478);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16478
Implementation;Synthesis||CG133||@W:Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5256||miv_rv32_core_merged.v(16479);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16479
Implementation;Synthesis||CG133||@W:Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5257||miv_rv32_core_merged.v(16480);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16480
Implementation;Synthesis||CG133||@W:Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5258||miv_rv32_core_merged.v(16481);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16481
Implementation;Synthesis||CG133||@W:Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5259||miv_rv32_core_merged.v(16482);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16482
Implementation;Synthesis||CG133||@W:Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5260||miv_rv32_core_merged.v(16483);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16483
Implementation;Synthesis||CG133||@W:Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5261||miv_rv32_core_merged.v(16484);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16484
Implementation;Synthesis||CL271||@W:Pruning unused bits 64 to 32 of exu_result_reg_int[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5288||miv_rv32_core_merged.v(10661);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/10661
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5315||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5323||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5331||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5339||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5347||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5372||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5380||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5383||miv_rv32_core_merged.v(3976);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3976
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5384||miv_rv32_core_merged.v(3977);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3977
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5385||miv_rv32_core_merged.v(3978);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3978
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5386||miv_rv32_core_merged.v(3979);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3979
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5387||miv_rv32_core_merged.v(3989);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3989
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5388||miv_rv32_core_merged.v(3990);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3990
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5389||miv_rv32_core_merged.v(3991);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3991
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5390||miv_rv32_core_merged.v(3992);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3992
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5391||miv_rv32_core_merged.v(3996);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3996
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5392||miv_rv32_core_merged.v(3997);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3997
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5393||miv_rv32_core_merged.v(3998);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3998
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5394||miv_rv32_core_merged.v(3999);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3999
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5395||miv_rv32_core_merged.v(4000);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4000
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5396||miv_rv32_core_merged.v(4004);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4004
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5397||miv_rv32_core_merged.v(4005);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4005
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5398||miv_rv32_core_merged.v(4006);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4006
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5399||miv_rv32_core_merged.v(4007);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4007
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5400||miv_rv32_core_merged.v(3976);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3976
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5401||miv_rv32_core_merged.v(3977);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3977
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5402||miv_rv32_core_merged.v(3978);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3978
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5403||miv_rv32_core_merged.v(3979);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3979
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5404||miv_rv32_core_merged.v(3989);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3989
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5405||miv_rv32_core_merged.v(3990);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3990
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5406||miv_rv32_core_merged.v(3991);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3991
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5407||miv_rv32_core_merged.v(3992);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3992
Implementation;Synthesis||CG133||@W:Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5408||miv_rv32_core_merged.v(3996);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3996
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5409||miv_rv32_core_merged.v(3997);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3997
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5410||miv_rv32_core_merged.v(3998);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3998
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5411||miv_rv32_core_merged.v(3999);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/3999
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5412||miv_rv32_core_merged.v(4000);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4000
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5413||miv_rv32_core_merged.v(4004);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4004
Implementation;Synthesis||CG133||@W:Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5414||miv_rv32_core_merged.v(4005);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4005
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5415||miv_rv32_core_merged.v(4006);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4006
Implementation;Synthesis||CG133||@W:Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5416||miv_rv32_core_merged.v(4007);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4007
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5422||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5430||miv_rv32_core_merged.v(5448);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5448
Implementation;Synthesis||CG133||@W:Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5433||miv_rv32_core_merged.v(1815);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/1815
Implementation;Synthesis||CG133||@W:Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5434||miv_rv32_core_merged.v(1992);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/1992
Implementation;Synthesis||CG133||@W:Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5435||miv_rv32_core_merged.v(1993);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/1993
Implementation;Synthesis||CG133||@W:Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5436||miv_rv32_core_merged.v(2096);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2096
Implementation;Synthesis||CG133||@W:Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5437||miv_rv32_core_merged.v(2101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2101
Implementation;Synthesis||CG133||@W:Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5438||miv_rv32_core_merged.v(2102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2102
Implementation;Synthesis||CG133||@W:Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5439||miv_rv32_core_merged.v(2103);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2103
Implementation;Synthesis||CG133||@W:Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5440||miv_rv32_core_merged.v(2121);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2121
Implementation;Synthesis||CG133||@W:Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5441||miv_rv32_core_merged.v(2122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/2122
Implementation;Synthesis||CL168||@W:Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5443||miv_rv32_core_merged.v(4093);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4093
Implementation;Synthesis||CL214||@N: Found multi-write port RAM mem, number of write ports=2, depth=32, width=32||top.srr(5484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5484||miv_rv32_core_merged.v(6037);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6037
Implementation;Synthesis||CL214||@N: Found multi-write port RAM mem, number of write ports=2, depth=32, width=32||top.srr(5485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5485||miv_rv32_core_merged.v(6036);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6036
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5487||miv_rv32_core_merged.v(5816);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5816
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5488||miv_rv32_core_merged.v(5817);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5817
Implementation;Synthesis||CG133||@W:Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5489||miv_rv32_core_merged.v(5818);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5818
Implementation;Synthesis||CG133||@W:Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5490||miv_rv32_core_merged.v(5821);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5821
Implementation;Synthesis||CG133||@W:Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5491||miv_rv32_core_merged.v(5822);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5822
Implementation;Synthesis||CG133||@W:Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5492||miv_rv32_core_merged.v(5823);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5823
Implementation;Synthesis||CG133||@W:Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5495||miv_rv32_core_merged.v(7302);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7302
Implementation;Synthesis||CG133||@W:Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5496||miv_rv32_core_merged.v(7305);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7305
Implementation;Synthesis||CG133||@W:Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5497||miv_rv32_core_merged.v(7312);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7312
Implementation;Synthesis||CG133||@W:Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5498||miv_rv32_core_merged.v(7336);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7336
Implementation;Synthesis||CG133||@W:Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5499||miv_rv32_core_merged.v(7378);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7378
Implementation;Synthesis||CG133||@W:Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5500||miv_rv32_core_merged.v(7441);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7441
Implementation;Synthesis||CG133||@W:Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5501||miv_rv32_core_merged.v(7548);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7548
Implementation;Synthesis||CG133||@W:Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5502||miv_rv32_core_merged.v(7632);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7632
Implementation;Synthesis||CG133||@W:Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.||top.srr(5503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5503||miv_rv32_core_merged.v(7633);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/7633
Implementation;Synthesis||CL168||@W:Removing instance u_opsrv_core_gpr_ded_reset_reg because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||top.srr(5567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5567||miv_rv32_opsrv_merged.v(13773);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13773
Implementation;Synthesis||CL134||@N: Found RAM fifoMem, depth=2, width=41||top.srr(5687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5687||miv_rv32_opsrv_merged.v(12426);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12426
Implementation;Synthesis||CL134||@N: Found RAM fifoMem, depth=2, width=34||top.srr(5697);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5697||miv_rv32_opsrv_merged.v(12426);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12426
Implementation;Synthesis||CL265||@W:Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.||top.srr(5702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5702||miv_rv32_opsrv_merged.v(10991);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/10991
Implementation;Synthesis||CL271||@W:Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5703||miv_rv32_opsrv_merged.v(10991);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/10991
Implementation;Synthesis||CL271||@W:Pruning unused bits 1 to 0 of genblk1.addr_reg[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5785||miv_rv32_opsrv_merged.v(14682);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14682
Implementation;Synthesis||CL134||@N: Found RAM mem, depth=16384, width=32||top.srr(5786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5786||miv_rv32_opsrv_merged.v(14698);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14698
Implementation;Synthesis||CL297||@W:The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"||top.srr(5787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5787||miv_rv32_opsrv_merged.v(14682);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14682
Implementation;Synthesis||CL265||@W:Removing unused bit 2 of resp_dest[2:0]. Either assign all bits or reduce the width of the signal.||top.srr(5790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5790||miv_rv32_opsrv_merged.v(9510);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9510
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 28 of cpu_d_req_addr_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(5791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5791||miv_rv32_opsrv_merged.v(9303);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9303
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of bresp_buff[1:0]. Either assign all bits or reduce the width of the signal.||top.srr(5887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5887||miv_rv32_opsrv_merged.v(3982);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3982
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||top.srr(5908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5908||miv_rv32_opsrv_merged.v(5389);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5389
Implementation;Synthesis||CG290||@W:Referenced variable mtimecmp is not in sensitivity list.||top.srr(5909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5909||miv_rv32_opsrv_merged.v(5394);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5394
Implementation;Synthesis||CG290||@W:Referenced variable mtime_count_sel is not in sensitivity list.||top.srr(5910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/5910||miv_rv32_opsrv_merged.v(5396);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5396
Implementation;Synthesis||CG184||@W:Removing wire APB_MSTR_PRDATA_P, as it has the load but no drivers.||top.srr(6036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6036||miv_rv32.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v'/linenumber/319
Implementation;Synthesis||CS263||@W:Port-width mismatch for port MSYS_EI. The port definition is 2 bits, but the actual port connection bit width is 6. Adjust either the definition or the instantiation of this port.||top.srr(6039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6039||MIV_RV32_C1.v(458);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C1\MIV_RV32_C1.v'/linenumber/458
Implementation;Synthesis||CL189||@N: Register bit i[0] is always 0.||top.srr(6060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6060||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[1] is always 0.||top.srr(6061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6061||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[2] is always 0.||top.srr(6062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6062||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[3] is always 1.||top.srr(6063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6063||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[4] is always 0.||top.srr(6064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6064||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[5] is always 0.||top.srr(6065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6065||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[6] is always 0.||top.srr(6066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6066||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[7] is always 0.||top.srr(6067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6067||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[8] is always 0.||top.srr(6068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6068||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[9] is always 0.||top.srr(6069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6069||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[10] is always 0.||top.srr(6070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6070||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[11] is always 0.||top.srr(6071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6071||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[12] is always 0.||top.srr(6072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6072||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[13] is always 0.||top.srr(6073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6073||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[14] is always 0.||top.srr(6074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6074||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[15] is always 0.||top.srr(6075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6075||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[16] is always 0.||top.srr(6076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6076||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[17] is always 0.||top.srr(6077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6077||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[18] is always 0.||top.srr(6078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6078||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[19] is always 0.||top.srr(6079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6079||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[20] is always 0.||top.srr(6080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6080||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[21] is always 0.||top.srr(6081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6081||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[22] is always 0.||top.srr(6082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6082||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[23] is always 0.||top.srr(6083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6083||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[24] is always 0.||top.srr(6084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6084||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[25] is always 0.||top.srr(6085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6085||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[26] is always 0.||top.srr(6086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6086||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[27] is always 0.||top.srr(6087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6087||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[28] is always 0.||top.srr(6088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6088||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[29] is always 0.||top.srr(6089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6089||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[30] is always 0.||top.srr(6090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6090||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CL189||@N: Register bit i[31] is always 0.||top.srr(6091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6091||scheduler.sv(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/82
Implementation;Synthesis||CG775||@N: Component CORESPI not found in library "work" or "__hyper__lib__", but found in library CORESPI_LIB||top.srr(6093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6093||corespi.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\corespi.v'/linenumber/27
Implementation;Synthesis||CL208||@W:All reachable assignments to bit 3 of control2[7:0] assign 0, register removed by optimization.||top.srr(6100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6100||spi_rf.v(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/134
Implementation;Synthesis||CG1340||@W:Index into variable txfifo_dhold could be out of range ; a simulation mismatch is possible.||top.srr(6143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6143||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL177||@W:Sharing sequential element cfg_enable_P1 and merging msrx_async_reset_ok. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6145||spi_chanctrl.v(343);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/343
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||top.srr(6196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6196||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CG1340||@W:Index into variable CUARTIl0l could be out of range ; a simulation mismatch is possible.||top.srr(6197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6197||Tx_async.v(605);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/605
Implementation;Synthesis||CL177||@W:Sharing sequential element CUARTI1l and merging CUARTIO0. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6212||Rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6251||CoreUARTapb.v(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\CoreUARTapb.v'/linenumber/126
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTll0.||top.srr(6257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6257||Rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register CUARTlI0l.||top.srr(6266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6266||Tx_async.v(301);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/301
Implementation;Synthesis||CL159||@N: Input CUARTI1I is unused.||top.srr(6275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6275||Tx_async.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/81
Implementation;Synthesis||CL159||@N: Input CUARTlO1 is unused.||top.srr(6276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6276||Tx_async.v(84);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/84
Implementation;Synthesis||CL159||@N: Input CUARTOI1 is unused.||top.srr(6277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6277||Tx_async.v(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Tx_async.v'/linenumber/87
Implementation;Synthesis||CL159||@N: Input BAUD_VAL_FRACTION is unused.||top.srr(6280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6280||Clock_gen.v(75);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/75
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of PADDR[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6287||spi.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi.v'/linenumber/70
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of stxs_bitsel[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6290||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of stxs_bitsel[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6291||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register mtx_state.||top.srr(6292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6292||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||CL159||@N: Input txfifo_count is unused.||top.srr(6301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6301||spi_chanctrl.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/54
Implementation;Synthesis||CL159||@N: Input rxfifo_count is unused.||top.srr(6302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6302||spi_chanctrl.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/59
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=1||top.srr(6307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6307||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL134||@N: Found RAM fifo_mem_q, depth=32, width=8||top.srr(6308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6308||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||CL159||@N: Input aresetn is unused.||top.srr(6311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6311||spi_control.v(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/27
Implementation;Synthesis||CL159||@N: Input sresetn is unused.||top.srr(6312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6312||spi_control.v(28);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/28
Implementation;Synthesis||CL159||@N: Input cfg_master is unused.||top.srr(6313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6313||spi_control.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/34
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty is unused.||top.srr(6314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6314||spi_control.v(35);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/35
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||top.srr(6315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6315||spi_control.v(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_control.v'/linenumber/36
Implementation;Synthesis||CL246||@W:Input port bits 31 to 8 of wrdata[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6318||spi_rf.v(42);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/42
Implementation;Synthesis||CL159||@N: Input tx_fifo_read is unused.||top.srr(6319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6319||spi_rf.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/52
Implementation;Synthesis||CL159||@N: Input rx_fifo_full is unused.||top.srr(6320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6320||spi_rf.v(55);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/55
Implementation;Synthesis||CL159||@N: Input rx_fifo_full_next is unused.||top.srr(6321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6321||spi_rf.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/56
Implementation;Synthesis||CL159||@N: Input rx_fifo_empty_next is unused.||top.srr(6322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6322||spi_rf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/58
Implementation;Synthesis||CL159||@N: Input tx_fifo_full_next is unused.||top.srr(6323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6323||spi_rf.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/61
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty is unused.||top.srr(6324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6324||spi_rf.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/62
Implementation;Synthesis||CL159||@N: Input tx_fifo_empty_next is unused.||top.srr(6325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6325||spi_rf.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_rf.v'/linenumber/63
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 34 of prdata[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6328||scheduler.sv(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/41
Implementation;Synthesis||CL189||@N: Register bit prdata[33] is always 0.||top.srr(6329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6329||scheduler.sv(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/41
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of prdata[33:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6330||scheduler.sv(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/41
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of paddr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6331||scheduler.sv(10);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/10
Implementation;Synthesis||CL159||@N: Input penable is unused.||top.srr(6332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6332||scheduler.sv(9);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/9
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(6337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6337||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||top.srr(6342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6342||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||CL156||@W:*Input APB_MSTR_PRDATA_P[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6347||miv_rv32.v(319);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v'/linenumber/319
Implementation;Synthesis||CL156||@W:*Input tcm1_dap_access_disable to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6348||miv_rv32.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\work\MIV_RV32_C1\MIV_RV32_C1_0\miv_rv32.v'/linenumber/465
Implementation;Synthesis||CL159||@N: Input mtime_count_in is unused.||top.srr(6351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6351||miv_rv32_opsrv_merged.v(5291);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5291
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of cpu_i_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6354||miv_rv32_opsrv_merged.v(6386);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6386
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of cpu_d_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6355||miv_rv32_opsrv_merged.v(6399);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6399
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of udma_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6356||miv_rv32_opsrv_merged.v(6418);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6418
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||top.srr(6357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6357||miv_rv32_opsrv_merged.v(6387);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6387
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||top.srr(6358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6358||miv_rv32_opsrv_merged.v(6400);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6400
Implementation;Synthesis||CL159||@N: Input udma_req_addr_p is unused.||top.srr(6359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6359||miv_rv32_opsrv_merged.v(6419);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6419
Implementation;Synthesis||CL247||@W:Input port bit 0 of aximstr_bresp[1:0] is unused||top.srr(6362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6362||miv_rv32_opsrv_merged.v(3569);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3569
Implementation;Synthesis||CL159||@N: Input opsrv_parity_en is unused.||top.srr(6364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6364||miv_rv32_opsrv_merged.v(3543);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3543
Implementation;Synthesis||CL159||@N: Input cfg_fence_all is unused.||top.srr(6365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6365||miv_rv32_opsrv_merged.v(3544);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3544
Implementation;Synthesis||CL159||@N: Input aximstr_bid is unused.||top.srr(6366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6366||miv_rv32_opsrv_merged.v(3570);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3570
Implementation;Synthesis||CL159||@N: Input cpu_axi_fence_wr_flush is unused.||top.srr(6367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6367||miv_rv32_opsrv_merged.v(3585);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3585
Implementation;Synthesis||CL159||@N: Input udma_axi_awaddr is unused.||top.srr(6368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6368||miv_rv32_opsrv_merged.v(3589);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3589
Implementation;Synthesis||CL159||@N: Input udma_axi_awlen is unused.||top.srr(6369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6369||miv_rv32_opsrv_merged.v(3590);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3590
Implementation;Synthesis||CL159||@N: Input udma_axi_awsize is unused.||top.srr(6370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6370||miv_rv32_opsrv_merged.v(3591);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3591
Implementation;Synthesis||CL159||@N: Input udma_axi_awvalid is unused.||top.srr(6371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6371||miv_rv32_opsrv_merged.v(3593);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3593
Implementation;Synthesis||CL159||@N: Input udma_axi_wdata is unused.||top.srr(6372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6372||miv_rv32_opsrv_merged.v(3594);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3594
Implementation;Synthesis||CL159||@N: Input udma_axi_wdata_p is unused.||top.srr(6373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6373||miv_rv32_opsrv_merged.v(3595);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3595
Implementation;Synthesis||CL159||@N: Input udma_axi_wlast is unused.||top.srr(6374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6374||miv_rv32_opsrv_merged.v(3596);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3596
Implementation;Synthesis||CL159||@N: Input udma_axi_wstrb is unused.||top.srr(6375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6375||miv_rv32_opsrv_merged.v(3597);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3597
Implementation;Synthesis||CL159||@N: Input udma_axi_wvalid is unused.||top.srr(6376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6376||miv_rv32_opsrv_merged.v(3599);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3599
Implementation;Synthesis||CL159||@N: Input udma_axi_fence_wr_flush is unused.||top.srr(6377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6377||miv_rv32_opsrv_merged.v(3600);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3600
Implementation;Synthesis||CL159||@N: Input udma_axi_war_hzd is unused.||top.srr(6378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6378||miv_rv32_opsrv_merged.v(3602);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3602
Implementation;Synthesis||CL159||@N: Input aximstr_rid is unused.||top.srr(6391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6391||miv_rv32_opsrv_merged.v(2968);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/2968
Implementation;Synthesis||CL159||@N: Input udma_axi_araddr is unused.||top.srr(6392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6392||miv_rv32_opsrv_merged.v(3004);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3004
Implementation;Synthesis||CL159||@N: Input udma_axi_arlen is unused.||top.srr(6393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6393||miv_rv32_opsrv_merged.v(3005);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3005
Implementation;Synthesis||CL159||@N: Input udma_axi_arsize is unused.||top.srr(6394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6394||miv_rv32_opsrv_merged.v(3006);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3006
Implementation;Synthesis||CL159||@N: Input udma_axi_arvalid is unused.||top.srr(6395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6395||miv_rv32_opsrv_merged.v(3008);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3008
Implementation;Synthesis||CL159||@N: Input udma_axi_rready is unused.||top.srr(6396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6396||miv_rv32_opsrv_merged.v(3009);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3009
Implementation;Synthesis||CL159||@N: Input udma_axi_fence_rd_flush is unused.||top.srr(6397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6397||miv_rv32_opsrv_merged.v(3015);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3015
Implementation;Synthesis||CL159||@N: Input udma_axi_raw_hzd is unused.||top.srr(6398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6398||miv_rv32_opsrv_merged.v(3017);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/3017
Implementation;Synthesis||CL159||@N: Input resetn is unused.||top.srr(6409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6409||miv_rv32_opsrv_merged.v(14468);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14468
Implementation;Synthesis||CL159||@N: Input clk is unused.||top.srr(6410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6410||miv_rv32_opsrv_merged.v(14469);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14469
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of addr[27:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6413||miv_rv32_opsrv_merged.v(14641);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14641
Implementation;Synthesis||CL159||@N: Input rstb is unused.||top.srr(6414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6414||miv_rv32_opsrv_merged.v(14639);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14639
Implementation;Synthesis||CL159||@N: Input ce is unused.||top.srr(6415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6415||miv_rv32_opsrv_merged.v(14642);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14642
Implementation;Synthesis||CL159||@N: Input ret1n is unused.||top.srr(6416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6416||miv_rv32_opsrv_merged.v(14644);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14644
Implementation;Synthesis||CL159||@N: Input pg_override is unused.||top.srr(6417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6417||miv_rv32_opsrv_merged.v(14645);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14645
Implementation;Synthesis||CL159||@N: Input ecc_bypass is unused.||top.srr(6418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6418||miv_rv32_opsrv_merged.v(14646);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14646
Implementation;Synthesis||CL159||@N: Input ram_err_inject is unused.||top.srr(6419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6419||miv_rv32_opsrv_merged.v(14647);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14647
Implementation;Synthesis||CL159||@N: Input ram_sb_in is unused.||top.srr(6420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6420||miv_rv32_opsrv_merged.v(14652);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14652
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register cpu_d_wr_rd_state.||top.srr(6423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6423||miv_rv32_opsrv_merged.v(9303);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9303
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of cpu_d_req_wr_byte_en_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6429||miv_rv32_opsrv_merged.v(9303);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9303
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of cpu_i_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6430||miv_rv32_opsrv_merged.v(9075);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9075
Implementation;Synthesis||CL246||@W:Input port bits 31 to 28 of cpu_d_req_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6431||miv_rv32_opsrv_merged.v(9088);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9088
Implementation;Synthesis||CL159||@N: Input opsrv_parity_en is unused.||top.srr(6432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6432||miv_rv32_opsrv_merged.v(9065);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9065
Implementation;Synthesis||CL159||@N: Input cpu_i_req_rd_byte_en is unused.||top.srr(6433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6433||miv_rv32_opsrv_merged.v(9074);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9074
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||top.srr(6434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6434||miv_rv32_opsrv_merged.v(9076);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9076
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||top.srr(6435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6435||miv_rv32_opsrv_merged.v(9078);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9078
Implementation;Synthesis||CL159||@N: Input cpu_d_req_rd_byte_en is unused.||top.srr(6436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6436||miv_rv32_opsrv_merged.v(9084);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9084
Implementation;Synthesis||CL159||@N: Input cpu_d_req_read is unused.||top.srr(6437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6437||miv_rv32_opsrv_merged.v(9086);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9086
Implementation;Synthesis||CL159||@N: Input cpu_d_req_write is unused.||top.srr(6438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6438||miv_rv32_opsrv_merged.v(9087);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9087
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||top.srr(6439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6439||miv_rv32_opsrv_merged.v(9089);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9089
Implementation;Synthesis||CL159||@N: Input cpu_d_req_wr_data_p is unused.||top.srr(6440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6440||miv_rv32_opsrv_merged.v(9091);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9091
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||top.srr(6441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6441||miv_rv32_opsrv_merged.v(9093);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9093
Implementation;Synthesis||CL159||@N: Input udma_req_valid is unused.||top.srr(6442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6442||miv_rv32_opsrv_merged.v(9099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9099
Implementation;Synthesis||CL159||@N: Input udma_req_rd_byte_en is unused.||top.srr(6443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6443||miv_rv32_opsrv_merged.v(9101);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9101
Implementation;Synthesis||CL159||@N: Input udma_req_wr_byte_en is unused.||top.srr(6444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6444||miv_rv32_opsrv_merged.v(9102);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9102
Implementation;Synthesis||CL159||@N: Input udma_req_read is unused.||top.srr(6445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6445||miv_rv32_opsrv_merged.v(9103);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9103
Implementation;Synthesis||CL159||@N: Input udma_req_write is unused.||top.srr(6446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6446||miv_rv32_opsrv_merged.v(9104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9104
Implementation;Synthesis||CL159||@N: Input udma_req_addr is unused.||top.srr(6447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6447||miv_rv32_opsrv_merged.v(9105);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9105
Implementation;Synthesis||CL159||@N: Input udma_req_addr_p is unused.||top.srr(6448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6448||miv_rv32_opsrv_merged.v(9106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9106
Implementation;Synthesis||CL159||@N: Input udma_req_len is unused.||top.srr(6449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6449||miv_rv32_opsrv_merged.v(9107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9107
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data is unused.||top.srr(6450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6450||miv_rv32_opsrv_merged.v(9108);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9108
Implementation;Synthesis||CL159||@N: Input udma_req_wr_data_p is unused.||top.srr(6451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6451||miv_rv32_opsrv_merged.v(9109);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9109
Implementation;Synthesis||CL159||@N: Input udma_resp_ready is unused.||top.srr(6452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6452||miv_rv32_opsrv_merged.v(9111);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9111
Implementation;Synthesis||CL159||@N: Input tcm_dma_access_disable is unused.||top.srr(6453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6453||miv_rv32_opsrv_merged.v(9118);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9118
Implementation;Synthesis||CL159||@N: Input tcm_dap_access_disable is unused.||top.srr(6454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6454||miv_rv32_opsrv_merged.v(9119);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9119
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_valid is unused.||top.srr(6455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6455||miv_rv32_opsrv_merged.v(9120);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9120
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_rd_byte_en is unused.||top.srr(6456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6456||miv_rv32_opsrv_merged.v(9122);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9122
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_wr_byte_en is unused.||top.srr(6457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6457||miv_rv32_opsrv_merged.v(9123);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9123
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_addr is unused.||top.srr(6458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6458||miv_rv32_opsrv_merged.v(9124);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9124
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_addr_p is unused.||top.srr(6459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6459||miv_rv32_opsrv_merged.v(9125);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9125
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_wr_data is unused.||top.srr(6460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6460||miv_rv32_opsrv_merged.v(9126);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9126
Implementation;Synthesis||CL159||@N: Input tcm_dap_req_wr_data_p is unused.||top.srr(6461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6461||miv_rv32_opsrv_merged.v(9127);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9127
Implementation;Synthesis||CL159||@N: Input tcm_dap_resp_ready is unused.||top.srr(6462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6462||miv_rv32_opsrv_merged.v(9129);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/9129
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register hipri_req_ptr.||top.srr(6467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6467||miv_rv32_opsrv_merged.v(14288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14288
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_apb_byte_shim.apb_st.||top.srr(6479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6479||miv_rv32_opsrv_merged.v(6099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6099
Implementation;Synthesis||CL159||@N: Input opsrv_parity_en is unused.||top.srr(6488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6488||miv_rv32_opsrv_merged.v(5931);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5931
Implementation;Synthesis||CL159||@N: Input cpu_i_req_rd_byte_en is unused.||top.srr(6489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6489||miv_rv32_opsrv_merged.v(5938);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5938
Implementation;Synthesis||CL159||@N: Input cpu_i_req_addr_p is unused.||top.srr(6490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6490||miv_rv32_opsrv_merged.v(5940);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5940
Implementation;Synthesis||CL159||@N: Input cpu_i_resp_ready is unused.||top.srr(6491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6491||miv_rv32_opsrv_merged.v(5942);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5942
Implementation;Synthesis||CL159||@N: Input cpu_d_req_rd_byte_en is unused.||top.srr(6492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6492||miv_rv32_opsrv_merged.v(5948);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5948
Implementation;Synthesis||CL159||@N: Input cpu_d_req_addr_p is unused.||top.srr(6493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6493||miv_rv32_opsrv_merged.v(5951);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5951
Implementation;Synthesis||CL159||@N: Input cpu_d_resp_ready is unused.||top.srr(6494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6494||miv_rv32_opsrv_merged.v(5955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5955
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register hipri_req_ptr.||top.srr(6499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6499||miv_rv32_opsrv_merged.v(14288);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14288
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register debug_state.||top.srr(6509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6509||miv_rv32_opsrv_merged.v(11381);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11381
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register command_reg_state.||top.srr(6518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6518||miv_rv32_opsrv_merged.v(10991);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/10991
Implementation;Synthesis||CL159||@N: Input dmi_resp_ready is unused.||top.srr(6519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6519||miv_rv32_opsrv_merged.v(10455);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/10455
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sba_state.||top.srr(6522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6522||miv_rv32_opsrv_merged.v(11826);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11826
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.||top.srr(6535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6535||miv_rv32_opsrv_merged.v(12852);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12852
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.||top.srr(6542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6542||miv_rv32_opsrv_merged.v(12732);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12732
Implementation;Synthesis||CL159||@N: Input dtm_req_ready is unused.||top.srr(6561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6561||miv_rv32_opsrv_merged.v(12661);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12661
Implementation;Synthesis||CL159||@N: Input m_timer_irq is unused.||top.srr(6564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6564||miv_rv32_opsrv_merged.v(172);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/172
Implementation;Synthesis||CL159||@N: Input tcm1_cpu_access_disable is unused.||top.srr(6565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6565||miv_rv32_opsrv_merged.v(208);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/208
Implementation;Synthesis||CL159||@N: Input tcm1_dma_access_disable is unused.||top.srr(6566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6566||miv_rv32_opsrv_merged.v(209);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/209
Implementation;Synthesis||CL159||@N: Input tcm1_dap_access_disable is unused.||top.srr(6567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6567||miv_rv32_opsrv_merged.v(210);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/210
Implementation;Synthesis||CL159||@N: Input tcm_dap_apb_slv_paddr is unused.||top.srr(6568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6568||miv_rv32_opsrv_merged.v(211);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/211
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_axi_mstr_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6573||miv_rv32_opsrv_merged.v(7096);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7096
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_axi_mstr_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6574||miv_rv32_opsrv_merged.v(7097);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7097
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_mstr_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6575||miv_rv32_opsrv_merged.v(7098);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7098
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_apb_mstr_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6576||miv_rv32_opsrv_merged.v(7099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7099
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_opsrv_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6577||miv_rv32_opsrv_merged.v(7104);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7104
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_opsrv_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6578||miv_rv32_opsrv_merged.v(7105);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7105
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_tcm0_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6579||miv_rv32_opsrv_merged.v(7106);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7106
Implementation;Synthesis||CL246||@W:Input port bits 11 to 0 of cfg_tcm0_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6580||miv_rv32_opsrv_merged.v(7107);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/7107
Implementation;Synthesis||CL246||@W:Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6583||miv_rv32_opsrv_merged.v(13201);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13201
Implementation;Synthesis||CL246||@W:Input port bits 31 to 5 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6584||miv_rv32_opsrv_merged.v(13206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13206
Implementation;Synthesis||CL246||@W:Input port bits 3 to 2 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6585||miv_rv32_opsrv_merged.v(13206);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13206
Implementation;Synthesis||CL247||@W:Input port bit 1 of excpt_trigger[1:0] is unused||top.srr(6610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6610||miv_rv32_core_merged.v(1738);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/1738
Implementation;Synthesis||CL246||@W:Input port bits 23 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6626||miv_rv32_core_merged.v(6537);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6537
Implementation;Synthesis||CL246||@W:Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6627||miv_rv32_core_merged.v(6537);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6537
Implementation;Synthesis||CL246||@W:Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6628||miv_rv32_core_merged.v(6537);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6537
Implementation;Synthesis||CL246||@W:Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6629||miv_rv32_core_merged.v(6537);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6537
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6642||miv_rv32_core_merged.v(16782);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16782
Implementation;Synthesis||CL260||@W:Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6643||miv_rv32_core_merged.v(16782);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16782
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6644||miv_rv32_core_merged.v(16782);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16782
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6645||miv_rv32_core_merged.v(16782);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16782
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16||top.srr(6650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6650||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32||top.srr(6651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6651||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||top.srr(6652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6652||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||CL134||@N: Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2||top.srr(6653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6653||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6674||DDR3_0_DDRPHY_BLK.v(251);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/251
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6675||DDR3_0_DDRPHY_BLK.v(252);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/252
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6676||DDR3_0_DDRPHY_BLK.v(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/253
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_RDDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6677||DDR3_0_DDRPHY_BLK.v(254);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/254
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P0[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6678||DDR3_0_DDRPHY_BLK.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/270
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P1[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6679||DDR3_0_DDRPHY_BLK.v(271);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/271
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P2[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6680||DDR3_0_DDRPHY_BLK.v(272);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/272
Implementation;Synthesis||CL246||@W:Input port bits 15 to 1 of DFI_WRDATA_EN_P3[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6681||DDR3_0_DDRPHY_BLK.v(273);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/273
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P0[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6682||DDR3_0_DDRPHY_BLK.v(15703);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15703
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P1[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6683||DDR3_0_DDRPHY_BLK.v(15708);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15708
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P2[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6684||DDR3_0_DDRPHY_BLK.v(15713);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15713
Implementation;Synthesis||CL156||@W:*Input un1_DFI_ADDRESS_P3[19:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.||top.srr(6685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6685||DDR3_0_DDRPHY_BLK.v(15718);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\DDR3_0_DDRPHY_BLK.v'/linenumber/15718
Implementation;Synthesis||CL135||@N: Found sequential shift reset_n_int with address depth of 3 words and data bit width of 1.||top.srr(6736);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6736||CoreDDR_TIP_INT.v(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1438
Implementation;Synthesis||CL135||@N: Found sequential shift dfi_rddata_en_p0 with address depth of 4 words and data bit width of 1.||top.srr(6737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6737||CoreDDR_TIP_INT.v(1475);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1475
Implementation;Synthesis||CL279||@W:Pruning register bits 127 to 120 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6752||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 111 to 104 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6753||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 95 to 88 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6754||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 79 to 72 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6755||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 56 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6756||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 47 to 40 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6757||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 24 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6758||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 8 of cal_l_datain[127:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6759||write_callibrator.v(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/121
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6760||write_callibrator.v(465);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/465
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6777||write_callibrator.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/37
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of cal_init_mr_addr[2:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6780||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL279||@W:Pruning register bits 17 to 9 of cal_init_mr_wr_mask[17:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6781||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6782||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6794||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6795||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6796||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6797||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6798||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6799||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6800||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6801||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6802||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6803||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6804||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p0_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6805||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6806||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6807||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of iog_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6808||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6809||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6810||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dqs_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6811||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p3_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6812||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p2_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6813||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dm_oe_p1_reg_2[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6814||PHY_SIG_MOD.v(227);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/227
Implementation;Synthesis||CL246||@W:Input port bits 6 to 1 of read_access[6:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6819||LEVELLING.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\LEVELLING.v'/linenumber/118
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of dfi_rdlvl_resp_extrnl[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6822||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_trn_compl_current.||top.srr(6823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6823||TRN_COMPLETE.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of apb_pause_int[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6838||IOG_IF.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_APB_IOG_CONTROLLER_current.||top.srr(6841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6841||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL177||@W:Sharing sequential element move and merging visual_APB_IOG_CONTROLLER_current. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(6842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6842||APB_IOG_CTRL_SM.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||CL246||@W:Input port bits 15 to 3 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6843||APB_IOG_CTRL_SM.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/59
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of wait_cnt[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6848||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL260||@W:Pruning register bit 4 of wait_cnt[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6849||WRLVL_BOT.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/179
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6850||WRLVL_BOT.v(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/114
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6872||WRLVL.v(54);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/54
Implementation;Synthesis||CL246||@W:Input port bits 16 to 9 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6873||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL246||@W:Input port bits 7 to 0 of tx_out_of_range[17:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6874||WRLVL.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL.v'/linenumber/61
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 1 of pre_rd_dq_load[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6881||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of hold_fifo_block_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(6882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6882||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Lane_Fifo_Protect_current.||top.srr(6883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6883||dq_align_dqs_optimization.v(1701);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1701
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_rx_valid_current.||top.srr(6889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6889||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_dq_dqs_optimisation_current.||top.srr(6897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6897||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6898||dq_align_dqs_optimization.v(69);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/69
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_2_current.||top.srr(6901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6901||gate_training.v(2374);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2374
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_1_current.||top.srr(6907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6907||gate_training.v(2243);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2243
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_shim_logic_0_current.||top.srr(6913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6913||gate_training.v(2112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/2112
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_gate_training_current.||top.srr(6919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6919||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||CL246||@W:Input port bits 15 to 5 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(6951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6951||gate_training.v(63);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/63
Implementation;Synthesis||CL134||@N: Found RAM late, depth=8, width=1||top.srr(6958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6958||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL134||@N: Found RAM early, depth=8, width=1||top.srr(6959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6959||trn_bclksclk.v(293);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/293
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6960||trn_bclksclk.v(316);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/316
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6981||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 5 of current_state[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6982||trn_dqsw.v(229);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/229
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 1 of current_lane[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(6985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6985||TRN_CLK.v(418);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/418
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(6986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6986||TRN_CLK.v(328);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/328
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw270_igear_rx[3:0] is unused||top.srr(6994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6994||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw270_igear_rx[3:0] is unused||top.srr(6996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6996||TRN_CLK.v(244);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/244
Implementation;Synthesis||CL247||@W:Input port bit 3 of dqsw_igear_rx[3:0] is unused||top.srr(6998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/6998||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of dqsw_igear_rx[3:0] is unused||top.srr(7000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7000||TRN_CLK.v(245);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/245
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register current_state.||top.srr(7010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7010||trn_cmdaddr.v(353);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/353
Implementation;Synthesis||CL246||@W:Input port bits 15 to 4 of apb_addr[15:0] are unused. Assign logic for all port bits or change the input port size.||top.srr(7042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7042||trn_cmdaddr.v(49);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/49
Implementation;Synthesis||CL189||@N: Register bit wait_cnt[2] is always 0.||top.srr(7045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7045||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of wait_cnt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(7046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7046||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register visual_Start_current.||top.srr(7047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7047||APB_IF.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7730||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7739||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7748||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7757||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL279||@W:Pruning register bits 9 to 4 of rd_src_shift_pre[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7776||DWC_UpConv_preCalcRChan_Ctrl.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 3 of mask_addr_out[5:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(7807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7807||DWC_UpConv_WChan_Hold_Reg.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7838||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7847||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7856||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register currState.||top.srr(7865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7865||RegSliceFull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||CL247||@W:Input port bit 1 of SLAVE_BID[1:0] is unused||top.srr(7878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7878||Axi4CrossBar.v(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/166
Implementation;Synthesis||CL247||@W:Input port bit 1 of SLAVE_RID[1:0] is unused||top.srr(7880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7880||Axi4CrossBar.v(188);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4CrossBar\Axi4CrossBar.v'/linenumber/188
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(7923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7923||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(7924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7924||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(7925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7925||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(7926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7926||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(7927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7927||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(7928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7928||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(7929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7929||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(7930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7930||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(7973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7973||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(7974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7974||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(7975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7975||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(7976);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7976||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(7977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7977||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(7978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7978||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(7979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7979||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances: mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(7980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/7980||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MF499||@W:Found issues with constraints. Check report file C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_scck.rpt.||top.srr(8018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8018||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(8019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8019||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8029||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(8030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8030||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8031);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8031||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8032);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8032||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8033);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8033||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(8034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8034||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8035||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(8036);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8036||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_step.gen_bit_reset.state_val[0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8043||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_mtvec_base_writable.u_csr_gpr_state_reg_mtvec_base.gen_bit_reset.state_val[29:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8044||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.u_csr_gpr_state_reg_mcause_excpt_code.gen_bit_reset.state_val[4:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8045||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata2_match_data.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8046||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dcsr_cause.gen_bit_reset.state_val[2:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8047||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||FX1171||@N: Found instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_expipe_0.u_csr_privarch_0.gen_debug.u_csr_gpr_state_reg_dpc_pc.gen_bit_reset.state_val[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||top.srr(8048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8048||miv_rv32_core_merged.v(5485);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5485
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_rd_data_ready because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_gpr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8049||miv_rv32_opsrv_merged.v(11140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11140
Implementation;Synthesis||BN132||@W:Removing sequential instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_rd_data_ready because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.gen_opsrv_debug.u_opsrv_debug_unit_0.miv_rv32_opsrv_debug_du_0.debug_csr_rd_en. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(8050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8050||miv_rv32_opsrv_merged.v(11140);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11140
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance reset_syn_0_0.reset_syn_0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(8051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8051||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_0\reset_syn_0_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance reset_syn_1_0.reset_syn_1_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||top.srr(8052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8052||corereset_pf.v(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\reset_syn_1\reset_syn_1_0\core\corereset_pf.v'/linenumber/58
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8053||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(8054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8054||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8055||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8056||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8057||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(8058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8058||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8059||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(8060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8060||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8065||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(8066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8066||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8067);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8067||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8068||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8069);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8069||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(8070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8070||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8071||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(8072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8072||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8079||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvdwc. Apply syn_hier to module using name v:caxi4interconnect_SlvDataWidthConverter_Z9.||top.srr(8080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8080||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8081||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8082||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8083||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances genblk2\.mstrProtConv. Apply syn_hier to module using name v:caxi4interconnect_MstrProtocolConverter_4s_0s_32s_32s_0_1s_1s.||top.srr(8084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8084||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8085||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrCDC. Apply syn_hier to module using name v:caxi4interconnect_MstrClockDomainCrossing_Z7.||top.srr(8086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8086||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_ARREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8087||coreaxi4interconnect.v(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/565
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_AWREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8088||coreaxi4interconnect.v(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/112
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BID_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8089||coreaxi4interconnect.v(447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/447
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8090||coreaxi4interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BRESP_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8091||coreaxi4interconnect.v(448);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/448
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BUSER_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8092||coreaxi4interconnect.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/449
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_BVALID (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8093||coreaxi4interconnect.v(450);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/450
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_1 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8094||coreaxi4interconnect.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/917
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_2 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8095||coreaxi4interconnect.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/917
Implementation;Synthesis||MO111||@N: Tristate driver MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net MASTER1_HRDATA_3 (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(8096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8096||coreaxi4interconnect.v(917);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/917
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.user_block (in view: work.caxi4interconnect_FIFO_upsizing_16s_36s_72s_2s_15s_11s_16s_4s_11s_15s(verilog)) because it does not drive other instances.||top.srr(8097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8097||fifo_upsizing.v(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v'/linenumber/136
Implementation;Synthesis||BN115||@N: Removing instance genblk2\.mstrProtConv (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.||top.srr(8098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8098||masterconvertor.v(637);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/637
Implementation;Synthesis||BN115||@N: Removing instance mstrCDC (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)) because it does not drive other instances.||top.srr(8099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8099||masterconvertor.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/871
Implementation;Synthesis||BN115||@N: Removing instance slvdwc (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)) because it does not drive other instances.||top.srr(8100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8100||slaveconvertor.v(522);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/522
Implementation;Synthesis||BN115||@N: Removing instance axicb (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) because it does not drive other instances.||top.srr(8101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8101||coreaxi4interconnect.v(9615);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/9615
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_1_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8102||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_2_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8103||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_3_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8104||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_4_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8105||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_5_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8106||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_6_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8107||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_7_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8108||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN115||@N: Removing instance u_refclk_flags (in view: work.TRN_CLK_2s_1s_0s_1s_2s_3s_4s(verilog)) because it does not drive other instances.||top.srr(8109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8109||trn_clk.v(583);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_CLK.v'/linenumber/583
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8110||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8111||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8112||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8113||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8114||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8115||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8116||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8117||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8118||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8119||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8120||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8121||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8122||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance mid_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8123||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8124||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_mid_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8125||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8126||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance irs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8127||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8128||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance stw_2_initlDqs_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8129||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8130||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance initlDqs_2_stw_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8131||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8132||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance ils_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8133||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_at_oor_reg[7:0] (in view: work.APB_IOG_CTRL_SM(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8134||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN115||@N: Removing instance DLL_MON (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.||top.srr(8135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8135||tip_ctrl_blk.v(788);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/788
Implementation;Synthesis||BN115||@N: Removing instance APB_IF (in view: work.TIP_CTRL_BLK_Z72(verilog)) because it does not drive other instances.||top.srr(8136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8136||tip_ctrl_blk.v(677);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TIP_CTRL_BLK.v'/linenumber/677
Implementation;Synthesis||BN115||@N: Removing instance u_register_bank (in view: work.COREDDR_TIP_INT_Z73(verilog)) because it does not drive other instances.||top.srr(8137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8137||coreddr_tip_int.v(887);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/887
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||top.srr(8138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8138||ddr3_0_ddrphy_blk_lane_0_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_CTRL\DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance I_LANECTRL_PAUSE_SYNC (in view: work.DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL(verilog)) because it does not drive other instances.||top.srr(8139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8139||ddr3_0_ddrphy_blk_lane_1_ctrl_pf_lanectrl.v(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_CTRL\DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL.v'/linenumber/123
Implementation;Synthesis||BN115||@N: Removing instance PF_DDR_CFG_INIT_0 (in view: work.DDR3_0(verilog)) because it does not drive other instances.||top.srr(8140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8140||ddr3_0.v(2844);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\DDR3_0.v'/linenumber/2844
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[2\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8141||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[3\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8142||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[4\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8143||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[5\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8144||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[7\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8145||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[0\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8146||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance gen_ext_sys_irq\[1\]\.gen_ext_sys_irq_bit\.u_miv_rv32_irq_reg_ext_sys (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8147||miv_rv32_core_merged.v(6740);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6740
Implementation;Synthesis||BN115||@N: Removing instance u_miv_rv32_irq_reg_ext (in view: work.miv_rv32_priv_irq_8_0_0(verilog)) because it does not drive other instances.||top.srr(8148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8148||miv_rv32_core_merged.v(6666);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/6666
Implementation;Synthesis||BN115||@N: Removing instance u_opsrv_parity_en_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.||top.srr(8149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8149||miv_rv32_opsrv_merged.v(13336);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13336
Implementation;Synthesis||BN115||@N: Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_corr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.||top.srr(8150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8150||miv_rv32_opsrv_merged.v(13539);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13539
Implementation;Synthesis||BN115||@N: Removing instance gen_tcm0_irq_pend\.u_opsrv_irq_tcm0_ecc_err_uncorr_pend_reg (in view: work.miv_rv32_opsrv_regs_12s_0s_1s_1s_4s_2s_1s(verilog)) because it does not drive other instances.||top.srr(8151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8151||miv_rv32_opsrv_merged.v(13558);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13558
Implementation;Synthesis||BN115||@N: Removing instance gen_pri_arb\[0\]\.u_miv_rv32_fixed_arb (in view: work.miv_rv32_rr_pri_arb_1s_1s_1s(verilog)) because it does not drive other instances.||top.srr(8152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8152||miv_rv32_opsrv_merged.v(14321);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14321
Implementation;Synthesis||BN115||@N: Removing instance u_strb_to_addr_udma_rd (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.||top.srr(8153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8153||miv_rv32_opsrv_merged.v(6665);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6665
Implementation;Synthesis||BN115||@N: Removing instance u_strb_to_addr_udma_wr (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog)) because it does not drive other instances.||top.srr(8154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8154||miv_rv32_opsrv_merged.v(6813);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6813
Implementation;Synthesis||BN362||@N: Removing sequential instance wlen_mst_out[7:0] (in view: work.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg_32s_1s_64s_8s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8155||dwc_upconv_wchan_hold_reg.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8156||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_alignment_done (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8157||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance sel_reg[2:0] (in view: work.miv_rv32_rr_pri_arb_3s_1s_1s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8158||miv_rv32_opsrv_merged.v(14358);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14358
Implementation;Synthesis||BN362||@N: Removing sequential instance sel_reg[1:0] (in view: work.miv_rv32_rr_pri_arb_2s_1s_1s_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8159||miv_rv32_opsrv_merged.v(14358);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14358
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8160||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8161||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance full_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8162||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance empty_next_out (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8163||spi_fifo.v(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/111
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTI0I (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffs(prim) because it does not drive other instances.||top.srr(8164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8164||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance CUARTIO0 (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8165||rx_async.v(1613);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8166||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8167||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8168||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8169||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_11s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8170||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8171||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_0s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8172||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8173||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_4s_3s_1s_2s_4s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8174||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8175||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_1s_4s_16s_0s(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8176||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8177||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8178||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_nearly_empty (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.||top.srr(8179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8179||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance fifo_one_from_full (in view: work.caxi4interconnect_FIFO_CTRL_16s_15s_0s_4s_16s_0s_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8180||fifo_ctrl.v(98);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_CTRL.v'/linenumber/98
Implementation;Synthesis||BN362||@N: Removing sequential instance visual_Start_current[2:0] (in view: work.APB_IF(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(8181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8181||apb_if.v(206);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IF.v'/linenumber/206
Implementation;Synthesis||BN115||@N: Removing instance noise_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.||top.srr(8182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8182||flag_generator.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/71
Implementation;Synthesis||BN115||@N: Removing instance transition_detect (in view: work.flag_generator_1s_1(verilog)) because it does not drive other instances.||top.srr(8183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8183||flag_generator.v(72);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/72
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8184||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance outdly_0_[7:0] (in view: work.trn_cmd_addr(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8185||trn_cmdaddr.v(707);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/707
Implementation;Synthesis||BN362||@N: Removing sequential instance paddr_p (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8186||miv_rv32_opsrv_merged.v(6229);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6229
Implementation;Synthesis||BN362||@N: Removing sequential instance noise_detect_flag (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8187||flag_generator.v(12);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/12
Implementation;Synthesis||BN362||@N: Removing sequential instance data_1[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8188||flag_generator.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/45
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[0] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8189||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[1] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8190||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[2] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8191||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[3] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8192||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[4] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8193||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[5] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8194||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[6] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8195||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out_1[7] (in view: work.RDLVL_SMS_2s_8_8_8_8_8_8_8_8_8(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8196||rdlvl_sms.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\RDLVL_SMS.v'/linenumber/205
Implementation;Synthesis||BN362||@N: Removing sequential instance cal_init_mr_w_req (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8197||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance cal_init_mr_wr_data_1[7:0] (in view: work.ddr4_vref(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8198||ddr4_vref.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/59
Implementation;Synthesis||BN362||@N: Removing sequential instance ex_retr_pipe_implicit_pseudo_instr_retr (in view: work.miv_rv32_expipe_Z77(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8199||miv_rv32_core_merged.v(9087);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/9087
Implementation;Synthesis||BN362||@N: Removing sequential instance data_1[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(8200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8200||flag_generator.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/19
Implementation;Synthesis||BN362||@N: Removing sequential instance data_0[0] (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.||top.srr(8201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8201||flag_generator.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/45
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk3\.gen_ir_and_Instruction_register_active_high\.gen_ir_and_Instruction_register_active_low\.dr_tdo (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8202||miv_rv32_opsrv_merged.v(13015);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/13015
Implementation;Synthesis||BN362||@N: Removing sequential instance data_0[0] (in view: work.noisy_data_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(8203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8203||flag_generator.v(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/19
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_spi_data_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8204||spi_chanctrl.v(630);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/630
Implementation;Synthesis||BN362||@N: Removing sequential instance apb_data_out[7:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8205||gate_training.v(1532);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1532
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[0\]\.odt_dyn_on\[0\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8206||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance per_lane\[1\]\.odt_dyn_on\[1\][1:0] (in view: work.PHY_SIG_MOD_2s_2s(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8207||phy_sig_mod.v(622);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\PHY_SIG_MOD.v'/linenumber/622
Implementation;Synthesis||BN362||@N: Removing sequential instance sample_reg (in view: work.data_transition_detector_1s_4(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(8208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8208||flag_generator.v(45);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\flag_generator.v'/linenumber/45
Implementation;Synthesis||BN362||@N: Removing sequential instance mtx_oen (in view: CORESPI_LIB.spi_chanctrl_Z83(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8209||spi_chanctrl.v(416);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/416
Implementation;Synthesis||BN362||@N: Removing sequential instance gt_error (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8210||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8211||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance gt_error (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8212||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_dqs_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8213||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8214||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8215||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8216||dq_align_dqs_optimization.v(1608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1608
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_1 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8217||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_out_of_range_error_0 (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8218||dq_align_dqs_optimization.v(1573);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1573
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_out_of_range_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(8219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8219||dq_align_dqs_optimization.v(1608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1608
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8220||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dq_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8221||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8222||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_set_error (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(8223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8223||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8224||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8225||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8226||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8227||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8228||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952 on top level netlist top ||top.srr(8229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8229||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8301||ddr3_0_ddrphy_blk_lane_1_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_1_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8302||ddr3_0_ddrphy_blk_lane_1_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_1_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_1_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock which controls 10 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DM.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8303||ddr3_0_ddrphy_blk_lane_0_iod_dm_pf_iod.v(56);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DM\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DM_PF_IOD.v'/linenumber/56
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 1 sequential elements including DDR3_0_0.DDRPHY_BLK_0.LANE_0_IOD_DQS.I_IOD_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8304||ddr3_0_ddrphy_blk_lane_0_iod_dqs_pf_iod.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\LANE_0_IOD_DQS\DDR3_0_DDRPHY_BLK_LANE_0_IOD_DQS_PF_IOD.v'/linenumber/76
Implementation;Synthesis||MT530||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock which controls 26 sequential elements including DDR3_0_0.DDRPHY_BLK_0.IOD_A_11_0.I_IOD_9. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8305||ddr3_0_ddrphy_blk_iod_a_11_0_pf_iod.v(676);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0_DDRPHY_BLK\IOD_A_11_0\DDR3_0_DDRPHY_BLK_IOD_A_11_0_PF_IOD.v'/linenumber/676
Implementation;Synthesis||MT530||@W:Found inferred clock COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0] which controls 1 sequential elements including DDR3_0_0.CCC_0.pll_inst_0. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8306||ddr3_0_ccc_0_pf_ccc.v(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\DDR3_0\CCC_0\DDR3_0_CCC_0_PF_CCC.v'/linenumber/59
Implementation;Synthesis||MT530||@W:Found inferred clock COREJTAGDEBUG_Z14|iUDRCK_inferred_clock which controls 188 sequential elements including COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.genblk3\.genblk1\.UJ_JTAG.state[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||top.srr(8307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8307||corejtagdebug_uj_jtag.v(215);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v'/linenumber/215
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(8309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8309||null;null
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8311||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8312||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8313||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8314||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8315||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8326||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_64s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8333||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_69s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8340||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_75s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8347||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_4s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8354||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_1(verilog)); safe FSM implementation is not required.||top.srr(8361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8361||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_65s_0_1_3_0(verilog)); safe FSM implementation is not required.||top.srr(8368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8368||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_70s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8375||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_76s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8382||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine currState[3:0] (in view: work.caxi4interconnect_RegSliceFull_5s_0_1_3_2(verilog)); safe FSM implementation is not required.||top.srr(8389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8389||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.||top.srr(8909);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8909||miv_rv32_opsrv_merged.v(12852);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12852
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.||top.srr(8916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8916||miv_rv32_opsrv_merged.v(11826);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11826
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(8979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8979||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_2s_32s_64s_0s_1s.||top.srr(8980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8980||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvProtConv. Apply syn_hier to module using name v:caxi4interconnect_SlvProtocolConverter_Z10.||top.srr(8981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8981||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances slvCDC. Apply syn_hier to module using name v:caxi4interconnect_SlvClockDomainCrossing_Z11.||top.srr(8982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8982||slaveconvertor.v(24);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\SlaveConvertor.v'/linenumber/24
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances rgsl. Apply syn_hier to module using name v:caxi4interconnect_RegisterSlice_1_1_1_1_1_1s_32s_64s_0s_1s.||top.srr(8983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8983||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||BN108||@W:syn_hier attribute not currently supported on instances mstrDWC. Apply syn_hier to module using name v:caxi4interconnect_MstrDataWidthConv_Z4.||top.srr(8984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8984||masterconvertor.v(23);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\MasterConvertor.v'/linenumber/23
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\Libero_Projects\PF_Mi_V_Tut\synthesis\top_cck.rpt" .||top.srr(8988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/8988||null;null
Implementation;Synthesis||BN309||@W:One or more non-fatal issues found in constraints; Please run Constraint Check for analysis||top.srr(9038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9038||null;null
Implementation;Synthesis||MO160||@W:Register bit aid_mst[0] (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9043||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit fixed_flag (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9044||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||MO160||@W:Register bit aid_mst[0] (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9045);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9045||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit fixed_flag (in view view:work.caxi4interconnect_DWC_UpConv_AChannel_32s_1s_1s_32s_64s_30s_1s_0_0_1_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9046||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE31_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9047||coreaxi4interconnect.v(2737);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2737
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE30_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9048);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9048||coreaxi4interconnect.v(2729);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2729
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE29_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9049||coreaxi4interconnect.v(2721);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2721
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE28_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9050);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9050||coreaxi4interconnect.v(2713);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2713
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE27_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9051||coreaxi4interconnect.v(2705);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2705
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE26_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9052||coreaxi4interconnect.v(2697);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2697
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE25_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9053||coreaxi4interconnect.v(2689);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2689
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE24_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9054||coreaxi4interconnect.v(2681);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2681
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE23_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9055||coreaxi4interconnect.v(2673);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2673
Implementation;Synthesis||MO111||@N: Tristate driver SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) on net SLAVE22_RREADY (in view: work.COREAXI4INTERCONNECT_Z3(verilog)) has its enable tied to GND.||top.srr(9056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9056||coreaxi4interconnect.v(2665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\CoreAxi4Interconnect.v'/linenumber/2665
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW270_DELAY_LINE_DIRECTION[1:0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9057||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.REFCLK_DELAY_LINE_DIRECTION because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9058||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9063||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9064||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_sec_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9065||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.alen_wrap_pre[7:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9066);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9066||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||FA239||@W:ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||top.srr(9071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9071||miv_rv32_core_merged.v(16547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16547
Implementation;Synthesis||MO106||@N: Found ROM lsu_emi_req_write_1[1:0] (in view: work.miv_rv32_lsu_32s_2s_1s_2s_2s(verilog)) with 10 words by 2 bits.||top.srr(9072);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9072||miv_rv32_core_merged.v(16547);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16547
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9073||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9074||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9075||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9076||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9077||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9078||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance set_error[2:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9079||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||BN362||@N: Removing sequential instance no_burst_detect_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9080||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance initial_burst_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9081||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance oor_error[1:0] (in view: work.gate_training_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9082);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9082||gate_training.v(1620);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1620
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_1[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9083);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9083||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance dqs_delays_0[7:0] (in view: work.dq_align_dqs_optimization_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9084);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9084||dq_align_dqs_optimization.v(1041);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/1041
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9085);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9085||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9086);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9086||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val1[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9087||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance delay_val0[6:0] (in view: work.WRLVL_BOT_0(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9088);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9088||wrlvl_bot.v(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/148
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_apb_byte_shim\.pwdata_p[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(9089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9089||miv_rv32_opsrv_merged.v(6099);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6099
Implementation;Synthesis||BN362||@N: Removing sequential instance prdata_p_reg[3:0] (in view: work.miv_rv32_opsrv_apb_mstr_32s_1s_1_0_1_2_3_4_5(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9090||miv_rv32_opsrv_merged.v(6240);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6240
Implementation;Synthesis||FX107||@W:RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[1\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9095||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||FX107||@W:RAM DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.LANE_ALIGNMENT.genblk1\[0\]\.FIFO_BLK.ram_simple_dp.mem[63:0] (in view: work.top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9097||ram_simple_dp.v(48);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ram_simple_dp.v'/linenumber/48
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DFI_WRLVL_RESP[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9098||coreddr_tip_int.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1518
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9099||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DQSW_DELAY_LINE_DIRECTION[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.CMD_DELAY_LINE_DIRECTION. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9100||coreddr_tip_int.v(1051);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\CoreDDR_TIP_INT.v'/linenumber/1051
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.||top.srr(9107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9107||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.||top.srr(9114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9114||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.||top.srr(9121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9121||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.||top.srr(9128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9128||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_MasterConvertor_Z8(verilog)); safe FSM implementation is not required.||top.srr(9135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9135||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9136||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9137||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9138||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9139||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9140||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9141||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9142||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9143||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9144||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9145||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9146||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9147||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9148||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9149||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9150||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9151||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9152||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9153||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9154||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9155||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9156||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9157||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9158||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.holdDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9159||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9160||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9161||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9162||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9163||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9164||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9165||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9166||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9167||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9168||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9169||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9170||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9171||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[63] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9172||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[17] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9173||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[16] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9174||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[8] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9175||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[7] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9176||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[6] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9177||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[5] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9178||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[4] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9179||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[3] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9180||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[2] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9181||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[1] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9182||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk2\.arrs.sDat[0] (in view view:work.caxi4interconnect_MasterConvertor_Z8(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9183||regslicefull.v(80);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/80
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9184||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9185||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9186||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9187||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9188||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9189||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9190||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9191||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9192||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9193||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_WChan.data_fifo.data_out_reg[73] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9194||fifo_upsizing.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v'/linenumber/156
Implementation;Synthesis||FX107||@W:RAM DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9195||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9196||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9197||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9198||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9199||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9200||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9201||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9202||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9203||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9204||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9205||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9206||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9207||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9208||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9209||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9210||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ALEN_out[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9211||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9212||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9213||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9214||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_WChan.data_fifo.data_out_reg[72] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9215||fifo_upsizing.v(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\FIFO_upsizing.v'/linenumber/156
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.alen_mst[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9216||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.alen_mst[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9217||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.alen_mst[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9218||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.alen_mst[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9219||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.alen_mst[7] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9220||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.alen_mst[6] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9221||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.alen_mst[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9222||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.alen_mst[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9223||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.SLAVE_APROT[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9224||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.SLAVE_APROT[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9225||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.SLAVE_ACACHE[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9226||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.SLAVE_ACACHE[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9227||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.SLAVE_APROT[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9228||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.SLAVE_APROT[0] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9229||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.SLAVE_ACACHE[3] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9230||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.SLAVE_ACACHE[2] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9231||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.SLAVE_ABURST[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9232||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.SLAVE_ABURST[1] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9233||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.extend_tx (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9234||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.extend_tx (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9235||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.unaligned_wrap_burst (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9236||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.unaligned_wrap_burst_comb_pre (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9237||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9238||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9239||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9240||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9241||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9242||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9243||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9244||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9245||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9246||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9247||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9248||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9249||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9250||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9251||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[8] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9252||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[9] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9253||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9254||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9255||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.len_offset_reg[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9256||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.len_offset_reg[4] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9257||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_ar_inst.len_offset_pre[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9258||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_UpConv_preCalcAChannel_aw_inst.len_offset_pre[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9259||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||MO160||@W:Register bit DWC_AWChan.len_offset_reg[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9260||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||MO160||@W:Register bit DWC_ARChan.len_offset_reg[5] (in view view:work.caxi4interconnect_UpConverter_Z6(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9261||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_APROT_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9262||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9263||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ACACHE_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9264||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9265||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ACACHE_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9266||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_APROT_out[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ABURST_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9267||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.MASTER_ASIZE_out[2] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_ar_inst.sizeDiff_pre[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9268||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ACACHE[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9269||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ACACHE[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9270||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_ABURST[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_AWChan.SLAVE_APROT[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9271||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ACACHE[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9272||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ACACHE[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9273||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_APROT[1] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_ARChan.SLAVE_ABURST[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9274||dwc_upconv_achannel.v(367);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/367
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.MASTER_ASIZE_out[2] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_UpConv_preCalcAChannel_aw_inst.sizeDiff_pre[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9275||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.size_shifted_out[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_WChan.caxi4interconnect_DWC_UpConv_WChan_Hold_Reg.mask_addr_out_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9276||dwc_upconv_wchan_hold_reg.v(81);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_Hold_Reg.v'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9277||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9278||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9279||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9280||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9281||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9282||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9283||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9284||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9285||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9286||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9287||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9288||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9289||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9290||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[6] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9291||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.alen_sec_wrap_reg[7] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9292||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9293||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9294||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9295||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9296||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9297||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_ARChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9298||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9299||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9300||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9301||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9302||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9303||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.mask_wrap_addr_reg[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9304||dwc_upconv_achannel.v(396);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/396
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9305||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9306||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9307||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9308||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9309||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_ar_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9310||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[0] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9311||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[1] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9312||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[2] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9313||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9314||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[4] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9315||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_UpConv_preCalcAChannel_aw_inst.mask_wrap_addr_pre[5] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(9316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9316||dwc_upconv_precalcachannel.v(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcAChannel.v'/linenumber/115
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[20:0] (in view: work.caxi4interconnect_FIFO_4s_25s_25s_3s_0s_4s_2s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9317||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DWC_UpConv_WChan_ReadDataFifoCtrl_3s_2s_0_1(verilog) instance slave_beat_cnt[7:0] ||top.srr(9318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9318||dwc_upconv_wchan_readdatafifoctrl.v(332);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_WChan_ReadDataFifoCtrl.v'/linenumber/332
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[7:0] (in view: work.caxi4interconnect_FIFO_4s_8s_8s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9319||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\.data_fifo.ram.mem[66:0] (in view: work.caxi4interconnect_DWC_UpConv_RChannel_1s_1s_16s_4s_64s_32s_0_1s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9320||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.rd_src_shift_pre_1[0] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.MASTER_RSIZE_out[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9321||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[5] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9322||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[4] because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.MstConvertor_loop[0].mstrconv.mstrDWC.genblk1.MstUpConv.DWC_RChan.genblk1.preCalcRChan_Ctrl.mask_pre[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9323||dwc_upconv_precalcrchan_ctrl.v(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_preCalcRChan_Ctrl.v'/linenumber/89
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[23:0] (in view: work.caxi4interconnect_FIFO_4s_26s_26s_3s_1s_4s_2s_1s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9324||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO231||@N: Found counter in view:work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog) instance rd_src_cnt[5:0] ||top.srr(9325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9325||dwc_upconv_rchan_ctrl.v(201);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/201
Implementation;Synthesis||MF179||@N: Found 9 by 9 bit equality operator ('==') un8_last_next (in view: work.caxi4interconnect_DWC_UpConv_RChan_Ctrl_64s_32s_1s(verilog))||top.srr(9326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9326||dwc_upconv_rchan_ctrl.v(398);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_RChan_Ctrl.v'/linenumber/398
Implementation;Synthesis||MF135||@N: RAM genblk1\[0\]\.ram.mem[0] (in view: work.caxi4interconnect_FIFO_4s_2s_2s_3s_0s_4s_2s_0s_3s(verilog)) is 4 words by 1 bits.||top.srr(9327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9327||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk5\.brs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.||top.srr(9334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9334||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk4\.wrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.||top.srr(9341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9341||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk3\.rrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.||top.srr(9348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9348||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk2\.arrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.||top.srr(9355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9355||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rgsl.genblk1\.awrs.currState[3:0] (in view: work.caxi4interconnect_SlaveConvertor_Z12(verilog)); safe FSM implementation is not required.||top.srr(9362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9362||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||MO160||@W:Register bit rgsl.genblk1\.awrs.holdDat[64] (in view view:work.caxi4interconnect_SlaveConvertor_Z12(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(9363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9363||regslicefull.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/68
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9366||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9367||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9368||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9369||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk4.wrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9370||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.mReady because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9371||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk1.awrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9372||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk2.arrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9373||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk3.rrs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9374||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||BN132||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.sValid because it is equivalent to instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop[0].slvcnv.rgsl.genblk5.brs.currState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9375||regslicefull.v(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RegSliceFull.v'/linenumber/185
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9376||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM genblk1\[0\]\.ram.mem[1:0] (in view: work.caxi4interconnect_FIFO_16s_2s_2s_15s_0s_16s_4s_0s_15s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9377||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[64:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_65s_0s_3s_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9378||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[73:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_74s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9379||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[64:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_65s_0s_3s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9380||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[68:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_70s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9381||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FX107||@W:RAM ram.mem[1:0] (in view: work.caxi4interconnect_CDC_FIFO_8s_5s_0s_3s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9382||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance dly_cnt[4:0] ||top.srr(9650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9650||trn_bclksclk.v(274);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance transition_check_counter[9:0] ||top.srr(9651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9651||trn_bclksclk.v(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/141
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_bclksclk(verilog) instance vcophsel_bclk[6:0] ||top.srr(9652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9652||trn_bclksclk.v(238);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_bclksclk.v'/linenumber/238
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_cmd[7:0] ||top.srr(9684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9684||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance dly_cnt[9:0] ||top.srr(9685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9685||trn_cmdaddr.v(509);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/509
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_cmd_addr(verilog) instance tap_count_refclk[7:0] ||top.srr(9686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9686||trn_cmdaddr.v(541);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/541
Implementation;Synthesis||FX107||@W:RAM outdly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9687||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||FX107||@W:RAM indly[7:0] (in view: work.trn_cmd_addr(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9688||trn_cmdaddr.v(696);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_cmdaddr.v'/linenumber/696
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw[7:0] ||top.srr(9689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9689||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_count_dqsw270[7:0] ||top.srr(9690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9690||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||MO231||@N: Found counter in view:work.trn_dqsw(verilog) instance tap_offset_move_count[7:0] ||top.srr(9691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9691||trn_dqsw.v(368);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\trn_dqsw.v'/linenumber/368
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.dfi_rdlvl_resp because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.RDLVL.RDLVL_SMS.genblk1[1].RDLVL_TRAIN.gate_training.visual_gate_training_current[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9738||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance read_count[11:0] ||top.srr(9739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9739||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance en_wait_cnt[9:0] ||top.srr(9740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9740||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.gate_training(verilog) instance txdly_cnt[7:0] ||top.srr(9741);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9741||gate_training.v(1403);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\gate_training.v'/linenumber/1403
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance pause_delay_cnt[7:0] ||top.srr(9754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9754||dq_align_dqs_optimization.v(977);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/977
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance good_cnt[7:0] ||top.srr(9755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9755||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance delay_cnt[7:0] ||top.srr(9756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9756||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.dq_align_dqs_optimization(verilog) instance init_delay[7:0] ||top.srr(9757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9757||dq_align_dqs_optimization.v(800);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\dq_align_dqs_optimization.v'/linenumber/800
Implementation;Synthesis||MO231||@N: Found counter in view:work.WRLVL_BOT(verilog) instance tap_count[6:0] ||top.srr(9777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9777||wrlvl_bot.v(194);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\WRLVL_BOT.v'/linenumber/194
Implementation;Synthesis||MO231||@N: Found counter in view:work.IOG_IF_2s_18s_0_1(verilog) instance APB_IOG_CTRL_SM.delay_cnt[7:0] ||top.srr(9778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9778||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[7] (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9779||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.oor_detected (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9780||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.reset_wr_regs (in view: work.IOG_IF_2s_18s_0_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(9781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9781||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[2] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9782||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[3] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9783||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[4] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9784||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[5] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9785||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN362||@N: Removing sequential instance APB_IOG_CTRL_SM.csr_reg[6] (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9786||apb_iog_ctrl_sm.v(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/270
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9787||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9788||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9789||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.iog_lane_sel[0] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.APB_IOG_CTRL_SM.direction. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9790||apb_iog_ctrl_sm.v(234);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/234
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9791||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9792||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9793||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9794||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9795||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9796||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.delay_line_sel_rd[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9797||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9798||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9799||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9800||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9801||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9802||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9803);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9803||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[1] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9804||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[12] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9805||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[14] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9806||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[16] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9807||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[15] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9808||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[13] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9809);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9809||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[11] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9810||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[9] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.direction_int[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9811||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[7] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9812||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[6] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9813||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[5] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9814||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[4] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9815||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[3] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9816||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN132||@W:Removing instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[2] because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.IOG_IF.load_int[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9817||iog_if.v(205);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\IOG_IF.v'/linenumber/205
Implementation;Synthesis||BN115||@N: Removing instance APB_IOG_CTRL_SM.un2_iog_lane_sel_r_1 (in view: work.IOG_IF_2s_18s_0_1(verilog)) because it does not drive other instances.||top.srr(9818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9818||apb_iog_ctrl_sm.v(411);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\APB_IOG_CTRL_SM.v'/linenumber/411
Implementation;Synthesis||BN132||@W:Removing sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.do_train_vref because it is equivalent to instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.LEVELLING.TRN_COMPLETE.visual_trn_compl_current[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9831);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9831||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||BN362||@N: Removing sequential instance visual_trn_compl_current[7] (in view: work.TRN_COMPLETE_Z70(verilog)) because it does not drive other instances.||top.srr(9832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9832||trn_complete.v(236);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\TRN_COMPLETE.v'/linenumber/236
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[2] is reduced to a combinational gate by constant propagation.||top.srr(9842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9842||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MO129||@W:Sequential instance DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.TIP_CTRL_BLK.ddr4_vref_trainer.current_state[4] is reduced to a combinational gate by constant propagation.||top.srr(9843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9843||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[0] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.||top.srr(9844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9844||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[3] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.||top.srr(9845);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9845||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[5] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.||top.srr(9846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9846||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||BN362||@N: Removing sequential instance current_state[1] (in view: work.ddr4_vref(verilog)) because it does not drive other instances.||top.srr(9847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9847||ddr4_vref.v(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr4_vref.v'/linenumber/179
Implementation;Synthesis||MO231||@N: Found counter in view:work.write_callibrator_Z71(verilog) instance write_counter[7:0] ||top.srr(9864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9864||write_callibrator.v(449);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/449
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_0 (in view: work.write_callibrator_Z71(verilog))||top.srr(9865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9865||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_1 (in view: work.write_callibrator_Z71(verilog))||top.srr(9866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9866||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_2 (in view: work.write_callibrator_Z71(verilog))||top.srr(9867);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9867||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') data_register\.data_match31_3 (in view: work.write_callibrator_Z71(verilog))||top.srr(9868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9868||write_callibrator.v(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\write_callibrator.v'/linenumber/484
Implementation;Synthesis||MO231||@N: Found counter in view:work.ddr_init_iterator(verilog) instance timeout_counter[22:0] ||top.srr(9869);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9869||ddr_init_iterator.v(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREDDR_TIP\2.1.101\rtl\vlog\core\ddr_init_iterator.v'/linenumber/34
Implementation;Synthesis||MF135||@N: RAM gen_buff_loop\[0\]\.buff_entry_error_resp_1[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.||top.srr(9870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9870||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||MF135||@N: RAM gen_buff_loop\[0\]\.buff_entry_error_resp[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 1 bits.||top.srr(9871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9871||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||MF135||@N: RAM gen_buff_loop\[0\]\.buff_entry_data_resp_1[31:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 32 bits.||top.srr(9872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9872||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||MF135||@N: RAM gen_buff_loop\[0\]\.buff_entry_data_resp[15:0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) is 4 words by 16 bits.||top.srr(9873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9873||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN362||@N: Removing sequential instance gen_buff_loop\[0\]\.buff_entry_error_resp_1.gen_buff_loop\[0\]\.buff_entry_error_resp_1_ram3_[0] (in view: work.miv_rv32_ifu_iab_32s_2s_3s_2s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.||top.srr(9874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9874||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9875||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9876||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9877);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9877||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9878||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9879||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9880||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9881||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[2] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9882||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[3] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9883||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[4] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9884||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[5] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9885||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[6] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9886||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[7] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9887||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[8] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9888||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9889||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram1_[1] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram1_[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9890||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp_1.gen_buff_loop[0].buff_entry_error_resp_1_ram1_[0] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_error_resp.gen_buff_loop[0].buff_entry_error_resp_ram1_[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9891||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[9] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9892||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[10] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9893||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[11] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9894||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[12] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9895||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[13] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9896||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[14] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9897||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||BN132||@W:Removing instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp_1.gen_buff_loop[0].buff_entry_data_resp_1_ram2_[15] because it is equivalent to instance MIV_RV32_C1_0.MIV_RV32_C1_0.u_opsrv_0.u_core_0.u_fetch_unit_0.u_miv_rv32_ifu_iab_0.gen_buff_loop[0].buff_entry_data_resp.gen_buff_loop[0].buff_entry_data_resp_ram2_[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(9898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9898||miv_rv32_core_merged.v(16192);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/16192
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un185_exu_alu_result (in view: work.miv_rv32_exu_1s_1s_1_0s_0s_0_0_0(verilog))||top.srr(9901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9901||miv_rv32_core_merged.v(10369);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/10369
Implementation;Synthesis||FX107||@W:RAM gen_gpr\.u_gpr_array_0.mem_1[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9903||miv_rv32_core_merged.v(5963);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5963
Implementation;Synthesis||FX107||@W:RAM gen_gpr\.u_gpr_array_0.mem[31:0] (in view: work.miv_rv32_gpr_ram_0s_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9905||miv_rv32_core_merged.v(5963);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/5963
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[0\]\.un2_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))||top.srr(9906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9906||miv_rv32_core_merged.v(4330);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4330
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') gen_tdata1_2\.gen_per_trig_tdata1\[1\]\.un5_trigger_iaddr_match (in view: work.miv_rv32_csr_privarch_Z76(verilog))||top.srr(9907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9907||miv_rv32_core_merged.v(4330);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\core_merged\miv_rv32_core_merged.v'/linenumber/4330
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine gen_shift_register_active_high\.gen_shift_register_active_low\.dtmcs_dmistat[3:0] (in view: work.miv_rv32_opsrv_dtm_jtag_1(verilog)); safe FSM implementation is not required.||top.srr(9932);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9932||miv_rv32_opsrv_merged.v(12852);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12852
Implementation;Synthesis||MF135||@N: RAM fifoMem[40:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_41s_1s_0s_2s(verilog)) is 2 words by 41 bits.||top.srr(9933);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9933||miv_rv32_opsrv_merged.v(12426);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12426
Implementation;Synthesis||MF135||@N: RAM fifoMem[33:0] (in view: work.miv_rv32_opsrv_debug_fifo_1s_34s_1s_0s_2s(verilog)) is 2 words by 34 bits.||top.srr(9934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9934||miv_rv32_opsrv_merged.v(12426);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12426
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine sba_state[3:0] (in view: work.miv_rv32_opsrv_debug_sba(verilog)); safe FSM implementation is not required.||top.srr(9949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9949||miv_rv32_opsrv_merged.v(11826);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/11826
Implementation;Synthesis||MO231||@N: Found counter in view:work.miv_rv32_opsrv_debug_sba(verilog) instance counter[7:0] ||top.srr(9950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9950||miv_rv32_opsrv_merged.v(12180);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/12180
Implementation;Synthesis||FX107||@W:RAM tcm_ram\.u_ram_0.mem[31:0] (in view: work.miv_rv32_opsrv_tcm_Z81(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(9970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9970||miv_rv32_opsrv_merged.v(14682);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/14682
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9980||miv_rv32_opsrv_merged.v(6937);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6937
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9981||miv_rv32_opsrv_merged.v(6937);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6937
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l0\.un9_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9982);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9982||miv_rv32_opsrv_merged.v(6955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6955
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l1\.un22_war_hzd_d (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9983);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9983||miv_rv32_opsrv_merged.v(6955);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6955
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l0\.un9_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9984||miv_rv32_opsrv_merged.v(6931);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6931
Implementation;Synthesis||MF179||@N: Found 28 by 28 bit equality operator ('==') _l1\.un22_raw_hzd_i (in view: work.miv_rv32_opsrv_axi_mstr_32s_2s_1s_2s_1s_2s_1s(verilog))||top.srr(9985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9985||miv_rv32_opsrv_merged.v(6931);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/6931
Implementation;Synthesis||MO231||@N: Found counter in view:work.miv_rv32_mtime_irq_1s_1s_100s_1s_33603580_33570820(verilog) instance mtime_count_out[63:0] ||top.srr(9991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9991||miv_rv32_opsrv_merged.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\Microsemi\MiV\MIV_RV32\3.0.100\opsrv_merged\miv_rv32_opsrv_merged.v'/linenumber/5362
Implementation;Synthesis||MO231||@N: Found counter in view:work.scheduler_8s_4s_64s_3s(verilog) instance internal_counter[63:0] ||top.srr(9992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9992||scheduler.sv(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\scheduler.sv'/linenumber/31
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9993||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9994||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9995||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l1\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9996||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9997||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9998||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(9999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/9999||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l6\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10000||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10001||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10002||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10003||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l2\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10004);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10004||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10005||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10006||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10007||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l3\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10008||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10009||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10010||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10011||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l0\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10012||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10013);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10013||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10014);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10014||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10015||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l7\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10016);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10016||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10017||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10018);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10018||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10019||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l4\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10020||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_0 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10021||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_1 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10022||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_2 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10023||null;null
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') _l5\.un2_internal_counter_3 (in view: work.scheduler_8s_4s_64s_3s(verilog))||top.srr(10024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10024||null;null
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10025||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_1(verilog)).||top.srr(10026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10026||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0]||top.srr(10027);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10027||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX107||@W:RAM fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(10028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10028||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0] (in view: CORESPI_LIB.spi_fifo_8s_32s_5_0(verilog)).||top.srr(10029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10029||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||FX702||@N: Found startup values on RAM instance fifo_mem_q[8:0]||top.srr(10030);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10030||spi_fifo.v(101);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_fifo.v'/linenumber/101
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance stxs_bitcnt[4:0] ||top.srr(10039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10039||spi_chanctrl.v(823);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/823
Implementation;Synthesis||MO231||@N: Found counter in view:CORESPI_LIB.spi_chanctrl_Z83(verilog) instance spi_clk_count[7:0] ||top.srr(10040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10040||spi_chanctrl.v(286);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CORESPI\5.2.104\rtl\vlog\core\spi_chanctrl.v'/linenumber/286
Implementation;Synthesis||MO231||@N: Found counter in view:work.UART_apb_UART_apb_0_Clock_gen_0s_0s(verilog) instance genblk1\.CUARTO0[12:0] ||top.srr(10041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10041||clock_gen.v(1011);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Clock_gen.v'/linenumber/1011
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine CUARTll0[3:0] (in view: work.UART_apb_UART_apb_0_Rx_async_0s_0s_0s_1s_2s_3s(verilog)); safe FSM implementation is not required.||top.srr(10056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10056||rx_async.v(871);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_apb\UART_apb_0\rtl\vlog\core_obfuscated\Rx_async.v'/linenumber/871
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\[0\]\.ram.mem_ram0_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.||top.srr(10060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10060||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\[0\]\.ram.mem_ram1_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.||top.srr(10061);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10061||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\[0\]\.ram.mem_ram2_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.||top.srr(10062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10062||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance genblk1\[0\]\.ram.mem_ram3_[0] (in view: work.SYNRAM4X1(decomp)) because it does not drive other instances.||top.srr(10063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10063||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN362||@N: Removing sequential instance DWC_AWChan.addr_fifo[3] (in view: work.caxi4interconnect_UpConverter_Z6(verilog)) because it does not drive other instances.||top.srr(10064);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10064||dwc_upconv_achannel.v(333);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\DWC_UpConv_AChannel.v'/linenumber/333
Implementation;Synthesis||BN114||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_ARChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(10074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10074||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_AWChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(10075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10075||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvCDC.genblk1\.cdc_BChan.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(10076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10076||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||BN114||@W:Removing instance Axi4Interconnect_0.Axi4Interconnect_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0 (in view: work.top(verilog)) because it does not drive other instances.||top.srr(10077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10077||ram_block.v(65);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREAXI4INTERCONNECT\2.8.103\rtl\vlog\core\Axi4Convertors\RAM_BLOCK.v'/linenumber/65
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.reset_n_int_arst on CLKINT  I_3288 ||top.srr(10116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10116||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRCTRL_0.sdram_sys_top.s1_arst on CLKINT  I_2298 ||top.srr(10117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10117||null;null
Implementation;Synthesis||FP130||@N: Promoting Net Axi4Interconnect_0.Axi4Interconnect_0.arst_aclk_sync.sysReset on CLKINT  I_3289 ||top.srr(10118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10118||null;null
Implementation;Synthesis||FP130||@N: Promoting Net dff_arst on CLKINT  I_3290 ||top.srr(10119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10119||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.CCC_0_OUT2_HS_IO_CLK_0 on CLKINT  I_3291 ||top.srr(10120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10120||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0_TX_DQS_270 on CLKINT  I_3292 ||top.srr(10121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10121||null;null
Implementation;Synthesis||FP130||@N: Promoting Net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iUDRCK on CLKINT  I_3293 ||top.srr(10122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10122||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL_TX_DQS on CLKINT  I_3294 ||top.srr(10123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10123||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL_TX_DQS on CLKINT  I_3295 ||top.srr(10124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10124||null;null
Implementation;Synthesis||FP130||@N: Promoting Net DDR3_0_0.CCC_0_OUT3_HS_IO_CLK_0 on CLKINT  I_3296 ||top.srr(10125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10125||null;null
Implementation;Synthesis||BW150||@W:Clock 10071 in set_clock_groups command cannot be found and will not be forward annotated||top.srr(10199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10199||synthesis.fdc(67);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/67
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10200||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10201||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10202||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10203||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10204||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10205||null;null
Implementation;Synthesis||BW150||@W:Clock COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0|un1_DUT_TCK_inferred_clock in set_clock_groups command cannot be found and will not be forward annotated||top.srr(10206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10206||null;null
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||top.srr(10207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10207||null;null
Implementation;Synthesis||MT615||@N: Found clock REF_CLK_0 with period 20.00ns ||top.srr(10223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10223||null;null
Implementation;Synthesis||MT615||@N: Found clock TCK with period 33.33ns ||top.srr(10224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10224||null;null
Implementation;Synthesis||MT615||@N: Found clock CCC_C0_0/CCC_C0_0/pll_inst_0/OUT0 with period 12.00ns ||top.srr(10225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10225||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT0 with period 1.50ns ||top.srr(10226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10226||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT1 with period 6.00ns ||top.srr(10227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10227||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT2 with period 1.50ns ||top.srr(10228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10228||null;null
Implementation;Synthesis||MT615||@N: Found clock DDR3_0_0/CCC_0/pll_inst_0/OUT3 with period 1.50ns ||top.srr(10229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10229||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.TX_DQS_0.||top.srr(10230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10230||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_1_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.LANE_1_CTRL_TX_DQS_270.||top.srr(10231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10231||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.TX_DQS.||top.srr(10232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10232||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANE_0_CTRL_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.LANE_0_CTRL_TX_DQS_270.||top.srr(10233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10233||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock DDR3_0_DDRPHY_BLK_LANECTRL_ADDR_CMD_0_PF_LANECTRL|TX_DQS_270_inferred_clock with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.TX_DQS_270.||top.srr(10234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10234||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREDDR_TIP_INT_Z73|VCO_PHSEL_ROTATE_inferred_clock[0] with period 10.00ns. Please declare a user-defined clock on net DDR3_0_0.DDRPHY_BLK_0.IOD_TRAINING_0.COREDDR_TIP_INT_U.DDRPHY_BLK_0_VCO_PHSEL_ROTATE[0].||top.srr(10235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10235||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock COREJTAGDEBUG_Z14|iUDRCK_inferred_clock with period 10.00ns. Please declare a user-defined clock on net COREJTAGDEBUG_0_0.COREJTAGDEBUG_0_0.iUDRCK_0.||top.srr(10236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/10236||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.rdPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(12747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12747||synthesis.fdc(16);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/16
Implementation;Synthesis||MT447||@W:Timing constraint (from [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrGrayCounter*.cntGray* }] to [get_cells { Axi4Interconnect_0.*.SlvConvertor_loop[*].slvcnv.slvCDC.genblk1*.wrPtr_s1* }]) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design ||top.srr(12748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12748||synthesis.fdc(17);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/17
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.ARST_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12749||synthesis.fdc(18);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/18
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_*_CTRL.I_LANECTRL.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12750);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12750||synthesis.fdc(19);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/19
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANECTRL_ADDR_CMD_0.I_LANECTRL*.HS_IO_CLK_PAUSE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12751||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.RX_SYNC_RST* }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12752||synthesis.fdc(21);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/21
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12753);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12753||synthesis.fdc(22);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/22
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { DDR3_0_0.DDRPHY_BLK_0.*.I_IOD_*.DELAY_LINE_OUT_OF_RANGE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12754);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12754||synthesis.fdc(23);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/23
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(12755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12755||synthesis.fdc(24);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/24
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12756||synthesis.fdc(25);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/25
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12757||synthesis.fdc(26);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/26
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12758||synthesis.fdc(27);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/27
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12759||synthesis.fdc(28);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/28
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12760||synthesis.fdc(29);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/29
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12761||synthesis.fdc(30);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/30
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12762||synthesis.fdc(31);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/31
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12763||synthesis.fdc(32);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/32
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12764||synthesis.fdc(33);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/33
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12765||synthesis.fdc(34);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/34
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12766||synthesis.fdc(35);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/35
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12767||synthesis.fdc(36);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/36
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12768||synthesis.fdc(37);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/37
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_0_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12769||synthesis.fdc(38);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/38
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DDR_READ }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(12770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12770||synthesis.fdc(39);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/39
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.RESET }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12771||synthesis.fdc(40);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/40
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_DIRECTION }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12772||synthesis.fdc(41);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/41
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_MOVE }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12773||synthesis.fdc(42);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/42
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_LOAD DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DELAY_LINE_SEL }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12774||synthesis.fdc(43);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/43
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.SWITCH }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12775||synthesis.fdc(44);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/44
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.READ_CLK_SEL[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12776||synthesis.fdc(45);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/45
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[0] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12777||synthesis.fdc(46);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/46
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[1] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12778||synthesis.fdc(47);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/47
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[2] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12779||synthesis.fdc(48);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/48
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[3] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12780||synthesis.fdc(49);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/49
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[4] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12781||synthesis.fdc(50);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/50
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[5] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12782||synthesis.fdc(51);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/51
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[6] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12783||synthesis.fdc(52);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/52
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.DDRPHY_BLK_0.LANE_1_CTRL.I_LANECTRL.DLL_CODE[7] }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(12784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12784||synthesis.fdc(53);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/53
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT0_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(12785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12785||synthesis.fdc(63);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/63
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT2_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(12786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12786||synthesis.fdc(64);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/64
Implementation;Synthesis||MT447||@W:Timing constraint (to [get_pins { DDR3_0_0.CCC_0.pll_inst_0.PHASE_OUT3_SEL }]) (false path) was not applied to the design because no matching path was synchronous ||top.srr(12787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\top.srr'/linenumber/12787||synthesis.fdc(65);liberoaction://cross_probe/hdl/file/'<project>\designer\top\synthesis.fdc'/linenumber/65
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Error(s) , 1 Warning(s) , 9 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
