0 == _r_ in {ACLK, AR_EN_RST, AW_EN_RST, B_STATE, M_AXI_ARID_wire, M_AXI_ARLOCK_wire, M_AXI_ARPROT_wire, M_AXI_ARQOS_wire, M_AXI_ARUSER_wire, M_AXI_AWID_wire, M_AXI_AWLOCK_wire, M_AXI_AWPROT_wire, M_AXI_AWQOS_wire, M_AXI_AWUSER_wire, M_AXI_BID, M_AXI_BID_wire, M_AXI_BRESP, M_AXI_BRESP_wire, M_AXI_BUSER, M_AXI_BUSER_wire, M_AXI_BVALID, M_AXI_BVALID_wire, M_AXI_RID, M_AXI_RID_wire, M_AXI_RLAST, M_AXI_RRESP, M_AXI_RUSER, M_AXI_RUSER_wire, M_AXI_RVALID, M_AXI_WUSER, M_AXI_WUSER_wire, S_AXI_CTRL_ARADDR, S_AXI_CTRL_ARPROT, S_AXI_CTRL_ARREADY, S_AXI_CTRL_ARVALID, S_AXI_CTRL_AWPROT, S_AXI_CTRL_AWREADY, S_AXI_CTRL_AWVALID, S_AXI_CTRL_WREADY, S_AXI_CTRL_WVALID, axi_arready, axi_awready, axi_wready, i_config, r_misb_clk_cycle_wire, r_start_wire, reg01_config, regXX_rden, regXX_wren, reset_wire, w_done_wire, w_misb_clk_cycle_wire
0 != _r_ in {ADDR_LSB, ARESETN, C_LOG_BUS_SIZE_BYTE, C_M_AXI_ADDR_WIDTH, C_M_AXI_ARUSER_WIDTH, C_M_AXI_AWUSER_WIDTH, C_M_AXI_BURST_LEN, C_M_AXI_BUSER_WIDTH, C_M_AXI_DATA_WIDTH, C_M_AXI_ID_WIDTH, C_M_AXI_RUSER_WIDTH, C_M_AXI_WUSER_WIDTH, C_S_CTRL_AXI, C_S_CTRL_AXI_ADDR_WIDTH, LOG_MAX_OUTS_TRAN, MAX_OUTS_TRANS, M_AXI_ARBURST_wire, M_AXI_ARCACHE_wire, M_AXI_ARLEN_wire, M_AXI_ARREADY, M_AXI_ARSIZE_wire, M_AXI_AWBURST_wire, M_AXI_AWCACHE_wire, M_AXI_AWLEN_wire, M_AXI_AWREADY, M_AXI_AWSIZE_wire, M_AXI_BREADY, M_AXI_BREADY_wire, M_AXI_WREADY, M_AXI_WREADY_wire, M_AXI_WSTRB_wire, OPT_MEM_ADDR_BITS, S_AXI_CTRL_BREADY, S_AXI_CTRL_RREADY, data_val_wire, r_burst_len_wire, r_displ_wire, r_max_outs_wire, r_num_trans_wire, r_phase_wire, w_burst_len_wire, w_displ_wire, w_max_outs_wire, w_num_trans_wire, w_phase_wire
