Classic Timing Analyzer report for StepperMotor
Sun Mar 09 01:15:20 2014
Quartus II Version 7.0 Build 33 02/05/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'SW[17]'
  6. tco
  7. tpd
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From   ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-----------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 10.844 ns                                      ; inst4  ; LEDG[1]   ; SW[17]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 13.245 ns                                      ; SW[17] ; GPIO_0[0] ; --         ; --       ; 0            ;
; Clock Setup: 'SW[17]'        ; N/A   ; None          ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst4  ; inst4     ; SW[17]     ; SW[17]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;        ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------+-----------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Default hold multicycle                               ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; SW[17]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SW[17]'                                                                                                                                                              ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From  ; To    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst  ; inst  ; SW[17]     ; SW[17]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst3 ; inst3 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; inst4 ; inst4 ; SW[17]     ; SW[17]   ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+-------+-------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------+
; tco                                                              ;
+-------+--------------+------------+-------+---------+------------+
; Slack ; Required tco ; Actual tco ; From  ; To      ; From Clock ;
+-------+--------------+------------+-------+---------+------------+
; N/A   ; None         ; 10.844 ns  ; inst4 ; LEDG[1] ; SW[17]     ;
; N/A   ; None         ; 9.493 ns   ; inst3 ; LEDG[2] ; SW[17]     ;
; N/A   ; None         ; 8.563 ns   ; inst  ; LEDG[3] ; SW[17]     ;
+-------+--------------+------------+-------+---------+------------+


+------------------------------------------------------------------+
; tpd                                                              ;
+-------+-------------------+-----------------+--------+-----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To        ;
+-------+-------------------+-----------------+--------+-----------+
; N/A   ; None              ; 13.245 ns       ; SW[17] ; GPIO_0[0] ;
; N/A   ; None              ; 12.980 ns       ; SW[17] ; LEDG[0]   ;
; N/A   ; None              ; 12.957 ns       ; SW[16] ; GPIO_0[0] ;
; N/A   ; None              ; 12.692 ns       ; SW[16] ; LEDG[0]   ;
; N/A   ; None              ; 11.129 ns       ; SW[17] ; LEDR[17]  ;
; N/A   ; None              ; 10.841 ns       ; SW[16] ; LEDR[17]  ;
+-------+-------------------+-----------------+--------+-----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 7.0 Build 33 02/05/2007 SJ Full Version
    Info: Processing started: Sun Mar 09 01:15:20 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off StepperMotor -c StepperMotor --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "SW[17]" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "inst3" as buffer
    Info: Detected ripple clock "inst" as buffer
Info: Clock "SW[17]" Internal fmax is restricted to 450.05 MHz between source register "inst" and destination register "inst"
    Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.407 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'
            Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X27_Y12_N16; Fanout = 1; COMB Node = 'inst~3'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'
            Info: Total cell delay = 0.407 ns ( 100.00 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "SW[17]" to destination register is 2.971 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW[17]'
                Info: 2: + IC(1.582 ns) + CELL(0.537 ns) = 2.971 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.389 ns ( 46.75 % )
                Info: Total interconnect delay = 1.582 ns ( 53.25 % )
            Info: - Longest clock path from clock "SW[17]" to source register is 2.971 ns
                Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW[17]'
                Info: 2: + IC(1.582 ns) + CELL(0.537 ns) = 2.971 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'
                Info: Total cell delay = 1.389 ns ( 46.75 % )
                Info: Total interconnect delay = 1.582 ns ( 53.25 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tco from clock "SW[17]" to destination pin "LEDG[1]" through register "inst4" is 10.844 ns
    Info: + Longest clock path from clock "SW[17]" to source register is 5.524 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW[17]'
        Info: 2: + IC(1.582 ns) + CELL(0.787 ns) = 3.221 ns; Loc. = LCFF_X27_Y12_N17; Fanout = 3; REG Node = 'inst'
        Info: 3: + IC(0.290 ns) + CELL(0.787 ns) = 4.298 ns; Loc. = LCFF_X27_Y12_N3; Fanout = 3; REG Node = 'inst3'
        Info: 4: + IC(0.689 ns) + CELL(0.537 ns) = 5.524 ns; Loc. = LCFF_X31_Y12_N9; Fanout = 2; REG Node = 'inst4'
        Info: Total cell delay = 2.963 ns ( 53.64 % )
        Info: Total interconnect delay = 2.561 ns ( 46.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.070 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N9; Fanout = 2; REG Node = 'inst4'
        Info: 2: + IC(2.262 ns) + CELL(2.808 ns) = 5.070 ns; Loc. = PIN_AF22; Fanout = 0; PIN Node = 'LEDG[1]'
        Info: Total cell delay = 2.808 ns ( 55.38 % )
        Info: Total interconnect delay = 2.262 ns ( 44.62 % )
Info: Longest tpd from source pin "SW[17]" to destination pin "GPIO_0[0]" is 13.245 ns
    Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 2; CLK Node = 'SW[17]'
    Info: 2: + IC(5.554 ns) + CELL(0.413 ns) = 6.819 ns; Loc. = LCCOMB_X27_Y12_N22; Fanout = 3; COMB Node = 'inst1'
    Info: 3: + IC(3.764 ns) + CELL(2.662 ns) = 13.245 ns; Loc. = PIN_D25; Fanout = 0; PIN Node = 'GPIO_0[0]'
    Info: Total cell delay = 3.927 ns ( 29.65 % )
    Info: Total interconnect delay = 9.318 ns ( 70.35 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Allocated 102 megabytes of memory during processing
    Info: Processing ended: Sun Mar 09 01:15:20 2014
    Info: Elapsed time: 00:00:00


