// Seed: 801801654
module module_0 (
    output wor   id_0,
    output logic id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  always @(posedge -1 or posedge 1'd0) begin : LABEL_0
    if (1) id_1 = $realtime;
  end
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output supply1 id_2,
    output uwire id_3,
    output supply0 id_4
);
  initial
  fork
    #id_6 $unsigned(78);
    ;
    #1 id_0 = -1;
  join_any
  module_0 modCall_1 (
      id_2,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wire id_0,
    output wand id_1,
    output supply0 id_2
    , id_5,
    output supply0 id_3
);
endmodule
