
---------- Begin Simulation Statistics ----------
final_tick                                   37265000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  34633                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695060                       # Number of bytes of host memory used
host_op_rate                                    66915                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.75                       # Real time elapsed on the host
host_tick_rate                               49905075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       25858                       # Number of instructions simulated
sim_ops                                         49966                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000037                       # Number of seconds simulated
sim_ticks                                    37265000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8906                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1257                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8542                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1911                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8906                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6995                       # Number of indirect misses.
system.cpu.branchPred.lookups                   10885                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     959                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1048                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     30381                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    16938                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1329                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       5567                       # Number of branches committed
system.cpu.commit.bw_lim_events                  2816                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           27111                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                25858                       # Number of instructions committed
system.cpu.commit.committedOps                  49966                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        41642                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.199894                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.313197                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        28931     69.48%     69.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         2798      6.72%     76.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1968      4.73%     80.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2545      6.11%     87.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1023      2.46%     89.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          732      1.76%     91.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          486      1.17%     92.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          343      0.82%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         2816      6.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        41642                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       2523                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  493                       # Number of function calls committed.
system.cpu.commit.int_insts                     47871                       # Number of committed integer instructions.
system.cpu.commit.loads                          6273                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          142      0.28%      0.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            38007     76.07%     76.35% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.01%     76.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              112      0.22%     76.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             24      0.05%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             374      0.75%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             166      0.33%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             248      0.50%     78.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            382      0.76%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           186      0.37%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6137     12.28%     91.63% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           3623      7.25%     98.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          136      0.27%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          425      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             49966                       # Class of committed instruction
system.cpu.commit.refs                          10321                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       25858                       # Number of Instructions Simulated
system.cpu.committedOps                         49966                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.882319                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.882319                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 12594                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  89642                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    18900                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     12514                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1353                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                   871                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        8172                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4903                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            14                       # TLB misses on write requests
system.cpu.fetch.Branches                       10885                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      6559                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         23272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   623                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                          48953                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  109                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           462                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2706                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.146047                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              21017                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2870                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.656814                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              46232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.068848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.287069                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    31397     67.91%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      941      2.04%     69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                      488      1.06%     71.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1201      2.60%     73.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                      699      1.51%     75.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      920      1.99%     77.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                      681      1.47%     78.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                      595      1.29%     79.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     9310     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                46232                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4919                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2038                       # number of floating regfile writes
system.cpu.idleCycles                           28299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1694                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     6849                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.885591                       # Inst execution rate
system.cpu.iew.exec_refs                        13076                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4902                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    3726                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                  9713                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 62                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6108                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               77078                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  8174                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2635                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 66004                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     18                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   980                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1353                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1004                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1802                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2060                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1606                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             88                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     69563                       # num instructions consuming a value
system.cpu.iew.wb_count                         64922                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.656369                       # average fanout of values written-back
system.cpu.iew.wb_producers                     45659                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.871074                       # insts written-back per cycle
system.cpu.iew.wb_sent                          65396                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    89974                       # number of integer regfile reads
system.cpu.int_regfile_writes                   51042                       # number of integer regfile writes
system.cpu.ipc                               0.346943                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.346943                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               599      0.87%      0.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 52588     76.62%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    4      0.01%     77.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   117      0.17%     77.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  25      0.04%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.55%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  177      0.26%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  262      0.38%     78.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 386      0.56%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                188      0.27%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8511     12.40%     92.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4701      6.85%     98.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             226      0.33%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            477      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  68639                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    2760                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                5513                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         2614                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               3215                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         766                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011160                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     653     85.25%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      1.44%     86.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      1.57%     88.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     1      0.13%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     88.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     35      4.57%     92.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    29      3.79%     96.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 5      0.65%     97.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               20      2.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  66046                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             179084                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        62308                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            101008                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      76966                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     68639                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 112                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           27111                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               321                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             86                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        36683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         46232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.484664                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.340881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29121     62.99%     62.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                2591      5.60%     68.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                2773      6.00%     74.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2330      5.04%     79.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2335      5.05%     84.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                2112      4.57%     89.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2283      4.94%     94.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1582      3.42%     97.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                1105      2.39%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           46232                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.920946                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        6644                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           135                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               611                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               96                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                 9713                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6108                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   28957                       # number of misc regfile reads
system.cpu.numCycles                            74531                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    5328                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54151                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    176                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    19526                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                    38                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                209870                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  85610                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               92070                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     12682                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   5611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1353                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  5888                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    37919                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              5253                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           123512                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1455                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 37                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      1999                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       115903                       # The number of ROB reads
system.cpu.rob.rob_writes                      158857                       # The number of ROB writes
system.cpu.timesIdled                             327                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    24                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          179                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                719                       # Transaction distribution
system.membus.trans_dist::WritebackClean          174                       # Transaction distribution
system.membus.trans_dist::ReadExReq               122                       # Transaction distribution
system.membus.trans_dist::ReadExResp              122                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total          514                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        48384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        48384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        16448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   64832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               842                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.007126                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.084164                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     836     99.29%     99.29% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.71%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 842                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1872500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3105250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1374500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          37248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          16448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              53696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37248                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             582                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             257                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 839                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         999543808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         441379310                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1440923118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    999543808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        999543808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        999543808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        441379310                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1440923118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000025538750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            9                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            9                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1791                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                137                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         840                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        173                       # Number of write requests accepted
system.mem_ctrls.readBursts                       840                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      173                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               169                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                5                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.65                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      15.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9199750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4190000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                24912250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10978.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29728.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      656                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     115                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   840                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  173                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    301.120000                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   189.050887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   298.935911                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           68     34.00%     34.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           47     23.50%     57.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     13.00%     70.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      8.00%     78.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      5.00%     83.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.00%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.50%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.50%     91.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           17      8.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          200                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      91.222222                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.996626                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    146.345292                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     22.22%     22.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3     33.33%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2     22.22%     77.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::464-479            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             9                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.222222                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.210768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.666667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                8     88.89%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             9                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  53632                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    9344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   53760                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                11072                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1439.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       250.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1442.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    297.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.96                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      37263000                       # Total gap between requests
system.mem_ctrls.avgGap                      36784.80                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        16448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         9344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 997826378.639473915100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 441379310.344827532768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 250744666.577217221260                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          583                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          173                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     16886000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8026250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks    499715500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28963.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31230.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2888528.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               942480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               474375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3441480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             276660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         16569330                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy           356640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           24519525                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        657.977325                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE       789750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     35435250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               284625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             2541840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             485460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2458560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         14955090                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          1716000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           23019915                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        617.735543                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      4344000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      1040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     31881000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON        37265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         5783                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5783                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         5783                       # number of overall hits
system.cpu.icache.overall_hits::total            5783                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          775                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            775                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          775                       # number of overall misses
system.cpu.icache.overall_misses::total           775                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     44058000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     44058000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     44058000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     44058000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         6558                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6558                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         6558                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6558                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.118176                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.118176                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.118176                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.118176                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56849.032258                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56849.032258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56849.032258                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56849.032258                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          309                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.900000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          174                       # number of writebacks
system.cpu.icache.writebacks::total               174                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          190                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          190                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          190                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          585                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          585                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          585                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          585                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     35458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     35458000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     35458000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35458000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.089204                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.089204                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.089204                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.089204                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60611.965812                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60611.965812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60611.965812                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60611.965812                       # average overall mshr miss latency
system.cpu.icache.replacements                    174                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         5783                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5783                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          775                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           775                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     44058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     44058000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         6558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6558                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.118176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.118176                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56849.032258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56849.032258                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          585                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     35458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     35458000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.089204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.089204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60611.965812                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60611.965812                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           249.668997                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                6367                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             10.902397                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   249.668997                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.487635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.487635                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             13700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            13700                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data         9948                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             9948                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         9948                       # number of overall hits
system.cpu.dcache.overall_hits::total            9948                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          404                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            404                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          404                       # number of overall misses
system.cpu.dcache.overall_misses::total           404                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     24171499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     24171499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     24171499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     24171499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        10352                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        10352                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        10352                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        10352                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039026                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039026                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039026                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039026                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59830.443069                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59830.443069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59830.443069                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59830.443069                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          439                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    54.875000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          147                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          257                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          257                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          257                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16185499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16185499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16185499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16185499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.024826                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.024826                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.024826                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024826                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62978.595331                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62978.595331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62978.595331                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62978.595331                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         6025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            6025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           278                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     16509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     16509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         6303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         6303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044106                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59384.892086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59384.892086                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8798500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021418                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65174.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65174.074074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3923                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          126                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7662499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7662499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         4049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4049                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60813.484127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60813.484127                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          122                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7386999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7386999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.030131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.030131                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60549.172131                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60549.172131                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     37265000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           163.153095                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               10205                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               257                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.708171                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   163.153095                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.159329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.159329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          257                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          232                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.250977                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             20961                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            20961                       # Number of data accesses

---------- End Simulation Statistics   ----------
