
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003366                       # Number of seconds simulated
sim_ticks                                  3366382203                       # Number of ticks simulated
final_tick                               574897419879                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  66026                       # Simulator instruction rate (inst/s)
host_op_rate                                    86602                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 105468                       # Simulator tick rate (ticks/s)
host_mem_usage                               16892000                       # Number of bytes of host memory used
host_seconds                                 31918.38                       # Real time elapsed on the host
sim_insts                                  2107451667                       # Number of instructions simulated
sim_ops                                    2764193548                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       247168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       113536                       # Number of bytes read from this memory
system.physmem.bytes_read::total               371712                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11008                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       101504                       # Number of bytes written to this memory
system.physmem.bytes_written::total            101504                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           46                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1931                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          887                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  2904                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             793                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  793                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1749059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     73422441                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1520921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33726414                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               110418835                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1749059                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1520921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3269979                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          30152251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               30152251                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          30152251                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1749059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     73422441                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1520921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33726414                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              140571085                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8072860                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857107                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490622                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189058                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1428493                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383322                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199851                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5701                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3497462                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15868290                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857107                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583173                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3359121                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876724                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        355603                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1719439                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90590                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7898704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.315282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.291965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4539583     57.47%     57.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601428      7.61%     65.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294056      3.72%     68.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          220036      2.79%     71.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          182710      2.31%     73.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          158496      2.01%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54388      0.69%     76.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195628      2.48%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652379     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7898704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.353915                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.965634                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3621094                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       332480                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3245244                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16204                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        683681                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313102                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2859                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17734254                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4453                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        683681                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3772513                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         149211                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41045                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3108607                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       143640                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17174613                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           31                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70938                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        60183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22743813                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78201016                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78201016                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903418                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7840359                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1149                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           366001                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2627484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       596031                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7354                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       198712                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16151598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2149                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13774054                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17859                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4668666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12681916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          110                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7898704                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.743837                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857657                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2834647     35.89%     35.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1678017     21.24%     57.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       853606     10.81%     67.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       998629     12.64%     80.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       743365      9.41%     89.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477504      6.05%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       205377      2.60%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60776      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46783      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7898704                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58689     73.12%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12473     15.54%     88.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9098     11.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10808307     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109542      0.80%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361084     17.14%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494125      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13774054                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.706217                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80260                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005827                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35544931                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20822514                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13289478                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13854314                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22311                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       739408                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       156271                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        683681                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          85553                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7435                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16153748                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        61727                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2627484                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       596031                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1133                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4030                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95283                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111919                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207202                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13470905                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258445                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303149                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739648                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017123                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481203                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.668666                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13315033                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13289478                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998257                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19706227                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646192                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405875                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4783673                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187296                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7215023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.575905                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.289953                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3379520     46.84%     46.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532470     21.24%     68.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837374     11.61%     79.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304845      4.23%     83.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       262016      3.63%     87.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116586      1.62%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       281421      3.90%     93.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77411      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       423380      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7215023                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327833                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779016                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       423380                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22945402                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32992297                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3657                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 174156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.807285                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.807285                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.238719                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.238719                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62373305                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17443556                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18296505                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2038                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8072860                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2985653                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2433141                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202652                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1216236                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1162776                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          314972                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8977                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3128369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16287050                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2985653                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1477748                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3610217                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040335                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        464803                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1532833                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82418                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8039218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.505840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.323669                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4429001     55.09%     55.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          374339      4.66%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          372932      4.64%     64.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          463168      5.76%     70.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          142866      1.78%     71.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          181745      2.26%     74.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          153211      1.91%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          139819      1.74%     77.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1782137     22.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8039218                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369838                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.017507                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3281264                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       439280                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3450704                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        32453                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        835516                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       504432                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          328                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19417150                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1962                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        835516                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3429893                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46252                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       221021                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3332406                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       174121                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18749301                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        107454                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        47361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26332301                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87350607                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87350607                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16331328                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10000952                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3471                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1848                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           480194                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1736246                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       898131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8403                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       277026                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17620842                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3483                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14184987                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        29673                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5881972                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17761916                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8039218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.764473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.909826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2870261     35.70%     35.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1666906     20.73%     56.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1112452     13.84%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       774492      9.63%     79.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       769779      9.58%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       370760      4.61%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351495      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        56769      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        66304      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8039218                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          89788     75.54%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15056     12.67%     88.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14022     11.80%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11856079     83.58%     83.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       177446      1.25%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1403360      9.89%     94.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       746482      5.26%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14184987                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.757120                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             118866                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008380                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36557727                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23506419                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13788454                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14303853                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        17759                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       670368                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       221371                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        835516                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          24546                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4087                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17624325                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        37792                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1736246                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       898131                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1831                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3202                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           22                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          123                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       122605                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       237183                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13939977                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1310685                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       245006                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2032119                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1990647                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            721434                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.726771                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13804400                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13788454                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8950797                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25262368                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.708001                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354313                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9499235                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11709691                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5914676                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3311                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       204095                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7203702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.625510                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160951                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2850377     39.57%     39.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1961220     27.23%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       798048     11.08%     77.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       433331      6.02%     83.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       379972      5.27%     89.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       154605      2.15%     91.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       173821      2.41%     93.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       102081      1.42%     95.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       350247      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7203702                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9499235                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11709691                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1742629                       # Number of memory references committed
system.switch_cpus1.commit.loads              1065869                       # Number of loads committed
system.switch_cpus1.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1699126                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10541246                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       242056                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       350247                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24477653                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36085064                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1824                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  33642                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9499235                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11709691                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9499235                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.849843                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.849843                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176688                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176688                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62571589                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19167250                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17935126                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3304                       # number of misc regfile writes
system.l2.replacements                           2904                       # number of replacements
system.l2.tagsinuse                       4094.117368                       # Cycle average of tags in use
system.l2.total_refs                           217613                       # Total number of references to valid blocks.
system.l2.sampled_refs                           6998                       # Sample count of references to valid blocks.
system.l2.avg_refs                          31.096456                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            58.927597                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     37.376064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    959.552190                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     34.641722                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    410.012842                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1563.582069                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1030.024883                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.014387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.009125                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.234266                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.008457                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.100101                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.381734                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.251471                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999540                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3489                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2740                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6233                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1635                       # number of Writeback hits
system.l2.Writeback_hits::total                  1635                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3513                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2779                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6296                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3513                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2779                       # number of overall hits
system.l2.overall_hits::total                    6296                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           46                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         1931                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          887                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2904                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           46                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         1931                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          887                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2904                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           46                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         1931                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          887                       # number of overall misses
system.l2.overall_misses::total                  2904                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2854183                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    120618268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2328153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     56363797                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       182164401                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2854183                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    120618268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2328153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     56363797                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        182164401                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2854183                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    120618268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2328153                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     56363797                       # number of overall miss cycles
system.l2.overall_miss_latency::total       182164401                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           49                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5420                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                9137                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1635                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1635                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                63                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           49                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5444                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3666                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 9200                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           49                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5444                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3666                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                9200                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.938776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.356273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.244555                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.317829                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.938776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.354702                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.241953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.315652                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.938776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.354702                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.241953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.315652                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 62047.456522                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62464.147074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58203.825000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63544.303269                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62728.788223                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 62047.456522                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62464.147074                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58203.825000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63544.303269                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62728.788223                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 62047.456522                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62464.147074                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58203.825000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63544.303269                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62728.788223                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  793                       # number of writebacks
system.l2.writebacks::total                       793                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         1931                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          887                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2904                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         1931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          887                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2904                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          887                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2904                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2591969                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    109410256                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2100252                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     51235552                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    165338029                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2591969                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    109410256                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2100252                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     51235552                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    165338029                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2591969                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    109410256                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2100252                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     51235552                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    165338029                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.938776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.356273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.244555                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.317829                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.938776                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.354702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.241953                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.315652                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.938776                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.354702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.241953                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.315652                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56347.152174                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56659.894355                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52506.300000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57762.741826                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56934.582989                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 56347.152174                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56659.894355                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52506.300000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57762.741826                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56934.582989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 56347.152174                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56659.894355                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52506.300000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57762.741826                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56934.582989                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               558.603218                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001751900                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   567                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1766758.201058                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.367174                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.236044                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.069499                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825699                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.895197                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1719379                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1719379                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1719379                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1719379                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1719379                       # number of overall hits
system.cpu0.icache.overall_hits::total        1719379                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3815347                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3815347                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3815347                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3815347                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3815347                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3815347                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1719439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1719439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1719439                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1719439                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1719439                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1719439                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 63589.116667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 63589.116667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 63589.116667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 63589.116667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 63589.116667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 63589.116667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           49                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           49                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           49                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3281776                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3281776                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3281776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3281776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3281776                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3281776                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 66975.020408                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 66975.020408                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 66975.020408                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 66975.020408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 66975.020408                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 66975.020408                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5444                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251210                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5700                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39166.878947                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.741000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.259000                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.788051                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.211949                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056765                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056765                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1111                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494349                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494349                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494349                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494349                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        17638                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        17638                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17710                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17710                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17710                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17710                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    858616231                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    858616231                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2514230                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2514230                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    861130461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    861130461                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    861130461                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    861130461                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074403                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1111                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512059                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512059                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512059                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512059                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008503                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008503                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007050                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007050                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007050                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007050                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48679.908777                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48679.908777                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34919.861111                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34919.861111                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 48623.967307                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 48623.967307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 48623.967307                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 48623.967307                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          835                       # number of writebacks
system.cpu0.dcache.writebacks::total              835                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12218                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12218                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12266                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12266                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5420                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5444                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5444                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5444                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    151616299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    151616299                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       580313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       580313                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    152196612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    152196612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    152196612                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    152196612                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002613                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 27973.486900                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 27973.486900                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 24179.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 24179.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 27956.761940                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 27956.761940                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 27956.761940                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 27956.761940                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               506.604430                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089494091                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2140459.903733                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.604430                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061866                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.811866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1532782                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1532782                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1532782                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1532782                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1532782                       # number of overall hits
system.cpu1.icache.overall_hits::total        1532782                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3286332                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3286332                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3286332                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3286332                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3286332                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3286332                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1532833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1532833                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1532833                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1532833                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1532833                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1532833                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64437.882353                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64437.882353                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64437.882353                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64437.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64437.882353                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64437.882353                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2661076                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2661076                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2661076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2661076                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2661076                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2661076                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 64904.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 64904.292683                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 64904.292683                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 64904.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 64904.292683                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 64904.292683                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3666                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161222219                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3922                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              41107.144059                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.809005                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.190995                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862535                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137465                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1027303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1027303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       673197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        673197                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1770                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1652                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1700500                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1700500                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1700500                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1700500                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7163                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7163                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          148                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7311                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7311                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7311                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7311                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    239948054                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    239948054                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4837424                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4837424                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    244785478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    244785478                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    244785478                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    244785478                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1034466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1034466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       673345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       673345                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1707811                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1707811                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1707811                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1707811                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006924                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006924                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000220                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004281                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004281                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004281                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004281                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33498.262460                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33498.262460                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32685.297297                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32685.297297                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33481.805225                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33481.805225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33481.805225                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33481.805225                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          800                       # number of writebacks
system.cpu1.dcache.writebacks::total              800                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3536                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3536                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          109                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3645                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3645                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3645                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3627                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3627                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3666                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3666                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3666                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     83830732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     83830732                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       899555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       899555                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     84730287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     84730287                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     84730287                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     84730287                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003506                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002147                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002147                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002147                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002147                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 23112.967191                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23112.967191                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23065.512821                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23065.512821                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 23112.462357                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 23112.462357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 23112.462357                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 23112.462357                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
