// Seed: 1487625475
module module_0 ();
  tri id_2;
  assign id_2 = id_2 ? id_1[1] : 1 ? 1 : id_2;
  logic [7:0] id_3;
  wire id_4;
  wire module_0;
  id_5(
      .id_0(1 < 1 + id_3[1 : 1]), .id_1(id_4), .id_2(id_1)
  );
endmodule
module module_1 (
    output wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output wor id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
