---
layout: default
title: Hardware Related Topics
permalink: /hardware
has_children: true
nav_order: 18
---

# 50.002 Hardware Related Topics 
{: .no_toc}

These topics are taught before the recess week. They are **tested** during our Midterm examination. Below we list the **learning objectives** of each topic. 

## [Basics of Information](https://natalieagus.github.io/50002/notes/basicsofinformation)
* model information in terms of bits
* calculate the amount of information received in bits (probability)
* encode information and calculate the minimum number of bits
* convert numbers from and to decimal-binary, binary-hex, decimal-hex
* apply 2's complement

## [Digital Abstraction](https://natalieagus.github.io/50002/notes/digitalabstraction)
* explain the advantage of digital abstraction
* define what combinational logic is
* rationalise static discipline of combinational logic
* define what noise margin is
* calculate and analyse noise margin and noise immunity requirement
* draw and analyse the VTC graph

## [CMOS Technology](https://natalieagus.github.io/50002/notes/cmostechnology)
* recognise there exist two types of MOSFETs: PFETs and NFETs
* trace the output of CMOS circuitry 
* construct simple boolean equations given some CMOS circuits
* recognise how  CMOS recipes can be used to create more complex combinational logic devices (logic gates)
* compute propagation delay and contamination delay
* calculate and analyse timing specification of a combinational circuit

## [Logic Synthesis](https://natalieagus.github.io/50002/notes/logicsynthesis)

* write the truth table given a functional specification of a combinational device
* write the sum-of-products of a boolean expression given a truth table or combinational logic, and vice versa
* draw the combinational logic using NAND and NOR gates given the sum-of-products or truth table
* simplify boolean expression using boolean algebra and Karnaugh map
* explain the workings and applications of multiplexer
* use multiplexer as a universal gate implementation
* implement boolean expression in read-only memory (ROM)

## [Sequential Logic](https://natalieagus.github.io/50002/notes/sequentiallogic)
* draw the model of sequential logic consisting of memory device and combinational logic
* explain high level working of a D-latch
* explain high level working of edge-triggered flip-flop 
* rationalise dynamic discipline of sequential logic
* analyse the relationship between setup time, hold time, contamination delay, and propagation delays

## [Finite State Machine](https://natalieagus.github.io/50002/notes/fsm)
* define finite state machine and draw a valid state transition diagram given a specification
* FSM equivalence and reduction
* identify two different types of state machine and their pros and cons: Moore and Mealy
* implement finite state machine in a hardware

## [Programmability and Computability](https://natalieagus.github.io/50002/notes/turingmachine)
* explain the workings of hypothetical Turing Machine
* develop the concept of programmability in Turing machine
* explain the overview of CPU architecture
* justify the significance of the computer science revolution

## [Beta Instruction Set Architecture](https://natalieagus.github.io/50002/notes/instructionset)
* describe Von Neumann model of computer architecture
* differentiate between ISA and implementation
* explain how basic representation of Beta machine model (ISA) and instruction encoding works
* recognise memory addressing convention
* illustrate two basic Beta instruction formats in terms of bits allocations
* convert Beta assembly instruction to its binary representation and vice versa

## [Building the Beta](https://natalieagus.github.io/50002/notes/betacpu)
* illustrate beta ISA as hardware
* explain different types of datapaths
* draw ALU operation datapath
* draw Load & Store operation datapath
* draw complete Beta datapath for all instruction classes
* list the output of control logic for different instructions
* illustrate how exceptions are handled
* synthesise new beta instructions with the existing datapath
* test the Beta CPU
* benchmark the performance of Beta CPU


