// Seed: 1142691414
module module_0;
  wire id_1;
  module_2();
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output uwire id_2,
    input uwire id_3,
    output supply1 id_4
);
  module_0();
endmodule
module module_2;
  assign id_1 = 1;
endmodule
module module_3 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2
);
  module_2();
  always @(*)
    if (1) begin
      if (1) id_2 <= 1'b0;
    end else id_2 <= id_0;
endmodule
