vendor_name = ModelSim
source_file = 1, D:/verilog_project/adder/adder.v
source_file = 1, D:/verilog_project/adder/db/adder.cbx.xml
design_name = adder
instance = comp, \B~I , B, adder, 1
instance = comp, \A~I , A, adder, 1
instance = comp, \C0~I , C0, adder, 1
instance = comp, \S~0 , S~0, adder, 1
instance = comp, \C~0 , C~0, adder, 1
instance = comp, \S~I , S, adder, 1
instance = comp, \C~I , C, adder, 1
