<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/instance/instance_pwm.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_b6f848108eeb66dffbb65299f50b9afa.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">instance_pwm.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><a href="instance__pwm_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6dbcff23eb95f5df5ca4641bde34d115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a6dbcff23eb95f5df5ca4641bde34d115">REG_PWM_CLK</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094000U)</td></tr>
<tr class="memdesc:a6dbcff23eb95f5df5ca4641bde34d115"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Clock Register  <a href="#a6dbcff23eb95f5df5ca4641bde34d115">More...</a><br /></td></tr>
<tr class="separator:a6dbcff23eb95f5df5ca4641bde34d115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a489e33fea31d81ddeb9c85e3e689889b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a489e33fea31d81ddeb9c85e3e689889b">REG_PWM_ENA</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094004U)</td></tr>
<tr class="memdesc:a489e33fea31d81ddeb9c85e3e689889b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Enable Register  <a href="#a489e33fea31d81ddeb9c85e3e689889b">More...</a><br /></td></tr>
<tr class="separator:a489e33fea31d81ddeb9c85e3e689889b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5356507920b8aea9acffe1fdd3af29fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5356507920b8aea9acffe1fdd3af29fd">REG_PWM_DIS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094008U)</td></tr>
<tr class="memdesc:a5356507920b8aea9acffe1fdd3af29fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Disable Register  <a href="#a5356507920b8aea9acffe1fdd3af29fd">More...</a><br /></td></tr>
<tr class="separator:a5356507920b8aea9acffe1fdd3af29fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96509d1b92209a9fcbce185dc0000b1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a96509d1b92209a9fcbce185dc0000b1a">REG_PWM_SR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009400CU)</td></tr>
<tr class="memdesc:a96509d1b92209a9fcbce185dc0000b1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Status Register  <a href="#a96509d1b92209a9fcbce185dc0000b1a">More...</a><br /></td></tr>
<tr class="separator:a96509d1b92209a9fcbce185dc0000b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac82fd4e966f0329ad64bf44141f19736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac82fd4e966f0329ad64bf44141f19736">REG_PWM_IER1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094010U)</td></tr>
<tr class="memdesc:ac82fd4e966f0329ad64bf44141f19736"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Enable Register 1  <a href="#ac82fd4e966f0329ad64bf44141f19736">More...</a><br /></td></tr>
<tr class="separator:ac82fd4e966f0329ad64bf44141f19736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac024052664f8fd9d24a4661dc8787922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac024052664f8fd9d24a4661dc8787922">REG_PWM_IDR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094014U)</td></tr>
<tr class="memdesc:ac024052664f8fd9d24a4661dc8787922"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Disable Register 1  <a href="#ac024052664f8fd9d24a4661dc8787922">More...</a><br /></td></tr>
<tr class="separator:ac024052664f8fd9d24a4661dc8787922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfa3a8358097949d6becef5f527f8ea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#adfa3a8358097949d6becef5f527f8ea0">REG_PWM_IMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094018U)</td></tr>
<tr class="memdesc:adfa3a8358097949d6becef5f527f8ea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Mask Register 1  <a href="#adfa3a8358097949d6becef5f527f8ea0">More...</a><br /></td></tr>
<tr class="separator:adfa3a8358097949d6becef5f527f8ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8331de628e866414de191eb8718d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aeb8331de628e866414de191eb8718d9a">REG_PWM_ISR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009401CU)</td></tr>
<tr class="memdesc:aeb8331de628e866414de191eb8718d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Status Register 1  <a href="#aeb8331de628e866414de191eb8718d9a">More...</a><br /></td></tr>
<tr class="separator:aeb8331de628e866414de191eb8718d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aff0c2f8ca62fed210a5dbc58310cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a7aff0c2f8ca62fed210a5dbc58310cf8">REG_PWM_SCM</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094020U)</td></tr>
<tr class="memdesc:a7aff0c2f8ca62fed210a5dbc58310cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Sync Channels Mode Register  <a href="#a7aff0c2f8ca62fed210a5dbc58310cf8">More...</a><br /></td></tr>
<tr class="separator:a7aff0c2f8ca62fed210a5dbc58310cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9079d3d27c53d2dabea963742ab28100"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a9079d3d27c53d2dabea963742ab28100">REG_PWM_SCUC</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094028U)</td></tr>
<tr class="memdesc:a9079d3d27c53d2dabea963742ab28100"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Control Register  <a href="#a9079d3d27c53d2dabea963742ab28100">More...</a><br /></td></tr>
<tr class="separator:a9079d3d27c53d2dabea963742ab28100"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f353472a4e648dfdb3981590280a4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5f353472a4e648dfdb3981590280a4ba">REG_PWM_SCUP</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009402CU)</td></tr>
<tr class="memdesc:a5f353472a4e648dfdb3981590280a4ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Period Register  <a href="#a5f353472a4e648dfdb3981590280a4ba">More...</a><br /></td></tr>
<tr class="separator:a5f353472a4e648dfdb3981590280a4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d63c311f15d2ec7455b3ee52c8c6570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5d63c311f15d2ec7455b3ee52c8c6570">REG_PWM_SCUPUPD</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094030U)</td></tr>
<tr class="memdesc:a5d63c311f15d2ec7455b3ee52c8c6570"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Sync Channels Update Period Update Register  <a href="#a5d63c311f15d2ec7455b3ee52c8c6570">More...</a><br /></td></tr>
<tr class="separator:a5d63c311f15d2ec7455b3ee52c8c6570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3060864af3597f534b0ea43bd25423"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#acd3060864af3597f534b0ea43bd25423">REG_PWM_IER2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094034U)</td></tr>
<tr class="memdesc:acd3060864af3597f534b0ea43bd25423"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Enable Register 2  <a href="#acd3060864af3597f534b0ea43bd25423">More...</a><br /></td></tr>
<tr class="separator:acd3060864af3597f534b0ea43bd25423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac166e43cdab5e7e4e81c9e1b5524b577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac166e43cdab5e7e4e81c9e1b5524b577">REG_PWM_IDR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094038U)</td></tr>
<tr class="memdesc:ac166e43cdab5e7e4e81c9e1b5524b577"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Disable Register 2  <a href="#ac166e43cdab5e7e4e81c9e1b5524b577">More...</a><br /></td></tr>
<tr class="separator:ac166e43cdab5e7e4e81c9e1b5524b577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a6f1633494e37d6f0fe0b991d61a308"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a2a6f1633494e37d6f0fe0b991d61a308">REG_PWM_IMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009403CU)</td></tr>
<tr class="memdesc:a2a6f1633494e37d6f0fe0b991d61a308"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Mask Register 2  <a href="#a2a6f1633494e37d6f0fe0b991d61a308">More...</a><br /></td></tr>
<tr class="separator:a2a6f1633494e37d6f0fe0b991d61a308"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ffa27d517d7c479064c1735809384a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5ffa27d517d7c479064c1735809384a6">REG_PWM_ISR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094040U)</td></tr>
<tr class="memdesc:a5ffa27d517d7c479064c1735809384a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Interrupt Status Register 2  <a href="#a5ffa27d517d7c479064c1735809384a6">More...</a><br /></td></tr>
<tr class="separator:a5ffa27d517d7c479064c1735809384a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4919491678fded0776798cf6646b5a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a4919491678fded0776798cf6646b5a87">REG_PWM_OOV</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094044U)</td></tr>
<tr class="memdesc:a4919491678fded0776798cf6646b5a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Override Value Register  <a href="#a4919491678fded0776798cf6646b5a87">More...</a><br /></td></tr>
<tr class="separator:a4919491678fded0776798cf6646b5a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00a2b93fd31129f1df8b5d334de53ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a00a2b93fd31129f1df8b5d334de53ad2">REG_PWM_OS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094048U)</td></tr>
<tr class="memdesc:a00a2b93fd31129f1df8b5d334de53ad2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Selection Register  <a href="#a00a2b93fd31129f1df8b5d334de53ad2">More...</a><br /></td></tr>
<tr class="separator:a00a2b93fd31129f1df8b5d334de53ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9">REG_PWM_OSS</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009404CU)</td></tr>
<tr class="memdesc:a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Selection Set Register  <a href="#a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9">More...</a><br /></td></tr>
<tr class="separator:a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b1fbb3e602585e08c598e72bc1b1e1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a9b1fbb3e602585e08c598e72bc1b1e1b">REG_PWM_OSC</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094050U)</td></tr>
<tr class="memdesc:a9b1fbb3e602585e08c598e72bc1b1e1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Selection Clear Register  <a href="#a9b1fbb3e602585e08c598e72bc1b1e1b">More...</a><br /></td></tr>
<tr class="separator:a9b1fbb3e602585e08c598e72bc1b1e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afae81f9e20e8f680e44c376c778c7ea1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#afae81f9e20e8f680e44c376c778c7ea1">REG_PWM_OSSUPD</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094054U)</td></tr>
<tr class="memdesc:afae81f9e20e8f680e44c376c778c7ea1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Selection Set Update Register  <a href="#afae81f9e20e8f680e44c376c778c7ea1">More...</a><br /></td></tr>
<tr class="separator:afae81f9e20e8f680e44c376c778c7ea1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09c3d30ba424510b0478faea18646e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a09c3d30ba424510b0478faea18646e6f">REG_PWM_OSCUPD</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094058U)</td></tr>
<tr class="memdesc:a09c3d30ba424510b0478faea18646e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Output Selection Clear Update Register  <a href="#a09c3d30ba424510b0478faea18646e6f">More...</a><br /></td></tr>
<tr class="separator:a09c3d30ba424510b0478faea18646e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6260ce3b8af77c3bcbc4a009f4eed0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aef6260ce3b8af77c3bcbc4a009f4eed0">REG_PWM_FMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009405CU)</td></tr>
<tr class="memdesc:aef6260ce3b8af77c3bcbc4a009f4eed0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Mode Register  <a href="#aef6260ce3b8af77c3bcbc4a009f4eed0">More...</a><br /></td></tr>
<tr class="separator:aef6260ce3b8af77c3bcbc4a009f4eed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabebd03ca53cc74597e4ad24c2d8e2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aabebd03ca53cc74597e4ad24c2d8e2f3">REG_PWM_FSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094060U)</td></tr>
<tr class="memdesc:aabebd03ca53cc74597e4ad24c2d8e2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Status Register  <a href="#aabebd03ca53cc74597e4ad24c2d8e2f3">More...</a><br /></td></tr>
<tr class="separator:aabebd03ca53cc74597e4ad24c2d8e2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa08d3605927a7f8bfdc6e3c982742538"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa08d3605927a7f8bfdc6e3c982742538">REG_PWM_FCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094064U)</td></tr>
<tr class="memdesc:aa08d3605927a7f8bfdc6e3c982742538"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Clear Register  <a href="#aa08d3605927a7f8bfdc6e3c982742538">More...</a><br /></td></tr>
<tr class="separator:aa08d3605927a7f8bfdc6e3c982742538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa00e5b68c942fec4003b92120d42e1a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa00e5b68c942fec4003b92120d42e1a4">REG_PWM_FPV</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094068U)</td></tr>
<tr class="memdesc:aa00e5b68c942fec4003b92120d42e1a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Protection Value Register  <a href="#aa00e5b68c942fec4003b92120d42e1a4">More...</a><br /></td></tr>
<tr class="separator:aa00e5b68c942fec4003b92120d42e1a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93df3ffa30a0f26fc3e16d8c691998f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a93df3ffa30a0f26fc3e16d8c691998f6">REG_PWM_FPE1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009406CU)</td></tr>
<tr class="memdesc:a93df3ffa30a0f26fc3e16d8c691998f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Protection Enable Register 1  <a href="#a93df3ffa30a0f26fc3e16d8c691998f6">More...</a><br /></td></tr>
<tr class="separator:a93df3ffa30a0f26fc3e16d8c691998f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04c8b1f93f1c94a78c7dfd5071ee510c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a04c8b1f93f1c94a78c7dfd5071ee510c">REG_PWM_FPE2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094070U)</td></tr>
<tr class="memdesc:a04c8b1f93f1c94a78c7dfd5071ee510c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Fault Protection Enable Register 2  <a href="#a04c8b1f93f1c94a78c7dfd5071ee510c">More...</a><br /></td></tr>
<tr class="separator:a04c8b1f93f1c94a78c7dfd5071ee510c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af02925b62722aef09f5e42c32fa22ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af02925b62722aef09f5e42c32fa22ed8">REG_PWM_ELMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009407CU)</td></tr>
<tr class="memdesc:af02925b62722aef09f5e42c32fa22ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Event Line 0 Mode Register  <a href="#af02925b62722aef09f5e42c32fa22ed8">More...</a><br /></td></tr>
<tr class="separator:af02925b62722aef09f5e42c32fa22ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a469fbdf1b9aadb901f4f3d18b952cc96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a469fbdf1b9aadb901f4f3d18b952cc96">REG_PWM_SMMR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400940B0U)</td></tr>
<tr class="memdesc:a469fbdf1b9aadb901f4f3d18b952cc96"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Stepper Motor Mode Register  <a href="#a469fbdf1b9aadb901f4f3d18b952cc96">More...</a><br /></td></tr>
<tr class="separator:a469fbdf1b9aadb901f4f3d18b952cc96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5457871b2daab275009b2e8936d919a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ad5457871b2daab275009b2e8936d919a">REG_PWM_WPCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400940E4U)</td></tr>
<tr class="memdesc:ad5457871b2daab275009b2e8936d919a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Write Protect Control Register  <a href="#ad5457871b2daab275009b2e8936d919a">More...</a><br /></td></tr>
<tr class="separator:ad5457871b2daab275009b2e8936d919a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858a684b91b610463b7b7c2f0df3ada3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a858a684b91b610463b7b7c2f0df3ada3">REG_PWM_WPSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400940E8U)</td></tr>
<tr class="memdesc:a858a684b91b610463b7b7c2f0df3ada3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Write Protect Status Register  <a href="#a858a684b91b610463b7b7c2f0df3ada3">More...</a><br /></td></tr>
<tr class="separator:a858a684b91b610463b7b7c2f0df3ada3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a824c439221e5e3ca6e4d88a2ac1f278b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a824c439221e5e3ca6e4d88a2ac1f278b">REG_PWM_TPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094108U)</td></tr>
<tr class="memdesc:a824c439221e5e3ca6e4d88a2ac1f278b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transmit Pointer Register  <a href="#a824c439221e5e3ca6e4d88a2ac1f278b">More...</a><br /></td></tr>
<tr class="separator:a824c439221e5e3ca6e4d88a2ac1f278b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe16230c4c2645e8d501aebd300e8f28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#abe16230c4c2645e8d501aebd300e8f28">REG_PWM_TCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009410CU)</td></tr>
<tr class="memdesc:abe16230c4c2645e8d501aebd300e8f28"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transmit Counter Register  <a href="#abe16230c4c2645e8d501aebd300e8f28">More...</a><br /></td></tr>
<tr class="separator:abe16230c4c2645e8d501aebd300e8f28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326927cbad10e70acc04225485aabbfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a326927cbad10e70acc04225485aabbfe">REG_PWM_TNPR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094118U)</td></tr>
<tr class="memdesc:a326927cbad10e70acc04225485aabbfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transmit Next Pointer Register  <a href="#a326927cbad10e70acc04225485aabbfe">More...</a><br /></td></tr>
<tr class="separator:a326927cbad10e70acc04225485aabbfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7693351a3086af5b255e9272fe4b7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa7693351a3086af5b255e9272fe4b7de">REG_PWM_TNCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009411CU)</td></tr>
<tr class="memdesc:aa7693351a3086af5b255e9272fe4b7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transmit Next Counter Register  <a href="#aa7693351a3086af5b255e9272fe4b7de">More...</a><br /></td></tr>
<tr class="separator:aa7693351a3086af5b255e9272fe4b7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2791c10bfb545edb29a524e45dd7bad4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a2791c10bfb545edb29a524e45dd7bad4">REG_PWM_PTCR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094120U)</td></tr>
<tr class="memdesc:a2791c10bfb545edb29a524e45dd7bad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transfer Control Register  <a href="#a2791c10bfb545edb29a524e45dd7bad4">More...</a><br /></td></tr>
<tr class="separator:a2791c10bfb545edb29a524e45dd7bad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147c69c08a63b13a4740813b8d004e81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a147c69c08a63b13a4740813b8d004e81">REG_PWM_PTSR</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094124U)</td></tr>
<tr class="memdesc:a147c69c08a63b13a4740813b8d004e81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) Transfer Status Register  <a href="#a147c69c08a63b13a4740813b8d004e81">More...</a><br /></td></tr>
<tr class="separator:a147c69c08a63b13a4740813b8d004e81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e926fda7e500c4b0da7c8ba6ca1377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a04e926fda7e500c4b0da7c8ba6ca1377">REG_PWM_CMPV0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094130U)</td></tr>
<tr class="memdesc:a04e926fda7e500c4b0da7c8ba6ca1377"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 0 Value Register  <a href="#a04e926fda7e500c4b0da7c8ba6ca1377">More...</a><br /></td></tr>
<tr class="separator:a04e926fda7e500c4b0da7c8ba6ca1377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87f5db20682613d866fffb1928e62d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae87f5db20682613d866fffb1928e62d5">REG_PWM_CMPVUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094134U)</td></tr>
<tr class="memdesc:ae87f5db20682613d866fffb1928e62d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 0 Value Update Register  <a href="#ae87f5db20682613d866fffb1928e62d5">More...</a><br /></td></tr>
<tr class="separator:ae87f5db20682613d866fffb1928e62d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61207ee2e829a16eb9b70bd12fdba612"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a61207ee2e829a16eb9b70bd12fdba612">REG_PWM_CMPM0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094138U)</td></tr>
<tr class="memdesc:a61207ee2e829a16eb9b70bd12fdba612"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 0 Mode Register  <a href="#a61207ee2e829a16eb9b70bd12fdba612">More...</a><br /></td></tr>
<tr class="separator:a61207ee2e829a16eb9b70bd12fdba612"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad373edd0a9cd001124c8bff7434ff220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ad373edd0a9cd001124c8bff7434ff220">REG_PWM_CMPMUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009413CU)</td></tr>
<tr class="memdesc:ad373edd0a9cd001124c8bff7434ff220"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 0 Mode Update Register  <a href="#ad373edd0a9cd001124c8bff7434ff220">More...</a><br /></td></tr>
<tr class="separator:ad373edd0a9cd001124c8bff7434ff220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ef35f1dda1a7bbc0e8c1946b3e79b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af5ef35f1dda1a7bbc0e8c1946b3e79b7">REG_PWM_CMPV1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094140U)</td></tr>
<tr class="memdesc:af5ef35f1dda1a7bbc0e8c1946b3e79b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 1 Value Register  <a href="#af5ef35f1dda1a7bbc0e8c1946b3e79b7">More...</a><br /></td></tr>
<tr class="separator:af5ef35f1dda1a7bbc0e8c1946b3e79b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0f2d8c754c2f504cb17bc499a0450da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae0f2d8c754c2f504cb17bc499a0450da">REG_PWM_CMPVUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094144U)</td></tr>
<tr class="memdesc:ae0f2d8c754c2f504cb17bc499a0450da"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 1 Value Update Register  <a href="#ae0f2d8c754c2f504cb17bc499a0450da">More...</a><br /></td></tr>
<tr class="separator:ae0f2d8c754c2f504cb17bc499a0450da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24c0fa5409234bd152c55f6b2b23d44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a24c0fa5409234bd152c55f6b2b23d44d">REG_PWM_CMPM1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094148U)</td></tr>
<tr class="memdesc:a24c0fa5409234bd152c55f6b2b23d44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 1 Mode Register  <a href="#a24c0fa5409234bd152c55f6b2b23d44d">More...</a><br /></td></tr>
<tr class="separator:a24c0fa5409234bd152c55f6b2b23d44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95d9c5bd41d701bafe9dfb07ea424827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a95d9c5bd41d701bafe9dfb07ea424827">REG_PWM_CMPMUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009414CU)</td></tr>
<tr class="memdesc:a95d9c5bd41d701bafe9dfb07ea424827"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 1 Mode Update Register  <a href="#a95d9c5bd41d701bafe9dfb07ea424827">More...</a><br /></td></tr>
<tr class="separator:a95d9c5bd41d701bafe9dfb07ea424827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ea75f278c326c33811c15083a22e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac0ea75f278c326c33811c15083a22e39">REG_PWM_CMPV2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094150U)</td></tr>
<tr class="memdesc:ac0ea75f278c326c33811c15083a22e39"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 2 Value Register  <a href="#ac0ea75f278c326c33811c15083a22e39">More...</a><br /></td></tr>
<tr class="separator:ac0ea75f278c326c33811c15083a22e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a307666da17427b82d11153d462f96e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a307666da17427b82d11153d462f96e8b">REG_PWM_CMPVUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094154U)</td></tr>
<tr class="memdesc:a307666da17427b82d11153d462f96e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 2 Value Update Register  <a href="#a307666da17427b82d11153d462f96e8b">More...</a><br /></td></tr>
<tr class="separator:a307666da17427b82d11153d462f96e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0c7a673b1d3f2908ae7ea86338a7f1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af0c7a673b1d3f2908ae7ea86338a7f1d">REG_PWM_CMPM2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094158U)</td></tr>
<tr class="memdesc:af0c7a673b1d3f2908ae7ea86338a7f1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 2 Mode Register  <a href="#af0c7a673b1d3f2908ae7ea86338a7f1d">More...</a><br /></td></tr>
<tr class="separator:af0c7a673b1d3f2908ae7ea86338a7f1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7d53bdca23dfbe371fef0c149a52820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af7d53bdca23dfbe371fef0c149a52820">REG_PWM_CMPMUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009415CU)</td></tr>
<tr class="memdesc:af7d53bdca23dfbe371fef0c149a52820"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 2 Mode Update Register  <a href="#af7d53bdca23dfbe371fef0c149a52820">More...</a><br /></td></tr>
<tr class="separator:af7d53bdca23dfbe371fef0c149a52820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835d911d9d314a0b181e5ab19724fc42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a835d911d9d314a0b181e5ab19724fc42">REG_PWM_CMPV3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094160U)</td></tr>
<tr class="memdesc:a835d911d9d314a0b181e5ab19724fc42"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 3 Value Register  <a href="#a835d911d9d314a0b181e5ab19724fc42">More...</a><br /></td></tr>
<tr class="separator:a835d911d9d314a0b181e5ab19724fc42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fb8a06fc93a3994df60f63aa841712c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a9fb8a06fc93a3994df60f63aa841712c">REG_PWM_CMPVUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094164U)</td></tr>
<tr class="memdesc:a9fb8a06fc93a3994df60f63aa841712c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 3 Value Update Register  <a href="#a9fb8a06fc93a3994df60f63aa841712c">More...</a><br /></td></tr>
<tr class="separator:a9fb8a06fc93a3994df60f63aa841712c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a901fb7082c33420aefee52c1373720c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a901fb7082c33420aefee52c1373720c7">REG_PWM_CMPM3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094168U)</td></tr>
<tr class="memdesc:a901fb7082c33420aefee52c1373720c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 3 Mode Register  <a href="#a901fb7082c33420aefee52c1373720c7">More...</a><br /></td></tr>
<tr class="separator:a901fb7082c33420aefee52c1373720c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75dc11d4dd72920338abd93f3ef8b79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a75dc11d4dd72920338abd93f3ef8b79e">REG_PWM_CMPMUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009416CU)</td></tr>
<tr class="memdesc:a75dc11d4dd72920338abd93f3ef8b79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 3 Mode Update Register  <a href="#a75dc11d4dd72920338abd93f3ef8b79e">More...</a><br /></td></tr>
<tr class="separator:a75dc11d4dd72920338abd93f3ef8b79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3030f166b978b0dc2c3d0fc86e66ee49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a3030f166b978b0dc2c3d0fc86e66ee49">REG_PWM_CMPV4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094170U)</td></tr>
<tr class="memdesc:a3030f166b978b0dc2c3d0fc86e66ee49"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 4 Value Register  <a href="#a3030f166b978b0dc2c3d0fc86e66ee49">More...</a><br /></td></tr>
<tr class="separator:a3030f166b978b0dc2c3d0fc86e66ee49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6c6154c7d24a2cdc16909e4209fa11f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af6c6154c7d24a2cdc16909e4209fa11f">REG_PWM_CMPVUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094174U)</td></tr>
<tr class="memdesc:af6c6154c7d24a2cdc16909e4209fa11f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 4 Value Update Register  <a href="#af6c6154c7d24a2cdc16909e4209fa11f">More...</a><br /></td></tr>
<tr class="separator:af6c6154c7d24a2cdc16909e4209fa11f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2c7e881b77289c6a0de57a56b2fefe3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa2c7e881b77289c6a0de57a56b2fefe3">REG_PWM_CMPM4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094178U)</td></tr>
<tr class="memdesc:aa2c7e881b77289c6a0de57a56b2fefe3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 4 Mode Register  <a href="#aa2c7e881b77289c6a0de57a56b2fefe3">More...</a><br /></td></tr>
<tr class="separator:aa2c7e881b77289c6a0de57a56b2fefe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6152c816331a5dd76d51824f3e5b89db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a6152c816331a5dd76d51824f3e5b89db">REG_PWM_CMPMUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009417CU)</td></tr>
<tr class="memdesc:a6152c816331a5dd76d51824f3e5b89db"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 4 Mode Update Register  <a href="#a6152c816331a5dd76d51824f3e5b89db">More...</a><br /></td></tr>
<tr class="separator:a6152c816331a5dd76d51824f3e5b89db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3ac3a05d2b807cc87af0b45e26cbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#acd3ac3a05d2b807cc87af0b45e26cbfc">REG_PWM_CMPV5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094180U)</td></tr>
<tr class="memdesc:acd3ac3a05d2b807cc87af0b45e26cbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 5 Value Register  <a href="#acd3ac3a05d2b807cc87af0b45e26cbfc">More...</a><br /></td></tr>
<tr class="separator:acd3ac3a05d2b807cc87af0b45e26cbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5c27db1fcd28504deed183f515deff4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae5c27db1fcd28504deed183f515deff4">REG_PWM_CMPVUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094184U)</td></tr>
<tr class="memdesc:ae5c27db1fcd28504deed183f515deff4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 5 Value Update Register  <a href="#ae5c27db1fcd28504deed183f515deff4">More...</a><br /></td></tr>
<tr class="separator:ae5c27db1fcd28504deed183f515deff4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39a31c2cdc67ff6e89055231b0d335ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a39a31c2cdc67ff6e89055231b0d335ab">REG_PWM_CMPM5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094188U)</td></tr>
<tr class="memdesc:a39a31c2cdc67ff6e89055231b0d335ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 5 Mode Register  <a href="#a39a31c2cdc67ff6e89055231b0d335ab">More...</a><br /></td></tr>
<tr class="separator:a39a31c2cdc67ff6e89055231b0d335ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa76d62469f71afc9323c8cc58e3c142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aaa76d62469f71afc9323c8cc58e3c142">REG_PWM_CMPMUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009418CU)</td></tr>
<tr class="memdesc:aaa76d62469f71afc9323c8cc58e3c142"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 5 Mode Update Register  <a href="#aaa76d62469f71afc9323c8cc58e3c142">More...</a><br /></td></tr>
<tr class="separator:aaa76d62469f71afc9323c8cc58e3c142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a330e8b25ffe23538d819450d6dcc37e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a330e8b25ffe23538d819450d6dcc37e9">REG_PWM_CMPV6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094190U)</td></tr>
<tr class="memdesc:a330e8b25ffe23538d819450d6dcc37e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 6 Value Register  <a href="#a330e8b25ffe23538d819450d6dcc37e9">More...</a><br /></td></tr>
<tr class="separator:a330e8b25ffe23538d819450d6dcc37e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25abdffafd3280b3d93729c0be38be38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a25abdffafd3280b3d93729c0be38be38">REG_PWM_CMPVUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094194U)</td></tr>
<tr class="memdesc:a25abdffafd3280b3d93729c0be38be38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 6 Value Update Register  <a href="#a25abdffafd3280b3d93729c0be38be38">More...</a><br /></td></tr>
<tr class="separator:a25abdffafd3280b3d93729c0be38be38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd282203b9de6324c7edb6bbd485d993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#abd282203b9de6324c7edb6bbd485d993">REG_PWM_CMPM6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094198U)</td></tr>
<tr class="memdesc:abd282203b9de6324c7edb6bbd485d993"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 6 Mode Register  <a href="#abd282203b9de6324c7edb6bbd485d993">More...</a><br /></td></tr>
<tr class="separator:abd282203b9de6324c7edb6bbd485d993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add86ed39785886bf71b3c1138fdd9fdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#add86ed39785886bf71b3c1138fdd9fdb">REG_PWM_CMPMUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009419CU)</td></tr>
<tr class="memdesc:add86ed39785886bf71b3c1138fdd9fdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 6 Mode Update Register  <a href="#add86ed39785886bf71b3c1138fdd9fdb">More...</a><br /></td></tr>
<tr class="separator:add86ed39785886bf71b3c1138fdd9fdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bbd248cf10353ec3e32ff60a960b9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5bbd248cf10353ec3e32ff60a960b9c4">REG_PWM_CMPV7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400941A0U)</td></tr>
<tr class="memdesc:a5bbd248cf10353ec3e32ff60a960b9c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 7 Value Register  <a href="#a5bbd248cf10353ec3e32ff60a960b9c4">More...</a><br /></td></tr>
<tr class="separator:a5bbd248cf10353ec3e32ff60a960b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d10aac361cd9d68fa8102010dccb2f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a3d10aac361cd9d68fa8102010dccb2f3">REG_PWM_CMPVUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400941A4U)</td></tr>
<tr class="memdesc:a3d10aac361cd9d68fa8102010dccb2f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 7 Value Update Register  <a href="#a3d10aac361cd9d68fa8102010dccb2f3">More...</a><br /></td></tr>
<tr class="separator:a3d10aac361cd9d68fa8102010dccb2f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf376846655a248e472bdc1daf19c139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#abf376846655a248e472bdc1daf19c139">REG_PWM_CMPM7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400941A8U)</td></tr>
<tr class="memdesc:abf376846655a248e472bdc1daf19c139"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 7 Mode Register  <a href="#abf376846655a248e472bdc1daf19c139">More...</a><br /></td></tr>
<tr class="separator:abf376846655a248e472bdc1daf19c139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e3f1dfc3135f8cc4287126a45c4a8cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5e3f1dfc3135f8cc4287126a45c4a8cc">REG_PWM_CMPMUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400941ACU)</td></tr>
<tr class="memdesc:a5e3f1dfc3135f8cc4287126a45c4a8cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Comparison 7 Mode Update Register  <a href="#a5e3f1dfc3135f8cc4287126a45c4a8cc">More...</a><br /></td></tr>
<tr class="separator:a5e3f1dfc3135f8cc4287126a45c4a8cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aaa552c64a470947c22322a1597fc34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a7aaa552c64a470947c22322a1597fc34">REG_PWM_CMR0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094200U)</td></tr>
<tr class="memdesc:a7aaa552c64a470947c22322a1597fc34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 0)  <a href="#a7aaa552c64a470947c22322a1597fc34">More...</a><br /></td></tr>
<tr class="separator:a7aaa552c64a470947c22322a1597fc34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef3f5dda35dcfc437e250680fbfa5991"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aef3f5dda35dcfc437e250680fbfa5991">REG_PWM_CDTY0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094204U)</td></tr>
<tr class="memdesc:aef3f5dda35dcfc437e250680fbfa5991"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 0)  <a href="#aef3f5dda35dcfc437e250680fbfa5991">More...</a><br /></td></tr>
<tr class="separator:aef3f5dda35dcfc437e250680fbfa5991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae83afd0b16878159cbb0bc1edf949f6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae83afd0b16878159cbb0bc1edf949f6f">REG_PWM_CDTYUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094208U)</td></tr>
<tr class="memdesc:ae83afd0b16878159cbb0bc1edf949f6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 0)  <a href="#ae83afd0b16878159cbb0bc1edf949f6f">More...</a><br /></td></tr>
<tr class="separator:ae83afd0b16878159cbb0bc1edf949f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad214b38dd1be3d1540b71bf61b5e5ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ad214b38dd1be3d1540b71bf61b5e5ecd">REG_PWM_CPRD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009420CU)</td></tr>
<tr class="memdesc:ad214b38dd1be3d1540b71bf61b5e5ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 0)  <a href="#ad214b38dd1be3d1540b71bf61b5e5ecd">More...</a><br /></td></tr>
<tr class="separator:ad214b38dd1be3d1540b71bf61b5e5ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc513976b4b167c94ca6e0c6b44f13bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#abc513976b4b167c94ca6e0c6b44f13bf">REG_PWM_CPRDUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094210U)</td></tr>
<tr class="memdesc:abc513976b4b167c94ca6e0c6b44f13bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 0)  <a href="#abc513976b4b167c94ca6e0c6b44f13bf">More...</a><br /></td></tr>
<tr class="separator:abc513976b4b167c94ca6e0c6b44f13bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a295a485173f14b96fc38d638a35b145f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a295a485173f14b96fc38d638a35b145f">REG_PWM_CCNT0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094214U)</td></tr>
<tr class="memdesc:a295a485173f14b96fc38d638a35b145f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 0)  <a href="#a295a485173f14b96fc38d638a35b145f">More...</a><br /></td></tr>
<tr class="separator:a295a485173f14b96fc38d638a35b145f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251537f6dc7d8a5462ca6ce2cf098c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a251537f6dc7d8a5462ca6ce2cf098c84">REG_PWM_DT0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094218U)</td></tr>
<tr class="memdesc:a251537f6dc7d8a5462ca6ce2cf098c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 0)  <a href="#a251537f6dc7d8a5462ca6ce2cf098c84">More...</a><br /></td></tr>
<tr class="separator:a251537f6dc7d8a5462ca6ce2cf098c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a845df0a995831d9a04b34fa8953585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a7a845df0a995831d9a04b34fa8953585">REG_PWM_DTUPD0</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009421CU)</td></tr>
<tr class="memdesc:a7a845df0a995831d9a04b34fa8953585"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 0)  <a href="#a7a845df0a995831d9a04b34fa8953585">More...</a><br /></td></tr>
<tr class="separator:a7a845df0a995831d9a04b34fa8953585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a631749a0ab2532f2994a07d792455c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5a631749a0ab2532f2994a07d792455c">REG_PWM_CMR1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094220U)</td></tr>
<tr class="memdesc:a5a631749a0ab2532f2994a07d792455c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 1)  <a href="#a5a631749a0ab2532f2994a07d792455c">More...</a><br /></td></tr>
<tr class="separator:a5a631749a0ab2532f2994a07d792455c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29325b797c9f6efa7d8d991a536e60f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a29325b797c9f6efa7d8d991a536e60f6">REG_PWM_CDTY1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094224U)</td></tr>
<tr class="memdesc:a29325b797c9f6efa7d8d991a536e60f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 1)  <a href="#a29325b797c9f6efa7d8d991a536e60f6">More...</a><br /></td></tr>
<tr class="separator:a29325b797c9f6efa7d8d991a536e60f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1f0cc160e6652c5565ed1c0cf32a099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af1f0cc160e6652c5565ed1c0cf32a099">REG_PWM_CDTYUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094228U)</td></tr>
<tr class="memdesc:af1f0cc160e6652c5565ed1c0cf32a099"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 1)  <a href="#af1f0cc160e6652c5565ed1c0cf32a099">More...</a><br /></td></tr>
<tr class="separator:af1f0cc160e6652c5565ed1c0cf32a099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e4cf068ba0800bf7698d298c145690"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a71e4cf068ba0800bf7698d298c145690">REG_PWM_CPRD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009422CU)</td></tr>
<tr class="memdesc:a71e4cf068ba0800bf7698d298c145690"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 1)  <a href="#a71e4cf068ba0800bf7698d298c145690">More...</a><br /></td></tr>
<tr class="separator:a71e4cf068ba0800bf7698d298c145690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062a3c923010c2fbbfb3bd59ccc1d912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a062a3c923010c2fbbfb3bd59ccc1d912">REG_PWM_CPRDUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094230U)</td></tr>
<tr class="memdesc:a062a3c923010c2fbbfb3bd59ccc1d912"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 1)  <a href="#a062a3c923010c2fbbfb3bd59ccc1d912">More...</a><br /></td></tr>
<tr class="separator:a062a3c923010c2fbbfb3bd59ccc1d912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283ac3b7795e8b56d1d280be8fe16ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a283ac3b7795e8b56d1d280be8fe16ffb">REG_PWM_CCNT1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094234U)</td></tr>
<tr class="memdesc:a283ac3b7795e8b56d1d280be8fe16ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 1)  <a href="#a283ac3b7795e8b56d1d280be8fe16ffb">More...</a><br /></td></tr>
<tr class="separator:a283ac3b7795e8b56d1d280be8fe16ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124cd52d93b88f10980d27d61ab4ec5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a124cd52d93b88f10980d27d61ab4ec5e">REG_PWM_DT1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094238U)</td></tr>
<tr class="memdesc:a124cd52d93b88f10980d27d61ab4ec5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 1)  <a href="#a124cd52d93b88f10980d27d61ab4ec5e">More...</a><br /></td></tr>
<tr class="separator:a124cd52d93b88f10980d27d61ab4ec5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b00d533c30bd2244686d92285a03471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a6b00d533c30bd2244686d92285a03471">REG_PWM_DTUPD1</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009423CU)</td></tr>
<tr class="memdesc:a6b00d533c30bd2244686d92285a03471"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 1)  <a href="#a6b00d533c30bd2244686d92285a03471">More...</a><br /></td></tr>
<tr class="separator:a6b00d533c30bd2244686d92285a03471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c4b25de7f588597245bf3f3288da2f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a6c4b25de7f588597245bf3f3288da2f9">REG_PWM_CMR2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094240U)</td></tr>
<tr class="memdesc:a6c4b25de7f588597245bf3f3288da2f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 2)  <a href="#a6c4b25de7f588597245bf3f3288da2f9">More...</a><br /></td></tr>
<tr class="separator:a6c4b25de7f588597245bf3f3288da2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2e8483d8431d091f02435ba1baab40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#afb2e8483d8431d091f02435ba1baab40">REG_PWM_CDTY2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094244U)</td></tr>
<tr class="memdesc:afb2e8483d8431d091f02435ba1baab40"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 2)  <a href="#afb2e8483d8431d091f02435ba1baab40">More...</a><br /></td></tr>
<tr class="separator:afb2e8483d8431d091f02435ba1baab40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98dc5ca97d96db675e4fd79f6e885bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a98dc5ca97d96db675e4fd79f6e885bfc">REG_PWM_CDTYUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094248U)</td></tr>
<tr class="memdesc:a98dc5ca97d96db675e4fd79f6e885bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 2)  <a href="#a98dc5ca97d96db675e4fd79f6e885bfc">More...</a><br /></td></tr>
<tr class="separator:a98dc5ca97d96db675e4fd79f6e885bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6012eed5d06bbfc77b469fa8b18f944a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a6012eed5d06bbfc77b469fa8b18f944a">REG_PWM_CPRD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009424CU)</td></tr>
<tr class="memdesc:a6012eed5d06bbfc77b469fa8b18f944a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 2)  <a href="#a6012eed5d06bbfc77b469fa8b18f944a">More...</a><br /></td></tr>
<tr class="separator:a6012eed5d06bbfc77b469fa8b18f944a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a8a96eb0327c889b25094d22c573b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a2a8a96eb0327c889b25094d22c573b5f">REG_PWM_CPRDUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094250U)</td></tr>
<tr class="memdesc:a2a8a96eb0327c889b25094d22c573b5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 2)  <a href="#a2a8a96eb0327c889b25094d22c573b5f">More...</a><br /></td></tr>
<tr class="separator:a2a8a96eb0327c889b25094d22c573b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f05970ca555b4875c2bc213cc2b5e65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a7f05970ca555b4875c2bc213cc2b5e65">REG_PWM_CCNT2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094254U)</td></tr>
<tr class="memdesc:a7f05970ca555b4875c2bc213cc2b5e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 2)  <a href="#a7f05970ca555b4875c2bc213cc2b5e65">More...</a><br /></td></tr>
<tr class="separator:a7f05970ca555b4875c2bc213cc2b5e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a398165ef2fed57dbc426526fd9d376e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a398165ef2fed57dbc426526fd9d376e0">REG_PWM_DT2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094258U)</td></tr>
<tr class="memdesc:a398165ef2fed57dbc426526fd9d376e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 2)  <a href="#a398165ef2fed57dbc426526fd9d376e0">More...</a><br /></td></tr>
<tr class="separator:a398165ef2fed57dbc426526fd9d376e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac85491d7c1cd485b43ab33f23e4ad8ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac85491d7c1cd485b43ab33f23e4ad8ed">REG_PWM_DTUPD2</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009425CU)</td></tr>
<tr class="memdesc:ac85491d7c1cd485b43ab33f23e4ad8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 2)  <a href="#ac85491d7c1cd485b43ab33f23e4ad8ed">More...</a><br /></td></tr>
<tr class="separator:ac85491d7c1cd485b43ab33f23e4ad8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80b2c7fa544ce41a4725922908f52226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a80b2c7fa544ce41a4725922908f52226">REG_PWM_CMR3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094260U)</td></tr>
<tr class="memdesc:a80b2c7fa544ce41a4725922908f52226"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 3)  <a href="#a80b2c7fa544ce41a4725922908f52226">More...</a><br /></td></tr>
<tr class="separator:a80b2c7fa544ce41a4725922908f52226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08e319f831c5096eea585e9bc099764d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a08e319f831c5096eea585e9bc099764d">REG_PWM_CDTY3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094264U)</td></tr>
<tr class="memdesc:a08e319f831c5096eea585e9bc099764d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 3)  <a href="#a08e319f831c5096eea585e9bc099764d">More...</a><br /></td></tr>
<tr class="separator:a08e319f831c5096eea585e9bc099764d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac651578e267b0ee73b38ead403738de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac651578e267b0ee73b38ead403738de3">REG_PWM_CDTYUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094268U)</td></tr>
<tr class="memdesc:ac651578e267b0ee73b38ead403738de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 3)  <a href="#ac651578e267b0ee73b38ead403738de3">More...</a><br /></td></tr>
<tr class="separator:ac651578e267b0ee73b38ead403738de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8305b3987b3b505f1ea590490e30c92d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a8305b3987b3b505f1ea590490e30c92d">REG_PWM_CPRD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009426CU)</td></tr>
<tr class="memdesc:a8305b3987b3b505f1ea590490e30c92d"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 3)  <a href="#a8305b3987b3b505f1ea590490e30c92d">More...</a><br /></td></tr>
<tr class="separator:a8305b3987b3b505f1ea590490e30c92d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197c279e620ec8af8e7138e82681ac07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a197c279e620ec8af8e7138e82681ac07">REG_PWM_CPRDUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094270U)</td></tr>
<tr class="memdesc:a197c279e620ec8af8e7138e82681ac07"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 3)  <a href="#a197c279e620ec8af8e7138e82681ac07">More...</a><br /></td></tr>
<tr class="separator:a197c279e620ec8af8e7138e82681ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5aca346e704ef25a251f5dc775b7fc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa5aca346e704ef25a251f5dc775b7fc7">REG_PWM_CCNT3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094274U)</td></tr>
<tr class="memdesc:aa5aca346e704ef25a251f5dc775b7fc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 3)  <a href="#aa5aca346e704ef25a251f5dc775b7fc7">More...</a><br /></td></tr>
<tr class="separator:aa5aca346e704ef25a251f5dc775b7fc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716538f835e515be21a41ac2511a23c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a716538f835e515be21a41ac2511a23c8">REG_PWM_DT3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094278U)</td></tr>
<tr class="memdesc:a716538f835e515be21a41ac2511a23c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 3)  <a href="#a716538f835e515be21a41ac2511a23c8">More...</a><br /></td></tr>
<tr class="separator:a716538f835e515be21a41ac2511a23c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca1b5f3e7d7f6af8eb161017590aa6c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aca1b5f3e7d7f6af8eb161017590aa6c7">REG_PWM_DTUPD3</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009427CU)</td></tr>
<tr class="memdesc:aca1b5f3e7d7f6af8eb161017590aa6c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 3)  <a href="#aca1b5f3e7d7f6af8eb161017590aa6c7">More...</a><br /></td></tr>
<tr class="separator:aca1b5f3e7d7f6af8eb161017590aa6c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4faf79dfe6c6f59b61116f3f101d3278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a4faf79dfe6c6f59b61116f3f101d3278">REG_PWM_CMR4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094280U)</td></tr>
<tr class="memdesc:a4faf79dfe6c6f59b61116f3f101d3278"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 4)  <a href="#a4faf79dfe6c6f59b61116f3f101d3278">More...</a><br /></td></tr>
<tr class="separator:a4faf79dfe6c6f59b61116f3f101d3278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11c9d7cc8b45cbae395ee3ca9e2fa07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a11c9d7cc8b45cbae395ee3ca9e2fa07b">REG_PWM_CDTY4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094284U)</td></tr>
<tr class="memdesc:a11c9d7cc8b45cbae395ee3ca9e2fa07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 4)  <a href="#a11c9d7cc8b45cbae395ee3ca9e2fa07b">More...</a><br /></td></tr>
<tr class="separator:a11c9d7cc8b45cbae395ee3ca9e2fa07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5f04d18a785379580e00b937fb4c262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ad5f04d18a785379580e00b937fb4c262">REG_PWM_CDTYUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094288U)</td></tr>
<tr class="memdesc:ad5f04d18a785379580e00b937fb4c262"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 4)  <a href="#ad5f04d18a785379580e00b937fb4c262">More...</a><br /></td></tr>
<tr class="separator:ad5f04d18a785379580e00b937fb4c262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb5f20228b0c50f640e4bbe30ba3735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aadb5f20228b0c50f640e4bbe30ba3735">REG_PWM_CPRD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009428CU)</td></tr>
<tr class="memdesc:aadb5f20228b0c50f640e4bbe30ba3735"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 4)  <a href="#aadb5f20228b0c50f640e4bbe30ba3735">More...</a><br /></td></tr>
<tr class="separator:aadb5f20228b0c50f640e4bbe30ba3735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef7ee78eb533cbac62577d4e052d628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aeef7ee78eb533cbac62577d4e052d628">REG_PWM_CPRDUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094290U)</td></tr>
<tr class="memdesc:aeef7ee78eb533cbac62577d4e052d628"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 4)  <a href="#aeef7ee78eb533cbac62577d4e052d628">More...</a><br /></td></tr>
<tr class="separator:aeef7ee78eb533cbac62577d4e052d628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c32042cdaa7c8ef8dac2ab922c0fbf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a8c32042cdaa7c8ef8dac2ab922c0fbf6">REG_PWM_CCNT4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094294U)</td></tr>
<tr class="memdesc:a8c32042cdaa7c8ef8dac2ab922c0fbf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 4)  <a href="#a8c32042cdaa7c8ef8dac2ab922c0fbf6">More...</a><br /></td></tr>
<tr class="separator:a8c32042cdaa7c8ef8dac2ab922c0fbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95e573ba72f8b920e2a8edff37d23b81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a95e573ba72f8b920e2a8edff37d23b81">REG_PWM_DT4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094298U)</td></tr>
<tr class="memdesc:a95e573ba72f8b920e2a8edff37d23b81"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 4)  <a href="#a95e573ba72f8b920e2a8edff37d23b81">More...</a><br /></td></tr>
<tr class="separator:a95e573ba72f8b920e2a8edff37d23b81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac04d5595af952583a03d2a0c63b13b71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ac04d5595af952583a03d2a0c63b13b71">REG_PWM_DTUPD4</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009429CU)</td></tr>
<tr class="memdesc:ac04d5595af952583a03d2a0c63b13b71"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 4)  <a href="#ac04d5595af952583a03d2a0c63b13b71">More...</a><br /></td></tr>
<tr class="separator:ac04d5595af952583a03d2a0c63b13b71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16818ddcc5dd4c16494ca3d41af21ddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a16818ddcc5dd4c16494ca3d41af21ddd">REG_PWM_CMR5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942A0U)</td></tr>
<tr class="memdesc:a16818ddcc5dd4c16494ca3d41af21ddd"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 5)  <a href="#a16818ddcc5dd4c16494ca3d41af21ddd">More...</a><br /></td></tr>
<tr class="separator:a16818ddcc5dd4c16494ca3d41af21ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21f37d9164fc356fcbb56dba088f6714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a21f37d9164fc356fcbb56dba088f6714">REG_PWM_CDTY5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942A4U)</td></tr>
<tr class="memdesc:a21f37d9164fc356fcbb56dba088f6714"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 5)  <a href="#a21f37d9164fc356fcbb56dba088f6714">More...</a><br /></td></tr>
<tr class="separator:a21f37d9164fc356fcbb56dba088f6714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af16d736fc81357a28022c6b14e17d1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#af16d736fc81357a28022c6b14e17d1a5">REG_PWM_CDTYUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942A8U)</td></tr>
<tr class="memdesc:af16d736fc81357a28022c6b14e17d1a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 5)  <a href="#af16d736fc81357a28022c6b14e17d1a5">More...</a><br /></td></tr>
<tr class="separator:af16d736fc81357a28022c6b14e17d1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad230704b334514f91493cb011d5ace79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ad230704b334514f91493cb011d5ace79">REG_PWM_CPRD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942ACU)</td></tr>
<tr class="memdesc:ad230704b334514f91493cb011d5ace79"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 5)  <a href="#ad230704b334514f91493cb011d5ace79">More...</a><br /></td></tr>
<tr class="separator:ad230704b334514f91493cb011d5ace79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b8e64c5f0c879ded7dcd27627f495c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a5b8e64c5f0c879ded7dcd27627f495c2">REG_PWM_CPRDUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942B0U)</td></tr>
<tr class="memdesc:a5b8e64c5f0c879ded7dcd27627f495c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 5)  <a href="#a5b8e64c5f0c879ded7dcd27627f495c2">More...</a><br /></td></tr>
<tr class="separator:a5b8e64c5f0c879ded7dcd27627f495c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47fe6406de874a2edf24f716ce7ffca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a47fe6406de874a2edf24f716ce7ffca8">REG_PWM_CCNT5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942B4U)</td></tr>
<tr class="memdesc:a47fe6406de874a2edf24f716ce7ffca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 5)  <a href="#a47fe6406de874a2edf24f716ce7ffca8">More...</a><br /></td></tr>
<tr class="separator:a47fe6406de874a2edf24f716ce7ffca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa41d1cfb71a9b288c66e7f16fc97e8f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aa41d1cfb71a9b288c66e7f16fc97e8f3">REG_PWM_DT5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942B8U)</td></tr>
<tr class="memdesc:aa41d1cfb71a9b288c66e7f16fc97e8f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 5)  <a href="#aa41d1cfb71a9b288c66e7f16fc97e8f3">More...</a><br /></td></tr>
<tr class="separator:aa41d1cfb71a9b288c66e7f16fc97e8f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe656eaba1423c84944205a7c8ada269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#afe656eaba1423c84944205a7c8ada269">REG_PWM_DTUPD5</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942BCU)</td></tr>
<tr class="memdesc:afe656eaba1423c84944205a7c8ada269"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 5)  <a href="#afe656eaba1423c84944205a7c8ada269">More...</a><br /></td></tr>
<tr class="separator:afe656eaba1423c84944205a7c8ada269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee5df9047e1603f64a7fdf79e59d6f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aee5df9047e1603f64a7fdf79e59d6f88">REG_PWM_CMR6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942C0U)</td></tr>
<tr class="memdesc:aee5df9047e1603f64a7fdf79e59d6f88"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 6)  <a href="#aee5df9047e1603f64a7fdf79e59d6f88">More...</a><br /></td></tr>
<tr class="separator:aee5df9047e1603f64a7fdf79e59d6f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15ca0fa1996495c853ddc055d21b61e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a15ca0fa1996495c853ddc055d21b61e4">REG_PWM_CDTY6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942C4U)</td></tr>
<tr class="memdesc:a15ca0fa1996495c853ddc055d21b61e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 6)  <a href="#a15ca0fa1996495c853ddc055d21b61e4">More...</a><br /></td></tr>
<tr class="separator:a15ca0fa1996495c853ddc055d21b61e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e3fbe3adbea11dc8c1c1d47666be79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a0e3fbe3adbea11dc8c1c1d47666be79e">REG_PWM_CDTYUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942C8U)</td></tr>
<tr class="memdesc:a0e3fbe3adbea11dc8c1c1d47666be79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 6)  <a href="#a0e3fbe3adbea11dc8c1c1d47666be79e">More...</a><br /></td></tr>
<tr class="separator:a0e3fbe3adbea11dc8c1c1d47666be79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae18d2284e5e78f68f5172030b1d17df6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae18d2284e5e78f68f5172030b1d17df6">REG_PWM_CPRD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942CCU)</td></tr>
<tr class="memdesc:ae18d2284e5e78f68f5172030b1d17df6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 6)  <a href="#ae18d2284e5e78f68f5172030b1d17df6">More...</a><br /></td></tr>
<tr class="separator:ae18d2284e5e78f68f5172030b1d17df6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a6ec20d406420cc8af940fec5a5c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae3a6ec20d406420cc8af940fec5a5c32">REG_PWM_CPRDUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942D0U)</td></tr>
<tr class="memdesc:ae3a6ec20d406420cc8af940fec5a5c32"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 6)  <a href="#ae3a6ec20d406420cc8af940fec5a5c32">More...</a><br /></td></tr>
<tr class="separator:ae3a6ec20d406420cc8af940fec5a5c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93cfaf2af2315bf2f2a4cab0c1b55cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a93cfaf2af2315bf2f2a4cab0c1b55cd8">REG_PWM_CCNT6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942D4U)</td></tr>
<tr class="memdesc:a93cfaf2af2315bf2f2a4cab0c1b55cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 6)  <a href="#a93cfaf2af2315bf2f2a4cab0c1b55cd8">More...</a><br /></td></tr>
<tr class="separator:a93cfaf2af2315bf2f2a4cab0c1b55cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d97b699d17a4ba85c043649c47b7ec7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a8d97b699d17a4ba85c043649c47b7ec7">REG_PWM_DT6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942D8U)</td></tr>
<tr class="memdesc:a8d97b699d17a4ba85c043649c47b7ec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 6)  <a href="#a8d97b699d17a4ba85c043649c47b7ec7">More...</a><br /></td></tr>
<tr class="separator:a8d97b699d17a4ba85c043649c47b7ec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72a778052c0c8a6605c337234b3b8de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a72a778052c0c8a6605c337234b3b8de0">REG_PWM_DTUPD6</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942DCU)</td></tr>
<tr class="memdesc:a72a778052c0c8a6605c337234b3b8de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 6)  <a href="#a72a778052c0c8a6605c337234b3b8de0">More...</a><br /></td></tr>
<tr class="separator:a72a778052c0c8a6605c337234b3b8de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebec197f67d1ce86d04e6e0a45254e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#aebec197f67d1ce86d04e6e0a45254e06">REG_PWM_CMR7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942E0U)</td></tr>
<tr class="memdesc:aebec197f67d1ce86d04e6e0a45254e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Mode Register (ch_num = 7)  <a href="#aebec197f67d1ce86d04e6e0a45254e06">More...</a><br /></td></tr>
<tr class="separator:aebec197f67d1ce86d04e6e0a45254e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ca9c41f7e033aac1472ef427e23e3b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a3ca9c41f7e033aac1472ef427e23e3b3">REG_PWM_CDTY7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942E4U)</td></tr>
<tr class="memdesc:a3ca9c41f7e033aac1472ef427e23e3b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Register (ch_num = 7)  <a href="#a3ca9c41f7e033aac1472ef427e23e3b3">More...</a><br /></td></tr>
<tr class="separator:a3ca9c41f7e033aac1472ef427e23e3b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae289f22c1057daa6db230841e90257a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#ae289f22c1057daa6db230841e90257a3">REG_PWM_CDTYUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942E8U)</td></tr>
<tr class="memdesc:ae289f22c1057daa6db230841e90257a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Duty Cycle Update Register (ch_num = 7)  <a href="#ae289f22c1057daa6db230841e90257a3">More...</a><br /></td></tr>
<tr class="separator:ae289f22c1057daa6db230841e90257a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd61f1d9872e214b11e3081227db5889"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#acd61f1d9872e214b11e3081227db5889">REG_PWM_CPRD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942ECU)</td></tr>
<tr class="memdesc:acd61f1d9872e214b11e3081227db5889"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Register (ch_num = 7)  <a href="#acd61f1d9872e214b11e3081227db5889">More...</a><br /></td></tr>
<tr class="separator:acd61f1d9872e214b11e3081227db5889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cb7891f6576717a820762d86567b293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a8cb7891f6576717a820762d86567b293">REG_PWM_CPRDUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942F0U)</td></tr>
<tr class="memdesc:a8cb7891f6576717a820762d86567b293"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Period Update Register (ch_num = 7)  <a href="#a8cb7891f6576717a820762d86567b293">More...</a><br /></td></tr>
<tr class="separator:a8cb7891f6576717a820762d86567b293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d746d45ecd02b8654bc3be98f1c520e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a3d746d45ecd02b8654bc3be98f1c520e">REG_PWM_CCNT7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942F4U)</td></tr>
<tr class="memdesc:a3d746d45ecd02b8654bc3be98f1c520e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Counter Register (ch_num = 7)  <a href="#a3d746d45ecd02b8654bc3be98f1c520e">More...</a><br /></td></tr>
<tr class="separator:a3d746d45ecd02b8654bc3be98f1c520e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b8c1c93ce028a9455c75653a3bd87cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a2b8c1c93ce028a9455c75653a3bd87cf">REG_PWM_DT7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942F8U)</td></tr>
<tr class="memdesc:a2b8c1c93ce028a9455c75653a3bd87cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Register (ch_num = 7)  <a href="#a2b8c1c93ce028a9455c75653a3bd87cf">More...</a><br /></td></tr>
<tr class="separator:a2b8c1c93ce028a9455c75653a3bd87cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a761c33864f0166d3b56fd35db4fed579"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="instance__pwm_8h.html#a761c33864f0166d3b56fd35db4fed579">REG_PWM_DTUPD7</a>&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942FCU)</td></tr>
<tr class="memdesc:a761c33864f0166d3b56fd35db4fed579"><td class="mdescLeft">&#160;</td><td class="mdescRight">(PWM) PWM Channel Dead Time Update Register (ch_num = 7)  <a href="#a761c33864f0166d3b56fd35db4fed579">More...</a><br /></td></tr>
<tr class="separator:a761c33864f0166d3b56fd35db4fed579"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a295a485173f14b96fc38d638a35b145f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a295a485173f14b96fc38d638a35b145f">&#9670;&nbsp;</a></span>REG_PWM_CCNT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094214U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00249">249</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a283ac3b7795e8b56d1d280be8fe16ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a283ac3b7795e8b56d1d280be8fe16ffb">&#9670;&nbsp;</a></span>REG_PWM_CCNT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094234U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00257">257</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a7f05970ca555b4875c2bc213cc2b5e65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f05970ca555b4875c2bc213cc2b5e65">&#9670;&nbsp;</a></span>REG_PWM_CCNT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094254U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00265">265</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa5aca346e704ef25a251f5dc775b7fc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5aca346e704ef25a251f5dc775b7fc7">&#9670;&nbsp;</a></span>REG_PWM_CCNT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094274U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00273">273</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a8c32042cdaa7c8ef8dac2ab922c0fbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c32042cdaa7c8ef8dac2ab922c0fbf6">&#9670;&nbsp;</a></span>REG_PWM_CCNT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094294U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00281">281</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a47fe6406de874a2edf24f716ce7ffca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47fe6406de874a2edf24f716ce7ffca8">&#9670;&nbsp;</a></span>REG_PWM_CCNT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942B4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00289">289</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a93cfaf2af2315bf2f2a4cab0c1b55cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93cfaf2af2315bf2f2a4cab0c1b55cd8">&#9670;&nbsp;</a></span>REG_PWM_CCNT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942D4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00297">297</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a3d746d45ecd02b8654bc3be98f1c520e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d746d45ecd02b8654bc3be98f1c520e">&#9670;&nbsp;</a></span>REG_PWM_CCNT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CCNT7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400942F4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Counter Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00305">305</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aef3f5dda35dcfc437e250680fbfa5991"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef3f5dda35dcfc437e250680fbfa5991">&#9670;&nbsp;</a></span>REG_PWM_CDTY0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094204U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00245">245</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a29325b797c9f6efa7d8d991a536e60f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29325b797c9f6efa7d8d991a536e60f6">&#9670;&nbsp;</a></span>REG_PWM_CDTY1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094224U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00253">253</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="afb2e8483d8431d091f02435ba1baab40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2e8483d8431d091f02435ba1baab40">&#9670;&nbsp;</a></span>REG_PWM_CDTY2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094244U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00261">261</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a08e319f831c5096eea585e9bc099764d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08e319f831c5096eea585e9bc099764d">&#9670;&nbsp;</a></span>REG_PWM_CDTY3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094264U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00269">269</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a11c9d7cc8b45cbae395ee3ca9e2fa07b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11c9d7cc8b45cbae395ee3ca9e2fa07b">&#9670;&nbsp;</a></span>REG_PWM_CDTY4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094284U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00277">277</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a21f37d9164fc356fcbb56dba088f6714"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21f37d9164fc356fcbb56dba088f6714">&#9670;&nbsp;</a></span>REG_PWM_CDTY5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00285">285</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a15ca0fa1996495c853ddc055d21b61e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15ca0fa1996495c853ddc055d21b61e4">&#9670;&nbsp;</a></span>REG_PWM_CDTY6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942C4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00293">293</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a3ca9c41f7e033aac1472ef427e23e3b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ca9c41f7e033aac1472ef427e23e3b3">&#9670;&nbsp;</a></span>REG_PWM_CDTY7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTY7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00301">301</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae83afd0b16878159cbb0bc1edf949f6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83afd0b16878159cbb0bc1edf949f6f">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094208U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00246">246</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af1f0cc160e6652c5565ed1c0cf32a099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1f0cc160e6652c5565ed1c0cf32a099">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094228U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00254">254</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a98dc5ca97d96db675e4fd79f6e885bfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98dc5ca97d96db675e4fd79f6e885bfc">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094248U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00262">262</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac651578e267b0ee73b38ead403738de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac651578e267b0ee73b38ead403738de3">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094268U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00270">270</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ad5f04d18a785379580e00b937fb4c262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5f04d18a785379580e00b937fb4c262">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094288U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00278">278</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af16d736fc81357a28022c6b14e17d1a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af16d736fc81357a28022c6b14e17d1a5">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00286">286</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a0e3fbe3adbea11dc8c1c1d47666be79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e3fbe3adbea11dc8c1c1d47666be79e">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942C8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00294">294</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae289f22c1057daa6db230841e90257a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae289f22c1057daa6db230841e90257a3">&#9670;&nbsp;</a></span>REG_PWM_CDTYUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CDTYUPD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Duty Cycle Update Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00302">302</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a6dbcff23eb95f5df5ca4641bde34d115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dbcff23eb95f5df5ca4641bde34d115">&#9670;&nbsp;</a></span>REG_PWM_CLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CLK&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Clock Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00174">174</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a61207ee2e829a16eb9b70bd12fdba612"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61207ee2e829a16eb9b70bd12fdba612">&#9670;&nbsp;</a></span>REG_PWM_CMPM0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094138U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00214">214</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a24c0fa5409234bd152c55f6b2b23d44d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24c0fa5409234bd152c55f6b2b23d44d">&#9670;&nbsp;</a></span>REG_PWM_CMPM1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094148U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 1 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00218">218</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af0c7a673b1d3f2908ae7ea86338a7f1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0c7a673b1d3f2908ae7ea86338a7f1d">&#9670;&nbsp;</a></span>REG_PWM_CMPM2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094158U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 2 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00222">222</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a901fb7082c33420aefee52c1373720c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a901fb7082c33420aefee52c1373720c7">&#9670;&nbsp;</a></span>REG_PWM_CMPM3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094168U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 3 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00226">226</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa2c7e881b77289c6a0de57a56b2fefe3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2c7e881b77289c6a0de57a56b2fefe3">&#9670;&nbsp;</a></span>REG_PWM_CMPM4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094178U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 4 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00230">230</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a39a31c2cdc67ff6e89055231b0d335ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39a31c2cdc67ff6e89055231b0d335ab">&#9670;&nbsp;</a></span>REG_PWM_CMPM5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094188U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 5 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00234">234</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="abd282203b9de6324c7edb6bbd485d993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd282203b9de6324c7edb6bbd485d993">&#9670;&nbsp;</a></span>REG_PWM_CMPM6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094198U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 6 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00238">238</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="abf376846655a248e472bdc1daf19c139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf376846655a248e472bdc1daf19c139">&#9670;&nbsp;</a></span>REG_PWM_CMPM7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPM7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400941A8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 7 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00242">242</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ad373edd0a9cd001124c8bff7434ff220"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad373edd0a9cd001124c8bff7434ff220">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009413CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 0 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00215">215</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a95d9c5bd41d701bafe9dfb07ea424827"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95d9c5bd41d701bafe9dfb07ea424827">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009414CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 1 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00219">219</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af7d53bdca23dfbe371fef0c149a52820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7d53bdca23dfbe371fef0c149a52820">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009415CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 2 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00223">223</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a75dc11d4dd72920338abd93f3ef8b79e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75dc11d4dd72920338abd93f3ef8b79e">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009416CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 3 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00227">227</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a6152c816331a5dd76d51824f3e5b89db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6152c816331a5dd76d51824f3e5b89db">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009417CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 4 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00231">231</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aaa76d62469f71afc9323c8cc58e3c142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa76d62469f71afc9323c8cc58e3c142">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009418CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 5 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00235">235</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="add86ed39785886bf71b3c1138fdd9fdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add86ed39785886bf71b3c1138fdd9fdb">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009419CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 6 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00239">239</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5e3f1dfc3135f8cc4287126a45c4a8cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e3f1dfc3135f8cc4287126a45c4a8cc">&#9670;&nbsp;</a></span>REG_PWM_CMPMUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPMUPD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400941ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 7 Mode Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00243">243</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a04e926fda7e500c4b0da7c8ba6ca1377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e926fda7e500c4b0da7c8ba6ca1377">&#9670;&nbsp;</a></span>REG_PWM_CMPV0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094130U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 0 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00212">212</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af5ef35f1dda1a7bbc0e8c1946b3e79b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ef35f1dda1a7bbc0e8c1946b3e79b7">&#9670;&nbsp;</a></span>REG_PWM_CMPV1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094140U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 1 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00216">216</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac0ea75f278c326c33811c15083a22e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0ea75f278c326c33811c15083a22e39">&#9670;&nbsp;</a></span>REG_PWM_CMPV2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094150U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 2 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00220">220</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a835d911d9d314a0b181e5ab19724fc42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a835d911d9d314a0b181e5ab19724fc42">&#9670;&nbsp;</a></span>REG_PWM_CMPV3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094160U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 3 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00224">224</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a3030f166b978b0dc2c3d0fc86e66ee49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3030f166b978b0dc2c3d0fc86e66ee49">&#9670;&nbsp;</a></span>REG_PWM_CMPV4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094170U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 4 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00228">228</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="acd3ac3a05d2b807cc87af0b45e26cbfc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3ac3a05d2b807cc87af0b45e26cbfc">&#9670;&nbsp;</a></span>REG_PWM_CMPV5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094180U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 5 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00232">232</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a330e8b25ffe23538d819450d6dcc37e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a330e8b25ffe23538d819450d6dcc37e9">&#9670;&nbsp;</a></span>REG_PWM_CMPV6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094190U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 6 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00236">236</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5bbd248cf10353ec3e32ff60a960b9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bbd248cf10353ec3e32ff60a960b9c4">&#9670;&nbsp;</a></span>REG_PWM_CMPV7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPV7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400941A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 7 Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00240">240</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae87f5db20682613d866fffb1928e62d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae87f5db20682613d866fffb1928e62d5">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094134U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 0 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00213">213</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae0f2d8c754c2f504cb17bc499a0450da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0f2d8c754c2f504cb17bc499a0450da">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094144U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 1 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00217">217</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a307666da17427b82d11153d462f96e8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a307666da17427b82d11153d462f96e8b">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094154U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 2 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00221">221</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a9fb8a06fc93a3994df60f63aa841712c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fb8a06fc93a3994df60f63aa841712c">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094164U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 3 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00225">225</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af6c6154c7d24a2cdc16909e4209fa11f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6c6154c7d24a2cdc16909e4209fa11f">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094174U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 4 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00229">229</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae5c27db1fcd28504deed183f515deff4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5c27db1fcd28504deed183f515deff4">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094184U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 5 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00233">233</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a25abdffafd3280b3d93729c0be38be38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25abdffafd3280b3d93729c0be38be38">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094194U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 6 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00237">237</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a3d10aac361cd9d68fa8102010dccb2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d10aac361cd9d68fa8102010dccb2f3">&#9670;&nbsp;</a></span>REG_PWM_CMPVUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMPVUPD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400941A4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Comparison 7 Value Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00241">241</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a7aaa552c64a470947c22322a1597fc34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aaa552c64a470947c22322a1597fc34">&#9670;&nbsp;</a></span>REG_PWM_CMR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094200U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00244">244</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5a631749a0ab2532f2994a07d792455c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a631749a0ab2532f2994a07d792455c">&#9670;&nbsp;</a></span>REG_PWM_CMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094220U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00252">252</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a6c4b25de7f588597245bf3f3288da2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c4b25de7f588597245bf3f3288da2f9">&#9670;&nbsp;</a></span>REG_PWM_CMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094240U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00260">260</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a80b2c7fa544ce41a4725922908f52226"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80b2c7fa544ce41a4725922908f52226">&#9670;&nbsp;</a></span>REG_PWM_CMR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094260U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00268">268</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a4faf79dfe6c6f59b61116f3f101d3278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4faf79dfe6c6f59b61116f3f101d3278">&#9670;&nbsp;</a></span>REG_PWM_CMR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094280U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00276">276</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a16818ddcc5dd4c16494ca3d41af21ddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16818ddcc5dd4c16494ca3d41af21ddd">&#9670;&nbsp;</a></span>REG_PWM_CMR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942A0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00284">284</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aee5df9047e1603f64a7fdf79e59d6f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee5df9047e1603f64a7fdf79e59d6f88">&#9670;&nbsp;</a></span>REG_PWM_CMR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942C0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00292">292</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aebec197f67d1ce86d04e6e0a45254e06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebec197f67d1ce86d04e6e0a45254e06">&#9670;&nbsp;</a></span>REG_PWM_CMR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CMR7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942E0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Mode Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00300">300</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ad214b38dd1be3d1540b71bf61b5e5ecd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad214b38dd1be3d1540b71bf61b5e5ecd">&#9670;&nbsp;</a></span>REG_PWM_CPRD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009420CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00247">247</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a71e4cf068ba0800bf7698d298c145690"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71e4cf068ba0800bf7698d298c145690">&#9670;&nbsp;</a></span>REG_PWM_CPRD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009422CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00255">255</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a6012eed5d06bbfc77b469fa8b18f944a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6012eed5d06bbfc77b469fa8b18f944a">&#9670;&nbsp;</a></span>REG_PWM_CPRD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009424CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00263">263</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a8305b3987b3b505f1ea590490e30c92d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8305b3987b3b505f1ea590490e30c92d">&#9670;&nbsp;</a></span>REG_PWM_CPRD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009426CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00271">271</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aadb5f20228b0c50f640e4bbe30ba3735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadb5f20228b0c50f640e4bbe30ba3735">&#9670;&nbsp;</a></span>REG_PWM_CPRD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009428CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00279">279</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ad230704b334514f91493cb011d5ace79"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad230704b334514f91493cb011d5ace79">&#9670;&nbsp;</a></span>REG_PWM_CPRD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942ACU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00287">287</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae18d2284e5e78f68f5172030b1d17df6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae18d2284e5e78f68f5172030b1d17df6">&#9670;&nbsp;</a></span>REG_PWM_CPRD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942CCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00295">295</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="acd61f1d9872e214b11e3081227db5889"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd61f1d9872e214b11e3081227db5889">&#9670;&nbsp;</a></span>REG_PWM_CPRD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942ECU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00303">303</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="abc513976b4b167c94ca6e0c6b44f13bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc513976b4b167c94ca6e0c6b44f13bf">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094210U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00248">248</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a062a3c923010c2fbbfb3bd59ccc1d912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a062a3c923010c2fbbfb3bd59ccc1d912">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094230U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00256">256</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a2a8a96eb0327c889b25094d22c573b5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a8a96eb0327c889b25094d22c573b5f">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094250U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00264">264</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a197c279e620ec8af8e7138e82681ac07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197c279e620ec8af8e7138e82681ac07">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094270U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00272">272</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aeef7ee78eb533cbac62577d4e052d628"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeef7ee78eb533cbac62577d4e052d628">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094290U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00280">280</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5b8e64c5f0c879ded7dcd27627f495c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b8e64c5f0c879ded7dcd27627f495c2">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00288">288</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ae3a6ec20d406420cc8af940fec5a5c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a6ec20d406420cc8af940fec5a5c32">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942D0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00296">296</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a8cb7891f6576717a820762d86567b293"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8cb7891f6576717a820762d86567b293">&#9670;&nbsp;</a></span>REG_PWM_CPRDUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_CPRDUPD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942F0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Period Update Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00304">304</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5356507920b8aea9acffe1fdd3af29fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5356507920b8aea9acffe1fdd3af29fd">&#9670;&nbsp;</a></span>REG_PWM_DIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DIS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Disable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00176">176</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a251537f6dc7d8a5462ca6ce2cf098c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a251537f6dc7d8a5462ca6ce2cf098c84">&#9670;&nbsp;</a></span>REG_PWM_DT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094218U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00250">250</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a124cd52d93b88f10980d27d61ab4ec5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a124cd52d93b88f10980d27d61ab4ec5e">&#9670;&nbsp;</a></span>REG_PWM_DT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094238U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00258">258</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a398165ef2fed57dbc426526fd9d376e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a398165ef2fed57dbc426526fd9d376e0">&#9670;&nbsp;</a></span>REG_PWM_DT2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094258U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00266">266</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a716538f835e515be21a41ac2511a23c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a716538f835e515be21a41ac2511a23c8">&#9670;&nbsp;</a></span>REG_PWM_DT3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094278U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00274">274</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a95e573ba72f8b920e2a8edff37d23b81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e573ba72f8b920e2a8edff37d23b81">&#9670;&nbsp;</a></span>REG_PWM_DT4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094298U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00282">282</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa41d1cfb71a9b288c66e7f16fc97e8f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa41d1cfb71a9b288c66e7f16fc97e8f3">&#9670;&nbsp;</a></span>REG_PWM_DT5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942B8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00290">290</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a8d97b699d17a4ba85c043649c47b7ec7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d97b699d17a4ba85c043649c47b7ec7">&#9670;&nbsp;</a></span>REG_PWM_DT6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942D8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00298">298</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a2b8c1c93ce028a9455c75653a3bd87cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b8c1c93ce028a9455c75653a3bd87cf">&#9670;&nbsp;</a></span>REG_PWM_DT7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DT7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400942F8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00306">306</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a7a845df0a995831d9a04b34fa8953585"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a845df0a995831d9a04b34fa8953585">&#9670;&nbsp;</a></span>REG_PWM_DTUPD0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD0&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009421CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 0) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00251">251</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a6b00d533c30bd2244686d92285a03471"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b00d533c30bd2244686d92285a03471">&#9670;&nbsp;</a></span>REG_PWM_DTUPD1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009423CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 1) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00259">259</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac85491d7c1cd485b43ab33f23e4ad8ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac85491d7c1cd485b43ab33f23e4ad8ed">&#9670;&nbsp;</a></span>REG_PWM_DTUPD2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009425CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 2) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00267">267</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aca1b5f3e7d7f6af8eb161017590aa6c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca1b5f3e7d7f6af8eb161017590aa6c7">&#9670;&nbsp;</a></span>REG_PWM_DTUPD3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD3&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009427CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 3) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00275">275</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac04d5595af952583a03d2a0c63b13b71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac04d5595af952583a03d2a0c63b13b71">&#9670;&nbsp;</a></span>REG_PWM_DTUPD4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD4&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009429CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 4) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00283">283</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="afe656eaba1423c84944205a7c8ada269"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe656eaba1423c84944205a7c8ada269">&#9670;&nbsp;</a></span>REG_PWM_DTUPD5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD5&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942BCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 5) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00291">291</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a72a778052c0c8a6605c337234b3b8de0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72a778052c0c8a6605c337234b3b8de0">&#9670;&nbsp;</a></span>REG_PWM_DTUPD6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD6&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942DCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 6) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00299">299</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a761c33864f0166d3b56fd35db4fed579"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a761c33864f0166d3b56fd35db4fed579">&#9670;&nbsp;</a></span>REG_PWM_DTUPD7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_DTUPD7&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400942FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Channel Dead Time Update Register (ch_num = 7) </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00307">307</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="af02925b62722aef09f5e42c32fa22ed8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af02925b62722aef09f5e42c32fa22ed8">&#9670;&nbsp;</a></span>REG_PWM_ELMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_ELMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009407CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Event Line 0 Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00202">202</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a489e33fea31d81ddeb9c85e3e689889b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a489e33fea31d81ddeb9c85e3e689889b">&#9670;&nbsp;</a></span>REG_PWM_ENA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_ENA&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Enable Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00175">175</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa08d3605927a7f8bfdc6e3c982742538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa08d3605927a7f8bfdc6e3c982742538">&#9670;&nbsp;</a></span>REG_PWM_FCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094064U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00198">198</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aef6260ce3b8af77c3bcbc4a009f4eed0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef6260ce3b8af77c3bcbc4a009f4eed0">&#9670;&nbsp;</a></span>REG_PWM_FMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009405CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00196">196</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a93df3ffa30a0f26fc3e16d8c691998f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93df3ffa30a0f26fc3e16d8c691998f6">&#9670;&nbsp;</a></span>REG_PWM_FPE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FPE1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009406CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Protection Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00200">200</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a04c8b1f93f1c94a78c7dfd5071ee510c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04c8b1f93f1c94a78c7dfd5071ee510c">&#9670;&nbsp;</a></span>REG_PWM_FPE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FPE2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094070U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Protection Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00201">201</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa00e5b68c942fec4003b92120d42e1a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa00e5b68c942fec4003b92120d42e1a4">&#9670;&nbsp;</a></span>REG_PWM_FPV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FPV&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094068U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Protection Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00199">199</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aabebd03ca53cc74597e4ad24c2d8e2f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabebd03ca53cc74597e4ad24c2d8e2f3">&#9670;&nbsp;</a></span>REG_PWM_FSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_FSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094060U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Fault Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00197">197</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac024052664f8fd9d24a4661dc8787922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac024052664f8fd9d24a4661dc8787922">&#9670;&nbsp;</a></span>REG_PWM_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IDR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Disable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00179">179</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac166e43cdab5e7e4e81c9e1b5524b577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac166e43cdab5e7e4e81c9e1b5524b577">&#9670;&nbsp;</a></span>REG_PWM_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IDR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094038U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Disable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00187">187</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ac82fd4e966f0329ad64bf44141f19736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac82fd4e966f0329ad64bf44141f19736">&#9670;&nbsp;</a></span>REG_PWM_IER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IER1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Enable Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00178">178</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="acd3060864af3597f534b0ea43bd25423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd3060864af3597f534b0ea43bd25423">&#9670;&nbsp;</a></span>REG_PWM_IER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IER2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094034U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Enable Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00186">186</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="adfa3a8358097949d6becef5f527f8ea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfa3a8358097949d6becef5f527f8ea0">&#9670;&nbsp;</a></span>REG_PWM_IMR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IMR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Mask Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00180">180</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a2a6f1633494e37d6f0fe0b991d61a308"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a6f1633494e37d6f0fe0b991d61a308">&#9670;&nbsp;</a></span>REG_PWM_IMR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_IMR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009403CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Mask Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00188">188</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aeb8331de628e866414de191eb8718d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb8331de628e866414de191eb8718d9a">&#9670;&nbsp;</a></span>REG_PWM_ISR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_ISR1&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009401CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Status Register 1 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00181">181</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5ffa27d517d7c479064c1735809384a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ffa27d517d7c479064c1735809384a6">&#9670;&nbsp;</a></span>REG_PWM_ISR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_ISR2&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094040U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Interrupt Status Register 2 </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00189">189</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a4919491678fded0776798cf6646b5a87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4919491678fded0776798cf6646b5a87">&#9670;&nbsp;</a></span>REG_PWM_OOV</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OOV&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094044U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Override Value Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00190">190</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a00a2b93fd31129f1df8b5d334de53ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00a2b93fd31129f1df8b5d334de53ad2">&#9670;&nbsp;</a></span>REG_PWM_OS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094048U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Selection Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00191">191</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a9b1fbb3e602585e08c598e72bc1b1e1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b1fbb3e602585e08c598e72bc1b1e1b">&#9670;&nbsp;</a></span>REG_PWM_OSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OSC&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094050U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Selection Clear Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00193">193</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a09c3d30ba424510b0478faea18646e6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09c3d30ba424510b0478faea18646e6f">&#9670;&nbsp;</a></span>REG_PWM_OSCUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OSCUPD&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094058U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Selection Clear Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00195">195</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f6ea09d8cfd5ae1f88b3d6b5a2cddc9">&#9670;&nbsp;</a></span>REG_PWM_OSS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OSS&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x4009404CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Selection Set Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00192">192</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="afae81f9e20e8f680e44c376c778c7ea1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afae81f9e20e8f680e44c376c778c7ea1">&#9670;&nbsp;</a></span>REG_PWM_OSSUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_OSSUPD&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094054U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Output Selection Set Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00194">194</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a2791c10bfb545edb29a524e45dd7bad4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2791c10bfb545edb29a524e45dd7bad4">&#9670;&nbsp;</a></span>REG_PWM_PTCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_PTCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094120U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transfer Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00210">210</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a147c69c08a63b13a4740813b8d004e81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147c69c08a63b13a4740813b8d004e81">&#9670;&nbsp;</a></span>REG_PWM_PTSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_PTSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x40094124U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transfer Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00211">211</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a7aff0c2f8ca62fed210a5dbc58310cf8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aff0c2f8ca62fed210a5dbc58310cf8">&#9670;&nbsp;</a></span>REG_PWM_SCM</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SCM&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094020U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Sync Channels Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00182">182</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a9079d3d27c53d2dabea963742ab28100"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9079d3d27c53d2dabea963742ab28100">&#9670;&nbsp;</a></span>REG_PWM_SCUC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SCUC&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094028U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Sync Channels Update Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00183">183</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5f353472a4e648dfdb3981590280a4ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f353472a4e648dfdb3981590280a4ba">&#9670;&nbsp;</a></span>REG_PWM_SCUP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SCUP&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009402CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Sync Channels Update Period Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00184">184</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a5d63c311f15d2ec7455b3ee52c8c6570"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d63c311f15d2ec7455b3ee52c8c6570">&#9670;&nbsp;</a></span>REG_PWM_SCUPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SCUPUPD&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x40094030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Sync Channels Update Period Update Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00185">185</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a469fbdf1b9aadb901f4f3d18b952cc96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a469fbdf1b9aadb901f4f3d18b952cc96">&#9670;&nbsp;</a></span>REG_PWM_SMMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SMMR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x400940B0U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Stepper Motor Mode Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00203">203</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a96509d1b92209a9fcbce185dc0000b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96509d1b92209a9fcbce185dc0000b1a">&#9670;&nbsp;</a></span>REG_PWM_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_SR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x4009400CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00177">177</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="abe16230c4c2645e8d501aebd300e8f28"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe16230c4c2645e8d501aebd300e8f28">&#9670;&nbsp;</a></span>REG_PWM_TCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_TCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009410CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transmit Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00207">207</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="aa7693351a3086af5b255e9272fe4b7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7693351a3086af5b255e9272fe4b7de">&#9670;&nbsp;</a></span>REG_PWM_TNCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_TNCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x4009411CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transmit Next Counter Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00209">209</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a326927cbad10e70acc04225485aabbfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326927cbad10e70acc04225485aabbfe">&#9670;&nbsp;</a></span>REG_PWM_TNPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_TNPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094118U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transmit Next Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00208">208</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a824c439221e5e3ca6e4d88a2ac1f278b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a824c439221e5e3ca6e4d88a2ac1f278b">&#9670;&nbsp;</a></span>REG_PWM_TPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_TPR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>*)0x40094108U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) Transmit Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00206">206</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="ad5457871b2daab275009b2e8936d919a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5457871b2daab275009b2e8936d919a">&#9670;&nbsp;</a></span>REG_PWM_WPCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_WPCR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>*)0x400940E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Write Protect Control Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00204">204</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
<a id="a858a684b91b610463b7b7c2f0df3ada3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a858a684b91b610463b7b7c2f0df3ada3">&#9670;&nbsp;</a></span>REG_PWM_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_PWM_WPSR&#160;&#160;&#160;(*(<a class="el" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>*)0x400940E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(PWM) PWM Write Protect Status Register </p>

<p class="definition">Definition at line <a class="el" href="instance__pwm_8h_source.html#l00205">205</a> of file <a class="el" href="instance__pwm_8h_source.html">instance_pwm.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:28 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
