arch	circuit	vpr_revision	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	routed_wirelength	max_odin_mem	max_abc_mem	max_vpr_mem	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	error	
k6_frac_N10_frac_chain_mem32K_40nm.xml	ch_intrinsics.v	f614074-dirty	success	50	3.93307	24.8478	7.91003	13.6988	2.4095	4299	-1	-1	-1	765	895	413	36	99	130	1	0	valgrind --leak-check=full --errors-for-leak-kinds=none --error-exitcode=1 /home/wujin5/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml ch_intrinsics --blif_file ch_intrinsics.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --cluster_seed_type blend --routing_failure_predictor safe --seed 1 --nodisp	
k6_frac_N10_frac_chain_mem32K_40nm.xml	stereovision3.v	f614074-dirty	success	34	2.70805	5.03055	2.68712	7.05796	0.96066	868	-1	-1	-1	337	345	126	13	11	30	0	0	valgrind --leak-check=full --errors-for-leak-kinds=none --error-exitcode=1 /home/wujin5/vtr-verilog-to-routing/vtr_flow/../vpr/vpr k6_frac_N10_frac_chain_mem32K_40nm.xml stereovision3 --blif_file stereovision3.pre-vpr.blif --timing_analysis on --timing_driven_clustering on --cluster_seed_type blend --routing_failure_predictor safe --seed 1 --nodisp	
