# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../thermostat.srcs/sources_1/new/slow_clock_20s.vhd" \
"../../../../thermostat.srcs/sim_1/imports/new/slow_clocks_tb.vhd" \

# Do not sort compile order
nosort
