# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../ExampleSubmission/AddressRegisterFile.v" \
"../../../../../ExampleSubmission/ArithmeticLogicUnit.v" \
"../../../../../ExampleSubmission/ArithmeticLogicUnitSystem.v" \
"../../../../../ExampleSubmission/Helper.v" \
"../../../../../ExampleSubmission/InstructionRegister.v" \
"../../../../../ExampleSubmission/Memory.v" \
"../../../../../ExampleSubmission/Register.v" \
"../../../../../ExampleSubmission/RegisterFile.v" \
"../../../../../ExampleSubmission/ArithmeticLogicUnitSystemSimulation.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
