-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.1
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Sobel_upstrm2downstrm_array_of_pixel_3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    src_V_pixel_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_0_empty_n : IN STD_LOGIC;
    src_V_pixel_0_read : OUT STD_LOGIC;
    src_V_pixel_1_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_1_empty_n : IN STD_LOGIC;
    src_V_pixel_1_read : OUT STD_LOGIC;
    src_V_pixel_2_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_2_empty_n : IN STD_LOGIC;
    src_V_pixel_2_read : OUT STD_LOGIC;
    src_V_pixel_3_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_3_empty_n : IN STD_LOGIC;
    src_V_pixel_3_read : OUT STD_LOGIC;
    src_V_pixel_4_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_4_empty_n : IN STD_LOGIC;
    src_V_pixel_4_read : OUT STD_LOGIC;
    src_V_pixel_5_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_5_empty_n : IN STD_LOGIC;
    src_V_pixel_5_read : OUT STD_LOGIC;
    src_V_pixel_6_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_6_empty_n : IN STD_LOGIC;
    src_V_pixel_6_read : OUT STD_LOGIC;
    src_V_pixel_7_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_7_empty_n : IN STD_LOGIC;
    src_V_pixel_7_read : OUT STD_LOGIC;
    src_V_pixel_8_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_8_empty_n : IN STD_LOGIC;
    src_V_pixel_8_read : OUT STD_LOGIC;
    src_V_pixel_9_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_9_empty_n : IN STD_LOGIC;
    src_V_pixel_9_read : OUT STD_LOGIC;
    src_V_pixel_10_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_10_empty_n : IN STD_LOGIC;
    src_V_pixel_10_read : OUT STD_LOGIC;
    src_V_pixel_11_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_11_empty_n : IN STD_LOGIC;
    src_V_pixel_11_read : OUT STD_LOGIC;
    src_V_pixel_12_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_12_empty_n : IN STD_LOGIC;
    src_V_pixel_12_read : OUT STD_LOGIC;
    src_V_pixel_13_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_13_empty_n : IN STD_LOGIC;
    src_V_pixel_13_read : OUT STD_LOGIC;
    src_V_pixel_14_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_14_empty_n : IN STD_LOGIC;
    src_V_pixel_14_read : OUT STD_LOGIC;
    src_V_pixel_15_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_15_empty_n : IN STD_LOGIC;
    src_V_pixel_15_read : OUT STD_LOGIC;
    src_V_pixel_16_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_16_empty_n : IN STD_LOGIC;
    src_V_pixel_16_read : OUT STD_LOGIC;
    src_V_pixel_17_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_17_empty_n : IN STD_LOGIC;
    src_V_pixel_17_read : OUT STD_LOGIC;
    src_V_pixel_18_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_18_empty_n : IN STD_LOGIC;
    src_V_pixel_18_read : OUT STD_LOGIC;
    src_V_pixel_19_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_19_empty_n : IN STD_LOGIC;
    src_V_pixel_19_read : OUT STD_LOGIC;
    src_V_pixel_20_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_20_empty_n : IN STD_LOGIC;
    src_V_pixel_20_read : OUT STD_LOGIC;
    src_V_pixel_21_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_21_empty_n : IN STD_LOGIC;
    src_V_pixel_21_read : OUT STD_LOGIC;
    src_V_pixel_22_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_22_empty_n : IN STD_LOGIC;
    src_V_pixel_22_read : OUT STD_LOGIC;
    src_V_pixel_23_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_23_empty_n : IN STD_LOGIC;
    src_V_pixel_23_read : OUT STD_LOGIC;
    src_V_pixel_24_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_24_empty_n : IN STD_LOGIC;
    src_V_pixel_24_read : OUT STD_LOGIC;
    src_V_pixel_25_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_25_empty_n : IN STD_LOGIC;
    src_V_pixel_25_read : OUT STD_LOGIC;
    src_V_pixel_26_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_26_empty_n : IN STD_LOGIC;
    src_V_pixel_26_read : OUT STD_LOGIC;
    src_V_pixel_27_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_27_empty_n : IN STD_LOGIC;
    src_V_pixel_27_read : OUT STD_LOGIC;
    src_V_pixel_28_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_28_empty_n : IN STD_LOGIC;
    src_V_pixel_28_read : OUT STD_LOGIC;
    src_V_pixel_29_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_29_empty_n : IN STD_LOGIC;
    src_V_pixel_29_read : OUT STD_LOGIC;
    src_V_pixel_30_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_30_empty_n : IN STD_LOGIC;
    src_V_pixel_30_read : OUT STD_LOGIC;
    src_V_pixel_31_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_31_empty_n : IN STD_LOGIC;
    src_V_pixel_31_read : OUT STD_LOGIC;
    src_V_pixel_32_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_32_empty_n : IN STD_LOGIC;
    src_V_pixel_32_read : OUT STD_LOGIC;
    src_V_pixel_33_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_33_empty_n : IN STD_LOGIC;
    src_V_pixel_33_read : OUT STD_LOGIC;
    src_V_pixel_34_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_34_empty_n : IN STD_LOGIC;
    src_V_pixel_34_read : OUT STD_LOGIC;
    src_V_pixel_35_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_35_empty_n : IN STD_LOGIC;
    src_V_pixel_35_read : OUT STD_LOGIC;
    src_V_pixel_36_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_36_empty_n : IN STD_LOGIC;
    src_V_pixel_36_read : OUT STD_LOGIC;
    src_V_pixel_37_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_37_empty_n : IN STD_LOGIC;
    src_V_pixel_37_read : OUT STD_LOGIC;
    src_V_pixel_38_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_38_empty_n : IN STD_LOGIC;
    src_V_pixel_38_read : OUT STD_LOGIC;
    src_V_pixel_39_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_39_empty_n : IN STD_LOGIC;
    src_V_pixel_39_read : OUT STD_LOGIC;
    src_V_pixel_40_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_40_empty_n : IN STD_LOGIC;
    src_V_pixel_40_read : OUT STD_LOGIC;
    src_V_pixel_41_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_41_empty_n : IN STD_LOGIC;
    src_V_pixel_41_read : OUT STD_LOGIC;
    src_V_pixel_42_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_42_empty_n : IN STD_LOGIC;
    src_V_pixel_42_read : OUT STD_LOGIC;
    src_V_pixel_43_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_43_empty_n : IN STD_LOGIC;
    src_V_pixel_43_read : OUT STD_LOGIC;
    src_V_pixel_44_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_44_empty_n : IN STD_LOGIC;
    src_V_pixel_44_read : OUT STD_LOGIC;
    src_V_pixel_45_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_45_empty_n : IN STD_LOGIC;
    src_V_pixel_45_read : OUT STD_LOGIC;
    src_V_pixel_46_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_46_empty_n : IN STD_LOGIC;
    src_V_pixel_46_read : OUT STD_LOGIC;
    src_V_pixel_47_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_47_empty_n : IN STD_LOGIC;
    src_V_pixel_47_read : OUT STD_LOGIC;
    src_V_pixel_48_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_48_empty_n : IN STD_LOGIC;
    src_V_pixel_48_read : OUT STD_LOGIC;
    src_V_pixel_49_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_49_empty_n : IN STD_LOGIC;
    src_V_pixel_49_read : OUT STD_LOGIC;
    src_V_pixel_50_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_50_empty_n : IN STD_LOGIC;
    src_V_pixel_50_read : OUT STD_LOGIC;
    src_V_pixel_51_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_51_empty_n : IN STD_LOGIC;
    src_V_pixel_51_read : OUT STD_LOGIC;
    src_V_pixel_52_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_52_empty_n : IN STD_LOGIC;
    src_V_pixel_52_read : OUT STD_LOGIC;
    src_V_pixel_53_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_53_empty_n : IN STD_LOGIC;
    src_V_pixel_53_read : OUT STD_LOGIC;
    src_V_pixel_54_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_54_empty_n : IN STD_LOGIC;
    src_V_pixel_54_read : OUT STD_LOGIC;
    src_V_pixel_55_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_55_empty_n : IN STD_LOGIC;
    src_V_pixel_55_read : OUT STD_LOGIC;
    src_V_pixel_56_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_56_empty_n : IN STD_LOGIC;
    src_V_pixel_56_read : OUT STD_LOGIC;
    src_V_pixel_57_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_57_empty_n : IN STD_LOGIC;
    src_V_pixel_57_read : OUT STD_LOGIC;
    src_V_pixel_58_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_58_empty_n : IN STD_LOGIC;
    src_V_pixel_58_read : OUT STD_LOGIC;
    src_V_pixel_59_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_59_empty_n : IN STD_LOGIC;
    src_V_pixel_59_read : OUT STD_LOGIC;
    src_V_pixel_60_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_60_empty_n : IN STD_LOGIC;
    src_V_pixel_60_read : OUT STD_LOGIC;
    src_V_pixel_61_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_61_empty_n : IN STD_LOGIC;
    src_V_pixel_61_read : OUT STD_LOGIC;
    src_V_pixel_62_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_62_empty_n : IN STD_LOGIC;
    src_V_pixel_62_read : OUT STD_LOGIC;
    src_V_pixel_63_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_63_empty_n : IN STD_LOGIC;
    src_V_pixel_63_read : OUT STD_LOGIC;
    src_V_pixel_64_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_64_empty_n : IN STD_LOGIC;
    src_V_pixel_64_read : OUT STD_LOGIC;
    src_V_pixel_65_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_65_empty_n : IN STD_LOGIC;
    src_V_pixel_65_read : OUT STD_LOGIC;
    src_V_pixel_66_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_66_empty_n : IN STD_LOGIC;
    src_V_pixel_66_read : OUT STD_LOGIC;
    src_V_pixel_67_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_67_empty_n : IN STD_LOGIC;
    src_V_pixel_67_read : OUT STD_LOGIC;
    src_V_pixel_68_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_68_empty_n : IN STD_LOGIC;
    src_V_pixel_68_read : OUT STD_LOGIC;
    src_V_pixel_69_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_69_empty_n : IN STD_LOGIC;
    src_V_pixel_69_read : OUT STD_LOGIC;
    src_V_pixel_70_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    src_V_pixel_70_empty_n : IN STD_LOGIC;
    src_V_pixel_70_read : OUT STD_LOGIC;
    dst_V_pixel_0_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_0_full_n : IN STD_LOGIC;
    dst_V_pixel_0_write : OUT STD_LOGIC;
    dst_V_pixel_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_1_full_n : IN STD_LOGIC;
    dst_V_pixel_1_write : OUT STD_LOGIC;
    dst_V_pixel_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_2_full_n : IN STD_LOGIC;
    dst_V_pixel_2_write : OUT STD_LOGIC;
    dst_V_pixel_3_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_3_full_n : IN STD_LOGIC;
    dst_V_pixel_3_write : OUT STD_LOGIC;
    dst_V_pixel_4_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_4_full_n : IN STD_LOGIC;
    dst_V_pixel_4_write : OUT STD_LOGIC;
    dst_V_pixel_5_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_5_full_n : IN STD_LOGIC;
    dst_V_pixel_5_write : OUT STD_LOGIC;
    dst_V_pixel_6_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_6_full_n : IN STD_LOGIC;
    dst_V_pixel_6_write : OUT STD_LOGIC;
    dst_V_pixel_7_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_7_full_n : IN STD_LOGIC;
    dst_V_pixel_7_write : OUT STD_LOGIC;
    dst_V_pixel_8_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_8_full_n : IN STD_LOGIC;
    dst_V_pixel_8_write : OUT STD_LOGIC;
    dst_V_pixel_9_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_9_full_n : IN STD_LOGIC;
    dst_V_pixel_9_write : OUT STD_LOGIC;
    dst_V_pixel_10_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_10_full_n : IN STD_LOGIC;
    dst_V_pixel_10_write : OUT STD_LOGIC;
    dst_V_pixel_11_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_11_full_n : IN STD_LOGIC;
    dst_V_pixel_11_write : OUT STD_LOGIC;
    dst_V_pixel_12_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_12_full_n : IN STD_LOGIC;
    dst_V_pixel_12_write : OUT STD_LOGIC;
    dst_V_pixel_13_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_13_full_n : IN STD_LOGIC;
    dst_V_pixel_13_write : OUT STD_LOGIC;
    dst_V_pixel_14_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_14_full_n : IN STD_LOGIC;
    dst_V_pixel_14_write : OUT STD_LOGIC;
    dst_V_pixel_15_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_15_full_n : IN STD_LOGIC;
    dst_V_pixel_15_write : OUT STD_LOGIC;
    dst_V_pixel_16_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_16_full_n : IN STD_LOGIC;
    dst_V_pixel_16_write : OUT STD_LOGIC;
    dst_V_pixel_17_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_17_full_n : IN STD_LOGIC;
    dst_V_pixel_17_write : OUT STD_LOGIC;
    dst_V_pixel_18_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_18_full_n : IN STD_LOGIC;
    dst_V_pixel_18_write : OUT STD_LOGIC;
    dst_V_pixel_19_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_19_full_n : IN STD_LOGIC;
    dst_V_pixel_19_write : OUT STD_LOGIC;
    dst_V_pixel_20_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_20_full_n : IN STD_LOGIC;
    dst_V_pixel_20_write : OUT STD_LOGIC;
    dst_V_pixel_21_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_21_full_n : IN STD_LOGIC;
    dst_V_pixel_21_write : OUT STD_LOGIC;
    dst_V_pixel_22_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_22_full_n : IN STD_LOGIC;
    dst_V_pixel_22_write : OUT STD_LOGIC;
    dst_V_pixel_23_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_23_full_n : IN STD_LOGIC;
    dst_V_pixel_23_write : OUT STD_LOGIC;
    dst_V_pixel_24_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_24_full_n : IN STD_LOGIC;
    dst_V_pixel_24_write : OUT STD_LOGIC;
    dst_V_pixel_25_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_25_full_n : IN STD_LOGIC;
    dst_V_pixel_25_write : OUT STD_LOGIC;
    dst_V_pixel_26_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_26_full_n : IN STD_LOGIC;
    dst_V_pixel_26_write : OUT STD_LOGIC;
    dst_V_pixel_27_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_27_full_n : IN STD_LOGIC;
    dst_V_pixel_27_write : OUT STD_LOGIC;
    dst_V_pixel_28_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_28_full_n : IN STD_LOGIC;
    dst_V_pixel_28_write : OUT STD_LOGIC;
    dst_V_pixel_29_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_29_full_n : IN STD_LOGIC;
    dst_V_pixel_29_write : OUT STD_LOGIC;
    dst_V_pixel_30_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_30_full_n : IN STD_LOGIC;
    dst_V_pixel_30_write : OUT STD_LOGIC;
    dst_V_pixel_31_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_31_full_n : IN STD_LOGIC;
    dst_V_pixel_31_write : OUT STD_LOGIC;
    dst_V_pixel_32_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_32_full_n : IN STD_LOGIC;
    dst_V_pixel_32_write : OUT STD_LOGIC;
    dst_V_pixel_33_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_33_full_n : IN STD_LOGIC;
    dst_V_pixel_33_write : OUT STD_LOGIC;
    dst_V_pixel_34_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_34_full_n : IN STD_LOGIC;
    dst_V_pixel_34_write : OUT STD_LOGIC;
    dst_V_pixel_35_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_35_full_n : IN STD_LOGIC;
    dst_V_pixel_35_write : OUT STD_LOGIC;
    dst_V_pixel_36_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_36_full_n : IN STD_LOGIC;
    dst_V_pixel_36_write : OUT STD_LOGIC;
    dst_V_pixel_37_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_37_full_n : IN STD_LOGIC;
    dst_V_pixel_37_write : OUT STD_LOGIC;
    dst_V_pixel_38_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_38_full_n : IN STD_LOGIC;
    dst_V_pixel_38_write : OUT STD_LOGIC;
    dst_V_pixel_39_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_39_full_n : IN STD_LOGIC;
    dst_V_pixel_39_write : OUT STD_LOGIC;
    dst_V_pixel_40_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_40_full_n : IN STD_LOGIC;
    dst_V_pixel_40_write : OUT STD_LOGIC;
    dst_V_pixel_41_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_41_full_n : IN STD_LOGIC;
    dst_V_pixel_41_write : OUT STD_LOGIC;
    dst_V_pixel_42_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_42_full_n : IN STD_LOGIC;
    dst_V_pixel_42_write : OUT STD_LOGIC;
    dst_V_pixel_43_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_43_full_n : IN STD_LOGIC;
    dst_V_pixel_43_write : OUT STD_LOGIC;
    dst_V_pixel_44_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_44_full_n : IN STD_LOGIC;
    dst_V_pixel_44_write : OUT STD_LOGIC;
    dst_V_pixel_45_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_45_full_n : IN STD_LOGIC;
    dst_V_pixel_45_write : OUT STD_LOGIC;
    dst_V_pixel_46_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_46_full_n : IN STD_LOGIC;
    dst_V_pixel_46_write : OUT STD_LOGIC;
    dst_V_pixel_47_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_47_full_n : IN STD_LOGIC;
    dst_V_pixel_47_write : OUT STD_LOGIC;
    dst_V_pixel_48_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_48_full_n : IN STD_LOGIC;
    dst_V_pixel_48_write : OUT STD_LOGIC;
    dst_V_pixel_49_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_49_full_n : IN STD_LOGIC;
    dst_V_pixel_49_write : OUT STD_LOGIC;
    dst_V_pixel_50_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_50_full_n : IN STD_LOGIC;
    dst_V_pixel_50_write : OUT STD_LOGIC;
    dst_V_pixel_51_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_51_full_n : IN STD_LOGIC;
    dst_V_pixel_51_write : OUT STD_LOGIC;
    dst_V_pixel_52_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_52_full_n : IN STD_LOGIC;
    dst_V_pixel_52_write : OUT STD_LOGIC;
    dst_V_pixel_53_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_53_full_n : IN STD_LOGIC;
    dst_V_pixel_53_write : OUT STD_LOGIC;
    dst_V_pixel_54_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_54_full_n : IN STD_LOGIC;
    dst_V_pixel_54_write : OUT STD_LOGIC;
    dst_V_pixel_55_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_55_full_n : IN STD_LOGIC;
    dst_V_pixel_55_write : OUT STD_LOGIC;
    dst_V_pixel_56_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_56_full_n : IN STD_LOGIC;
    dst_V_pixel_56_write : OUT STD_LOGIC;
    dst_V_pixel_57_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_57_full_n : IN STD_LOGIC;
    dst_V_pixel_57_write : OUT STD_LOGIC;
    dst_V_pixel_58_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_58_full_n : IN STD_LOGIC;
    dst_V_pixel_58_write : OUT STD_LOGIC;
    dst_V_pixel_59_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_59_full_n : IN STD_LOGIC;
    dst_V_pixel_59_write : OUT STD_LOGIC;
    dst_V_pixel_60_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_60_full_n : IN STD_LOGIC;
    dst_V_pixel_60_write : OUT STD_LOGIC;
    dst_V_pixel_61_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_61_full_n : IN STD_LOGIC;
    dst_V_pixel_61_write : OUT STD_LOGIC;
    dst_V_pixel_62_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_62_full_n : IN STD_LOGIC;
    dst_V_pixel_62_write : OUT STD_LOGIC;
    dst_V_pixel_63_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_63_full_n : IN STD_LOGIC;
    dst_V_pixel_63_write : OUT STD_LOGIC;
    dst_V_pixel_64_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_64_full_n : IN STD_LOGIC;
    dst_V_pixel_64_write : OUT STD_LOGIC;
    dst_V_pixel_65_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_65_full_n : IN STD_LOGIC;
    dst_V_pixel_65_write : OUT STD_LOGIC;
    dst_V_pixel_66_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_66_full_n : IN STD_LOGIC;
    dst_V_pixel_66_write : OUT STD_LOGIC;
    dst_V_pixel_67_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_67_full_n : IN STD_LOGIC;
    dst_V_pixel_67_write : OUT STD_LOGIC;
    dst_V_pixel_68_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_68_full_n : IN STD_LOGIC;
    dst_V_pixel_68_write : OUT STD_LOGIC;
    dst_V_pixel_69_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_69_full_n : IN STD_LOGIC;
    dst_V_pixel_69_write : OUT STD_LOGIC;
    dst_V_pixel_70_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    dst_V_pixel_70_full_n : IN STD_LOGIC;
    dst_V_pixel_70_write : OUT STD_LOGIC );
end;


architecture behav of Sobel_upstrm2downstrm_array_of_pixel_3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_20 : BOOLEAN;
    signal src_V_pixel_0_blk_n : STD_LOGIC;
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_601 : BOOLEAN;
    signal exitcond4_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal src_V_pixel_1_blk_n : STD_LOGIC;
    signal src_V_pixel_2_blk_n : STD_LOGIC;
    signal src_V_pixel_3_blk_n : STD_LOGIC;
    signal src_V_pixel_4_blk_n : STD_LOGIC;
    signal src_V_pixel_5_blk_n : STD_LOGIC;
    signal src_V_pixel_6_blk_n : STD_LOGIC;
    signal src_V_pixel_7_blk_n : STD_LOGIC;
    signal src_V_pixel_8_blk_n : STD_LOGIC;
    signal src_V_pixel_9_blk_n : STD_LOGIC;
    signal src_V_pixel_10_blk_n : STD_LOGIC;
    signal src_V_pixel_11_blk_n : STD_LOGIC;
    signal src_V_pixel_12_blk_n : STD_LOGIC;
    signal src_V_pixel_13_blk_n : STD_LOGIC;
    signal src_V_pixel_14_blk_n : STD_LOGIC;
    signal src_V_pixel_15_blk_n : STD_LOGIC;
    signal src_V_pixel_16_blk_n : STD_LOGIC;
    signal src_V_pixel_17_blk_n : STD_LOGIC;
    signal src_V_pixel_18_blk_n : STD_LOGIC;
    signal src_V_pixel_19_blk_n : STD_LOGIC;
    signal src_V_pixel_20_blk_n : STD_LOGIC;
    signal src_V_pixel_21_blk_n : STD_LOGIC;
    signal src_V_pixel_22_blk_n : STD_LOGIC;
    signal src_V_pixel_23_blk_n : STD_LOGIC;
    signal src_V_pixel_24_blk_n : STD_LOGIC;
    signal src_V_pixel_25_blk_n : STD_LOGIC;
    signal src_V_pixel_26_blk_n : STD_LOGIC;
    signal src_V_pixel_27_blk_n : STD_LOGIC;
    signal src_V_pixel_28_blk_n : STD_LOGIC;
    signal src_V_pixel_29_blk_n : STD_LOGIC;
    signal src_V_pixel_30_blk_n : STD_LOGIC;
    signal src_V_pixel_31_blk_n : STD_LOGIC;
    signal src_V_pixel_32_blk_n : STD_LOGIC;
    signal src_V_pixel_33_blk_n : STD_LOGIC;
    signal src_V_pixel_34_blk_n : STD_LOGIC;
    signal src_V_pixel_35_blk_n : STD_LOGIC;
    signal src_V_pixel_36_blk_n : STD_LOGIC;
    signal src_V_pixel_37_blk_n : STD_LOGIC;
    signal src_V_pixel_38_blk_n : STD_LOGIC;
    signal src_V_pixel_39_blk_n : STD_LOGIC;
    signal src_V_pixel_40_blk_n : STD_LOGIC;
    signal src_V_pixel_41_blk_n : STD_LOGIC;
    signal src_V_pixel_42_blk_n : STD_LOGIC;
    signal src_V_pixel_43_blk_n : STD_LOGIC;
    signal src_V_pixel_44_blk_n : STD_LOGIC;
    signal src_V_pixel_45_blk_n : STD_LOGIC;
    signal src_V_pixel_46_blk_n : STD_LOGIC;
    signal src_V_pixel_47_blk_n : STD_LOGIC;
    signal src_V_pixel_48_blk_n : STD_LOGIC;
    signal src_V_pixel_49_blk_n : STD_LOGIC;
    signal src_V_pixel_50_blk_n : STD_LOGIC;
    signal src_V_pixel_51_blk_n : STD_LOGIC;
    signal src_V_pixel_52_blk_n : STD_LOGIC;
    signal src_V_pixel_53_blk_n : STD_LOGIC;
    signal src_V_pixel_54_blk_n : STD_LOGIC;
    signal src_V_pixel_55_blk_n : STD_LOGIC;
    signal src_V_pixel_56_blk_n : STD_LOGIC;
    signal src_V_pixel_57_blk_n : STD_LOGIC;
    signal src_V_pixel_58_blk_n : STD_LOGIC;
    signal src_V_pixel_59_blk_n : STD_LOGIC;
    signal src_V_pixel_60_blk_n : STD_LOGIC;
    signal src_V_pixel_61_blk_n : STD_LOGIC;
    signal src_V_pixel_62_blk_n : STD_LOGIC;
    signal src_V_pixel_63_blk_n : STD_LOGIC;
    signal src_V_pixel_64_blk_n : STD_LOGIC;
    signal src_V_pixel_65_blk_n : STD_LOGIC;
    signal src_V_pixel_66_blk_n : STD_LOGIC;
    signal src_V_pixel_67_blk_n : STD_LOGIC;
    signal src_V_pixel_68_blk_n : STD_LOGIC;
    signal src_V_pixel_69_blk_n : STD_LOGIC;
    signal src_V_pixel_70_blk_n : STD_LOGIC;
    signal dst_V_pixel_0_blk_n : STD_LOGIC;
    signal dst_V_pixel_1_blk_n : STD_LOGIC;
    signal dst_V_pixel_2_blk_n : STD_LOGIC;
    signal dst_V_pixel_3_blk_n : STD_LOGIC;
    signal dst_V_pixel_4_blk_n : STD_LOGIC;
    signal dst_V_pixel_5_blk_n : STD_LOGIC;
    signal dst_V_pixel_6_blk_n : STD_LOGIC;
    signal dst_V_pixel_7_blk_n : STD_LOGIC;
    signal dst_V_pixel_8_blk_n : STD_LOGIC;
    signal dst_V_pixel_9_blk_n : STD_LOGIC;
    signal dst_V_pixel_10_blk_n : STD_LOGIC;
    signal dst_V_pixel_11_blk_n : STD_LOGIC;
    signal dst_V_pixel_12_blk_n : STD_LOGIC;
    signal dst_V_pixel_13_blk_n : STD_LOGIC;
    signal dst_V_pixel_14_blk_n : STD_LOGIC;
    signal dst_V_pixel_15_blk_n : STD_LOGIC;
    signal dst_V_pixel_16_blk_n : STD_LOGIC;
    signal dst_V_pixel_17_blk_n : STD_LOGIC;
    signal dst_V_pixel_18_blk_n : STD_LOGIC;
    signal dst_V_pixel_19_blk_n : STD_LOGIC;
    signal dst_V_pixel_20_blk_n : STD_LOGIC;
    signal dst_V_pixel_21_blk_n : STD_LOGIC;
    signal dst_V_pixel_22_blk_n : STD_LOGIC;
    signal dst_V_pixel_23_blk_n : STD_LOGIC;
    signal dst_V_pixel_24_blk_n : STD_LOGIC;
    signal dst_V_pixel_25_blk_n : STD_LOGIC;
    signal dst_V_pixel_26_blk_n : STD_LOGIC;
    signal dst_V_pixel_27_blk_n : STD_LOGIC;
    signal dst_V_pixel_28_blk_n : STD_LOGIC;
    signal dst_V_pixel_29_blk_n : STD_LOGIC;
    signal dst_V_pixel_30_blk_n : STD_LOGIC;
    signal dst_V_pixel_31_blk_n : STD_LOGIC;
    signal dst_V_pixel_32_blk_n : STD_LOGIC;
    signal dst_V_pixel_33_blk_n : STD_LOGIC;
    signal dst_V_pixel_34_blk_n : STD_LOGIC;
    signal dst_V_pixel_35_blk_n : STD_LOGIC;
    signal dst_V_pixel_36_blk_n : STD_LOGIC;
    signal dst_V_pixel_37_blk_n : STD_LOGIC;
    signal dst_V_pixel_38_blk_n : STD_LOGIC;
    signal dst_V_pixel_39_blk_n : STD_LOGIC;
    signal dst_V_pixel_40_blk_n : STD_LOGIC;
    signal dst_V_pixel_41_blk_n : STD_LOGIC;
    signal dst_V_pixel_42_blk_n : STD_LOGIC;
    signal dst_V_pixel_43_blk_n : STD_LOGIC;
    signal dst_V_pixel_44_blk_n : STD_LOGIC;
    signal dst_V_pixel_45_blk_n : STD_LOGIC;
    signal dst_V_pixel_46_blk_n : STD_LOGIC;
    signal dst_V_pixel_47_blk_n : STD_LOGIC;
    signal dst_V_pixel_48_blk_n : STD_LOGIC;
    signal dst_V_pixel_49_blk_n : STD_LOGIC;
    signal dst_V_pixel_50_blk_n : STD_LOGIC;
    signal dst_V_pixel_51_blk_n : STD_LOGIC;
    signal dst_V_pixel_52_blk_n : STD_LOGIC;
    signal dst_V_pixel_53_blk_n : STD_LOGIC;
    signal dst_V_pixel_54_blk_n : STD_LOGIC;
    signal dst_V_pixel_55_blk_n : STD_LOGIC;
    signal dst_V_pixel_56_blk_n : STD_LOGIC;
    signal dst_V_pixel_57_blk_n : STD_LOGIC;
    signal dst_V_pixel_58_blk_n : STD_LOGIC;
    signal dst_V_pixel_59_blk_n : STD_LOGIC;
    signal dst_V_pixel_60_blk_n : STD_LOGIC;
    signal dst_V_pixel_61_blk_n : STD_LOGIC;
    signal dst_V_pixel_62_blk_n : STD_LOGIC;
    signal dst_V_pixel_63_blk_n : STD_LOGIC;
    signal dst_V_pixel_64_blk_n : STD_LOGIC;
    signal dst_V_pixel_65_blk_n : STD_LOGIC;
    signal dst_V_pixel_66_blk_n : STD_LOGIC;
    signal dst_V_pixel_67_blk_n : STD_LOGIC;
    signal dst_V_pixel_68_blk_n : STD_LOGIC;
    signal dst_V_pixel_69_blk_n : STD_LOGIC;
    signal dst_V_pixel_70_blk_n : STD_LOGIC;
    signal i_3_fu_1828_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal src_V_pixel_10_status : STD_LOGIC;
    signal dst_V_pixel_11_status : STD_LOGIC;
    signal ap_sig_757 : BOOLEAN;
    signal i_reg_1811 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_sig_766 : BOOLEAN;
    signal src_V_pixel_10_update : STD_LOGIC;
    signal dst_V_pixel_11_update : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_continue)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_757) and not((exitcond4_fu_1822_p2 = ap_const_lv1_0)))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    i_reg_1811_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0) and not(ap_sig_757))) then 
                i_reg_1811 <= i_3_fu_1828_p2;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not(ap_sig_766))) then 
                i_reg_1811 <= ap_const_lv9_0;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, exitcond4_fu_1822_p2, ap_sig_757, ap_sig_766)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not(ap_sig_766)) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                if ((not(ap_sig_757) and not((exitcond4_fu_1822_p2 = ap_const_lv1_0)))) then
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                elsif (((exitcond4_fu_1822_p2 = ap_const_lv1_0) and not(ap_sig_757))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;

    ap_done_assign_proc : process(ap_done_reg, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2, ap_sig_757)
    begin
        if (((ap_const_logic_1 = ap_done_reg) or ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_757) and not((exitcond4_fu_1822_p2 = ap_const_lv1_0))))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2, ap_sig_757)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and not(ap_sig_757) and not((exitcond4_fu_1822_p2 = ap_const_lv1_0)))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_20_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_20 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_601_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_601 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_757_assign_proc : process(exitcond4_fu_1822_p2, src_V_pixel_10_status, dst_V_pixel_11_status)
    begin
                ap_sig_757 <= (((exitcond4_fu_1822_p2 = ap_const_lv1_0) and (src_V_pixel_10_status = ap_const_logic_0)) or ((exitcond4_fu_1822_p2 = ap_const_lv1_0) and (dst_V_pixel_11_status = ap_const_logic_0)));
    end process;


    ap_sig_766_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_sig_766 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_20)
    begin
        if (ap_sig_20) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_601)
    begin
        if (ap_sig_601) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    dst_V_pixel_0_blk_n_assign_proc : process(dst_V_pixel_0_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_0_blk_n <= dst_V_pixel_0_full_n;
        else 
            dst_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_0_din <= src_V_pixel_0_dout;
    dst_V_pixel_0_write <= dst_V_pixel_11_update;

    dst_V_pixel_10_blk_n_assign_proc : process(dst_V_pixel_10_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_10_blk_n <= dst_V_pixel_10_full_n;
        else 
            dst_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_10_din <= src_V_pixel_10_dout;
    dst_V_pixel_10_write <= dst_V_pixel_11_update;

    dst_V_pixel_11_blk_n_assign_proc : process(dst_V_pixel_11_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_11_blk_n <= dst_V_pixel_11_full_n;
        else 
            dst_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_11_din <= src_V_pixel_11_dout;
    dst_V_pixel_11_status <= (dst_V_pixel_0_full_n and dst_V_pixel_1_full_n and dst_V_pixel_2_full_n and dst_V_pixel_3_full_n and dst_V_pixel_4_full_n and dst_V_pixel_5_full_n and dst_V_pixel_6_full_n and dst_V_pixel_7_full_n and dst_V_pixel_8_full_n and dst_V_pixel_9_full_n and dst_V_pixel_10_full_n and dst_V_pixel_11_full_n and dst_V_pixel_12_full_n and dst_V_pixel_13_full_n and dst_V_pixel_14_full_n and dst_V_pixel_15_full_n and dst_V_pixel_16_full_n and dst_V_pixel_17_full_n and dst_V_pixel_18_full_n and dst_V_pixel_19_full_n and dst_V_pixel_20_full_n and dst_V_pixel_21_full_n and dst_V_pixel_22_full_n and dst_V_pixel_23_full_n and dst_V_pixel_24_full_n and dst_V_pixel_25_full_n and dst_V_pixel_26_full_n and dst_V_pixel_27_full_n and dst_V_pixel_28_full_n and dst_V_pixel_29_full_n and dst_V_pixel_30_full_n and dst_V_pixel_31_full_n and dst_V_pixel_32_full_n and dst_V_pixel_33_full_n and dst_V_pixel_34_full_n and dst_V_pixel_35_full_n and dst_V_pixel_36_full_n and dst_V_pixel_37_full_n and dst_V_pixel_38_full_n and dst_V_pixel_39_full_n and dst_V_pixel_40_full_n and dst_V_pixel_41_full_n and dst_V_pixel_42_full_n and dst_V_pixel_43_full_n and dst_V_pixel_44_full_n and dst_V_pixel_45_full_n and dst_V_pixel_46_full_n and dst_V_pixel_47_full_n and dst_V_pixel_48_full_n and dst_V_pixel_49_full_n and dst_V_pixel_50_full_n and dst_V_pixel_51_full_n and dst_V_pixel_52_full_n and dst_V_pixel_53_full_n and dst_V_pixel_54_full_n and dst_V_pixel_55_full_n and dst_V_pixel_56_full_n and dst_V_pixel_57_full_n and dst_V_pixel_58_full_n and dst_V_pixel_59_full_n and dst_V_pixel_60_full_n and dst_V_pixel_61_full_n and dst_V_pixel_62_full_n and dst_V_pixel_63_full_n and dst_V_pixel_64_full_n and dst_V_pixel_65_full_n and dst_V_pixel_66_full_n and dst_V_pixel_67_full_n and dst_V_pixel_68_full_n and dst_V_pixel_69_full_n and dst_V_pixel_70_full_n);

    dst_V_pixel_11_update_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2, ap_sig_757)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0) and not(ap_sig_757))) then 
            dst_V_pixel_11_update <= ap_const_logic_1;
        else 
            dst_V_pixel_11_update <= ap_const_logic_0;
        end if; 
    end process;

    dst_V_pixel_11_write <= dst_V_pixel_11_update;

    dst_V_pixel_12_blk_n_assign_proc : process(dst_V_pixel_12_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_12_blk_n <= dst_V_pixel_12_full_n;
        else 
            dst_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_12_din <= src_V_pixel_12_dout;
    dst_V_pixel_12_write <= dst_V_pixel_11_update;

    dst_V_pixel_13_blk_n_assign_proc : process(dst_V_pixel_13_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_13_blk_n <= dst_V_pixel_13_full_n;
        else 
            dst_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_13_din <= src_V_pixel_13_dout;
    dst_V_pixel_13_write <= dst_V_pixel_11_update;

    dst_V_pixel_14_blk_n_assign_proc : process(dst_V_pixel_14_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_14_blk_n <= dst_V_pixel_14_full_n;
        else 
            dst_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_14_din <= src_V_pixel_14_dout;
    dst_V_pixel_14_write <= dst_V_pixel_11_update;

    dst_V_pixel_15_blk_n_assign_proc : process(dst_V_pixel_15_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_15_blk_n <= dst_V_pixel_15_full_n;
        else 
            dst_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_15_din <= src_V_pixel_15_dout;
    dst_V_pixel_15_write <= dst_V_pixel_11_update;

    dst_V_pixel_16_blk_n_assign_proc : process(dst_V_pixel_16_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_16_blk_n <= dst_V_pixel_16_full_n;
        else 
            dst_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_16_din <= src_V_pixel_16_dout;
    dst_V_pixel_16_write <= dst_V_pixel_11_update;

    dst_V_pixel_17_blk_n_assign_proc : process(dst_V_pixel_17_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_17_blk_n <= dst_V_pixel_17_full_n;
        else 
            dst_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_17_din <= src_V_pixel_17_dout;
    dst_V_pixel_17_write <= dst_V_pixel_11_update;

    dst_V_pixel_18_blk_n_assign_proc : process(dst_V_pixel_18_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_18_blk_n <= dst_V_pixel_18_full_n;
        else 
            dst_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_18_din <= src_V_pixel_18_dout;
    dst_V_pixel_18_write <= dst_V_pixel_11_update;

    dst_V_pixel_19_blk_n_assign_proc : process(dst_V_pixel_19_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_19_blk_n <= dst_V_pixel_19_full_n;
        else 
            dst_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_19_din <= src_V_pixel_19_dout;
    dst_V_pixel_19_write <= dst_V_pixel_11_update;

    dst_V_pixel_1_blk_n_assign_proc : process(dst_V_pixel_1_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_1_blk_n <= dst_V_pixel_1_full_n;
        else 
            dst_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_1_din <= src_V_pixel_1_dout;
    dst_V_pixel_1_write <= dst_V_pixel_11_update;

    dst_V_pixel_20_blk_n_assign_proc : process(dst_V_pixel_20_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_20_blk_n <= dst_V_pixel_20_full_n;
        else 
            dst_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_20_din <= src_V_pixel_20_dout;
    dst_V_pixel_20_write <= dst_V_pixel_11_update;

    dst_V_pixel_21_blk_n_assign_proc : process(dst_V_pixel_21_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_21_blk_n <= dst_V_pixel_21_full_n;
        else 
            dst_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_21_din <= src_V_pixel_21_dout;
    dst_V_pixel_21_write <= dst_V_pixel_11_update;

    dst_V_pixel_22_blk_n_assign_proc : process(dst_V_pixel_22_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_22_blk_n <= dst_V_pixel_22_full_n;
        else 
            dst_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_22_din <= src_V_pixel_22_dout;
    dst_V_pixel_22_write <= dst_V_pixel_11_update;

    dst_V_pixel_23_blk_n_assign_proc : process(dst_V_pixel_23_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_23_blk_n <= dst_V_pixel_23_full_n;
        else 
            dst_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_23_din <= src_V_pixel_23_dout;
    dst_V_pixel_23_write <= dst_V_pixel_11_update;

    dst_V_pixel_24_blk_n_assign_proc : process(dst_V_pixel_24_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_24_blk_n <= dst_V_pixel_24_full_n;
        else 
            dst_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_24_din <= src_V_pixel_24_dout;
    dst_V_pixel_24_write <= dst_V_pixel_11_update;

    dst_V_pixel_25_blk_n_assign_proc : process(dst_V_pixel_25_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_25_blk_n <= dst_V_pixel_25_full_n;
        else 
            dst_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_25_din <= src_V_pixel_25_dout;
    dst_V_pixel_25_write <= dst_V_pixel_11_update;

    dst_V_pixel_26_blk_n_assign_proc : process(dst_V_pixel_26_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_26_blk_n <= dst_V_pixel_26_full_n;
        else 
            dst_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_26_din <= src_V_pixel_26_dout;
    dst_V_pixel_26_write <= dst_V_pixel_11_update;

    dst_V_pixel_27_blk_n_assign_proc : process(dst_V_pixel_27_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_27_blk_n <= dst_V_pixel_27_full_n;
        else 
            dst_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_27_din <= src_V_pixel_27_dout;
    dst_V_pixel_27_write <= dst_V_pixel_11_update;

    dst_V_pixel_28_blk_n_assign_proc : process(dst_V_pixel_28_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_28_blk_n <= dst_V_pixel_28_full_n;
        else 
            dst_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_28_din <= src_V_pixel_28_dout;
    dst_V_pixel_28_write <= dst_V_pixel_11_update;

    dst_V_pixel_29_blk_n_assign_proc : process(dst_V_pixel_29_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_29_blk_n <= dst_V_pixel_29_full_n;
        else 
            dst_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_29_din <= src_V_pixel_29_dout;
    dst_V_pixel_29_write <= dst_V_pixel_11_update;

    dst_V_pixel_2_blk_n_assign_proc : process(dst_V_pixel_2_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_2_blk_n <= dst_V_pixel_2_full_n;
        else 
            dst_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_2_din <= src_V_pixel_2_dout;
    dst_V_pixel_2_write <= dst_V_pixel_11_update;

    dst_V_pixel_30_blk_n_assign_proc : process(dst_V_pixel_30_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_30_blk_n <= dst_V_pixel_30_full_n;
        else 
            dst_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_30_din <= src_V_pixel_30_dout;
    dst_V_pixel_30_write <= dst_V_pixel_11_update;

    dst_V_pixel_31_blk_n_assign_proc : process(dst_V_pixel_31_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_31_blk_n <= dst_V_pixel_31_full_n;
        else 
            dst_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_31_din <= src_V_pixel_31_dout;
    dst_V_pixel_31_write <= dst_V_pixel_11_update;

    dst_V_pixel_32_blk_n_assign_proc : process(dst_V_pixel_32_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_32_blk_n <= dst_V_pixel_32_full_n;
        else 
            dst_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_32_din <= src_V_pixel_32_dout;
    dst_V_pixel_32_write <= dst_V_pixel_11_update;

    dst_V_pixel_33_blk_n_assign_proc : process(dst_V_pixel_33_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_33_blk_n <= dst_V_pixel_33_full_n;
        else 
            dst_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_33_din <= src_V_pixel_33_dout;
    dst_V_pixel_33_write <= dst_V_pixel_11_update;

    dst_V_pixel_34_blk_n_assign_proc : process(dst_V_pixel_34_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_34_blk_n <= dst_V_pixel_34_full_n;
        else 
            dst_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_34_din <= src_V_pixel_34_dout;
    dst_V_pixel_34_write <= dst_V_pixel_11_update;

    dst_V_pixel_35_blk_n_assign_proc : process(dst_V_pixel_35_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_35_blk_n <= dst_V_pixel_35_full_n;
        else 
            dst_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_35_din <= src_V_pixel_35_dout;
    dst_V_pixel_35_write <= dst_V_pixel_11_update;

    dst_V_pixel_36_blk_n_assign_proc : process(dst_V_pixel_36_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_36_blk_n <= dst_V_pixel_36_full_n;
        else 
            dst_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_36_din <= src_V_pixel_36_dout;
    dst_V_pixel_36_write <= dst_V_pixel_11_update;

    dst_V_pixel_37_blk_n_assign_proc : process(dst_V_pixel_37_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_37_blk_n <= dst_V_pixel_37_full_n;
        else 
            dst_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_37_din <= src_V_pixel_37_dout;
    dst_V_pixel_37_write <= dst_V_pixel_11_update;

    dst_V_pixel_38_blk_n_assign_proc : process(dst_V_pixel_38_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_38_blk_n <= dst_V_pixel_38_full_n;
        else 
            dst_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_38_din <= src_V_pixel_38_dout;
    dst_V_pixel_38_write <= dst_V_pixel_11_update;

    dst_V_pixel_39_blk_n_assign_proc : process(dst_V_pixel_39_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_39_blk_n <= dst_V_pixel_39_full_n;
        else 
            dst_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_39_din <= src_V_pixel_39_dout;
    dst_V_pixel_39_write <= dst_V_pixel_11_update;

    dst_V_pixel_3_blk_n_assign_proc : process(dst_V_pixel_3_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_3_blk_n <= dst_V_pixel_3_full_n;
        else 
            dst_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_3_din <= src_V_pixel_3_dout;
    dst_V_pixel_3_write <= dst_V_pixel_11_update;

    dst_V_pixel_40_blk_n_assign_proc : process(dst_V_pixel_40_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_40_blk_n <= dst_V_pixel_40_full_n;
        else 
            dst_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_40_din <= src_V_pixel_40_dout;
    dst_V_pixel_40_write <= dst_V_pixel_11_update;

    dst_V_pixel_41_blk_n_assign_proc : process(dst_V_pixel_41_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_41_blk_n <= dst_V_pixel_41_full_n;
        else 
            dst_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_41_din <= src_V_pixel_41_dout;
    dst_V_pixel_41_write <= dst_V_pixel_11_update;

    dst_V_pixel_42_blk_n_assign_proc : process(dst_V_pixel_42_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_42_blk_n <= dst_V_pixel_42_full_n;
        else 
            dst_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_42_din <= src_V_pixel_42_dout;
    dst_V_pixel_42_write <= dst_V_pixel_11_update;

    dst_V_pixel_43_blk_n_assign_proc : process(dst_V_pixel_43_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_43_blk_n <= dst_V_pixel_43_full_n;
        else 
            dst_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_43_din <= src_V_pixel_43_dout;
    dst_V_pixel_43_write <= dst_V_pixel_11_update;

    dst_V_pixel_44_blk_n_assign_proc : process(dst_V_pixel_44_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_44_blk_n <= dst_V_pixel_44_full_n;
        else 
            dst_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_44_din <= src_V_pixel_44_dout;
    dst_V_pixel_44_write <= dst_V_pixel_11_update;

    dst_V_pixel_45_blk_n_assign_proc : process(dst_V_pixel_45_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_45_blk_n <= dst_V_pixel_45_full_n;
        else 
            dst_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_45_din <= src_V_pixel_45_dout;
    dst_V_pixel_45_write <= dst_V_pixel_11_update;

    dst_V_pixel_46_blk_n_assign_proc : process(dst_V_pixel_46_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_46_blk_n <= dst_V_pixel_46_full_n;
        else 
            dst_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_46_din <= src_V_pixel_46_dout;
    dst_V_pixel_46_write <= dst_V_pixel_11_update;

    dst_V_pixel_47_blk_n_assign_proc : process(dst_V_pixel_47_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_47_blk_n <= dst_V_pixel_47_full_n;
        else 
            dst_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_47_din <= src_V_pixel_47_dout;
    dst_V_pixel_47_write <= dst_V_pixel_11_update;

    dst_V_pixel_48_blk_n_assign_proc : process(dst_V_pixel_48_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_48_blk_n <= dst_V_pixel_48_full_n;
        else 
            dst_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_48_din <= src_V_pixel_48_dout;
    dst_V_pixel_48_write <= dst_V_pixel_11_update;

    dst_V_pixel_49_blk_n_assign_proc : process(dst_V_pixel_49_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_49_blk_n <= dst_V_pixel_49_full_n;
        else 
            dst_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_49_din <= src_V_pixel_49_dout;
    dst_V_pixel_49_write <= dst_V_pixel_11_update;

    dst_V_pixel_4_blk_n_assign_proc : process(dst_V_pixel_4_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_4_blk_n <= dst_V_pixel_4_full_n;
        else 
            dst_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_4_din <= src_V_pixel_4_dout;
    dst_V_pixel_4_write <= dst_V_pixel_11_update;

    dst_V_pixel_50_blk_n_assign_proc : process(dst_V_pixel_50_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_50_blk_n <= dst_V_pixel_50_full_n;
        else 
            dst_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_50_din <= src_V_pixel_50_dout;
    dst_V_pixel_50_write <= dst_V_pixel_11_update;

    dst_V_pixel_51_blk_n_assign_proc : process(dst_V_pixel_51_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_51_blk_n <= dst_V_pixel_51_full_n;
        else 
            dst_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_51_din <= src_V_pixel_51_dout;
    dst_V_pixel_51_write <= dst_V_pixel_11_update;

    dst_V_pixel_52_blk_n_assign_proc : process(dst_V_pixel_52_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_52_blk_n <= dst_V_pixel_52_full_n;
        else 
            dst_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_52_din <= src_V_pixel_52_dout;
    dst_V_pixel_52_write <= dst_V_pixel_11_update;

    dst_V_pixel_53_blk_n_assign_proc : process(dst_V_pixel_53_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_53_blk_n <= dst_V_pixel_53_full_n;
        else 
            dst_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_53_din <= src_V_pixel_53_dout;
    dst_V_pixel_53_write <= dst_V_pixel_11_update;

    dst_V_pixel_54_blk_n_assign_proc : process(dst_V_pixel_54_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_54_blk_n <= dst_V_pixel_54_full_n;
        else 
            dst_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_54_din <= src_V_pixel_54_dout;
    dst_V_pixel_54_write <= dst_V_pixel_11_update;

    dst_V_pixel_55_blk_n_assign_proc : process(dst_V_pixel_55_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_55_blk_n <= dst_V_pixel_55_full_n;
        else 
            dst_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_55_din <= src_V_pixel_55_dout;
    dst_V_pixel_55_write <= dst_V_pixel_11_update;

    dst_V_pixel_56_blk_n_assign_proc : process(dst_V_pixel_56_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_56_blk_n <= dst_V_pixel_56_full_n;
        else 
            dst_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_56_din <= src_V_pixel_56_dout;
    dst_V_pixel_56_write <= dst_V_pixel_11_update;

    dst_V_pixel_57_blk_n_assign_proc : process(dst_V_pixel_57_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_57_blk_n <= dst_V_pixel_57_full_n;
        else 
            dst_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_57_din <= src_V_pixel_57_dout;
    dst_V_pixel_57_write <= dst_V_pixel_11_update;

    dst_V_pixel_58_blk_n_assign_proc : process(dst_V_pixel_58_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_58_blk_n <= dst_V_pixel_58_full_n;
        else 
            dst_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_58_din <= src_V_pixel_58_dout;
    dst_V_pixel_58_write <= dst_V_pixel_11_update;

    dst_V_pixel_59_blk_n_assign_proc : process(dst_V_pixel_59_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_59_blk_n <= dst_V_pixel_59_full_n;
        else 
            dst_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_59_din <= src_V_pixel_59_dout;
    dst_V_pixel_59_write <= dst_V_pixel_11_update;

    dst_V_pixel_5_blk_n_assign_proc : process(dst_V_pixel_5_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_5_blk_n <= dst_V_pixel_5_full_n;
        else 
            dst_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_5_din <= src_V_pixel_5_dout;
    dst_V_pixel_5_write <= dst_V_pixel_11_update;

    dst_V_pixel_60_blk_n_assign_proc : process(dst_V_pixel_60_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_60_blk_n <= dst_V_pixel_60_full_n;
        else 
            dst_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_60_din <= src_V_pixel_60_dout;
    dst_V_pixel_60_write <= dst_V_pixel_11_update;

    dst_V_pixel_61_blk_n_assign_proc : process(dst_V_pixel_61_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_61_blk_n <= dst_V_pixel_61_full_n;
        else 
            dst_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_61_din <= src_V_pixel_61_dout;
    dst_V_pixel_61_write <= dst_V_pixel_11_update;

    dst_V_pixel_62_blk_n_assign_proc : process(dst_V_pixel_62_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_62_blk_n <= dst_V_pixel_62_full_n;
        else 
            dst_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_62_din <= src_V_pixel_62_dout;
    dst_V_pixel_62_write <= dst_V_pixel_11_update;

    dst_V_pixel_63_blk_n_assign_proc : process(dst_V_pixel_63_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_63_blk_n <= dst_V_pixel_63_full_n;
        else 
            dst_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_63_din <= src_V_pixel_63_dout;
    dst_V_pixel_63_write <= dst_V_pixel_11_update;

    dst_V_pixel_64_blk_n_assign_proc : process(dst_V_pixel_64_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_64_blk_n <= dst_V_pixel_64_full_n;
        else 
            dst_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_64_din <= src_V_pixel_64_dout;
    dst_V_pixel_64_write <= dst_V_pixel_11_update;

    dst_V_pixel_65_blk_n_assign_proc : process(dst_V_pixel_65_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_65_blk_n <= dst_V_pixel_65_full_n;
        else 
            dst_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_65_din <= src_V_pixel_65_dout;
    dst_V_pixel_65_write <= dst_V_pixel_11_update;

    dst_V_pixel_66_blk_n_assign_proc : process(dst_V_pixel_66_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_66_blk_n <= dst_V_pixel_66_full_n;
        else 
            dst_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_66_din <= src_V_pixel_66_dout;
    dst_V_pixel_66_write <= dst_V_pixel_11_update;

    dst_V_pixel_67_blk_n_assign_proc : process(dst_V_pixel_67_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_67_blk_n <= dst_V_pixel_67_full_n;
        else 
            dst_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_67_din <= src_V_pixel_67_dout;
    dst_V_pixel_67_write <= dst_V_pixel_11_update;

    dst_V_pixel_68_blk_n_assign_proc : process(dst_V_pixel_68_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_68_blk_n <= dst_V_pixel_68_full_n;
        else 
            dst_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_68_din <= src_V_pixel_68_dout;
    dst_V_pixel_68_write <= dst_V_pixel_11_update;

    dst_V_pixel_69_blk_n_assign_proc : process(dst_V_pixel_69_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_69_blk_n <= dst_V_pixel_69_full_n;
        else 
            dst_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_69_din <= src_V_pixel_69_dout;
    dst_V_pixel_69_write <= dst_V_pixel_11_update;

    dst_V_pixel_6_blk_n_assign_proc : process(dst_V_pixel_6_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_6_blk_n <= dst_V_pixel_6_full_n;
        else 
            dst_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_6_din <= src_V_pixel_6_dout;
    dst_V_pixel_6_write <= dst_V_pixel_11_update;

    dst_V_pixel_70_blk_n_assign_proc : process(dst_V_pixel_70_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_70_blk_n <= dst_V_pixel_70_full_n;
        else 
            dst_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_70_din <= src_V_pixel_70_dout;
    dst_V_pixel_70_write <= dst_V_pixel_11_update;

    dst_V_pixel_7_blk_n_assign_proc : process(dst_V_pixel_7_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_7_blk_n <= dst_V_pixel_7_full_n;
        else 
            dst_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_7_din <= src_V_pixel_7_dout;
    dst_V_pixel_7_write <= dst_V_pixel_11_update;

    dst_V_pixel_8_blk_n_assign_proc : process(dst_V_pixel_8_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_8_blk_n <= dst_V_pixel_8_full_n;
        else 
            dst_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_8_din <= src_V_pixel_8_dout;
    dst_V_pixel_8_write <= dst_V_pixel_11_update;

    dst_V_pixel_9_blk_n_assign_proc : process(dst_V_pixel_9_full_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            dst_V_pixel_9_blk_n <= dst_V_pixel_9_full_n;
        else 
            dst_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dst_V_pixel_9_din <= src_V_pixel_9_dout;
    dst_V_pixel_9_write <= dst_V_pixel_11_update;
    exitcond4_fu_1822_p2 <= "1" when (i_reg_1811 = ap_const_lv9_1E0) else "0";
    i_3_fu_1828_p2 <= std_logic_vector(unsigned(i_reg_1811) + unsigned(ap_const_lv9_1));

    src_V_pixel_0_blk_n_assign_proc : process(src_V_pixel_0_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_0_blk_n <= src_V_pixel_0_empty_n;
        else 
            src_V_pixel_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_0_read <= src_V_pixel_10_update;

    src_V_pixel_10_blk_n_assign_proc : process(src_V_pixel_10_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_10_blk_n <= src_V_pixel_10_empty_n;
        else 
            src_V_pixel_10_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_10_read <= src_V_pixel_10_update;
    src_V_pixel_10_status <= (src_V_pixel_0_empty_n and src_V_pixel_1_empty_n and src_V_pixel_2_empty_n and src_V_pixel_3_empty_n and src_V_pixel_4_empty_n and src_V_pixel_5_empty_n and src_V_pixel_6_empty_n and src_V_pixel_7_empty_n and src_V_pixel_8_empty_n and src_V_pixel_9_empty_n and src_V_pixel_10_empty_n and src_V_pixel_11_empty_n and src_V_pixel_12_empty_n and src_V_pixel_13_empty_n and src_V_pixel_14_empty_n and src_V_pixel_15_empty_n and src_V_pixel_16_empty_n and src_V_pixel_17_empty_n and src_V_pixel_18_empty_n and src_V_pixel_19_empty_n and src_V_pixel_20_empty_n and src_V_pixel_21_empty_n and src_V_pixel_22_empty_n and src_V_pixel_23_empty_n and src_V_pixel_24_empty_n and src_V_pixel_25_empty_n and src_V_pixel_26_empty_n and src_V_pixel_27_empty_n and src_V_pixel_28_empty_n and src_V_pixel_29_empty_n and src_V_pixel_30_empty_n and src_V_pixel_31_empty_n and src_V_pixel_32_empty_n and src_V_pixel_33_empty_n and src_V_pixel_34_empty_n and src_V_pixel_35_empty_n and src_V_pixel_36_empty_n and src_V_pixel_37_empty_n and src_V_pixel_38_empty_n and src_V_pixel_39_empty_n and src_V_pixel_40_empty_n and src_V_pixel_41_empty_n and src_V_pixel_42_empty_n and src_V_pixel_43_empty_n and src_V_pixel_44_empty_n and src_V_pixel_45_empty_n and src_V_pixel_46_empty_n and src_V_pixel_47_empty_n and src_V_pixel_48_empty_n and src_V_pixel_49_empty_n and src_V_pixel_50_empty_n and src_V_pixel_51_empty_n and src_V_pixel_52_empty_n and src_V_pixel_53_empty_n and src_V_pixel_54_empty_n and src_V_pixel_55_empty_n and src_V_pixel_56_empty_n and src_V_pixel_57_empty_n and src_V_pixel_58_empty_n and src_V_pixel_59_empty_n and src_V_pixel_60_empty_n and src_V_pixel_61_empty_n and src_V_pixel_62_empty_n and src_V_pixel_63_empty_n and src_V_pixel_64_empty_n and src_V_pixel_65_empty_n and src_V_pixel_66_empty_n and src_V_pixel_67_empty_n and src_V_pixel_68_empty_n and src_V_pixel_69_empty_n and src_V_pixel_70_empty_n);

    src_V_pixel_10_update_assign_proc : process(ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2, ap_sig_757)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0) and not(ap_sig_757))) then 
            src_V_pixel_10_update <= ap_const_logic_1;
        else 
            src_V_pixel_10_update <= ap_const_logic_0;
        end if; 
    end process;


    src_V_pixel_11_blk_n_assign_proc : process(src_V_pixel_11_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_11_blk_n <= src_V_pixel_11_empty_n;
        else 
            src_V_pixel_11_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_11_read <= src_V_pixel_10_update;

    src_V_pixel_12_blk_n_assign_proc : process(src_V_pixel_12_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_12_blk_n <= src_V_pixel_12_empty_n;
        else 
            src_V_pixel_12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_12_read <= src_V_pixel_10_update;

    src_V_pixel_13_blk_n_assign_proc : process(src_V_pixel_13_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_13_blk_n <= src_V_pixel_13_empty_n;
        else 
            src_V_pixel_13_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_13_read <= src_V_pixel_10_update;

    src_V_pixel_14_blk_n_assign_proc : process(src_V_pixel_14_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_14_blk_n <= src_V_pixel_14_empty_n;
        else 
            src_V_pixel_14_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_14_read <= src_V_pixel_10_update;

    src_V_pixel_15_blk_n_assign_proc : process(src_V_pixel_15_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_15_blk_n <= src_V_pixel_15_empty_n;
        else 
            src_V_pixel_15_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_15_read <= src_V_pixel_10_update;

    src_V_pixel_16_blk_n_assign_proc : process(src_V_pixel_16_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_16_blk_n <= src_V_pixel_16_empty_n;
        else 
            src_V_pixel_16_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_16_read <= src_V_pixel_10_update;

    src_V_pixel_17_blk_n_assign_proc : process(src_V_pixel_17_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_17_blk_n <= src_V_pixel_17_empty_n;
        else 
            src_V_pixel_17_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_17_read <= src_V_pixel_10_update;

    src_V_pixel_18_blk_n_assign_proc : process(src_V_pixel_18_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_18_blk_n <= src_V_pixel_18_empty_n;
        else 
            src_V_pixel_18_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_18_read <= src_V_pixel_10_update;

    src_V_pixel_19_blk_n_assign_proc : process(src_V_pixel_19_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_19_blk_n <= src_V_pixel_19_empty_n;
        else 
            src_V_pixel_19_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_19_read <= src_V_pixel_10_update;

    src_V_pixel_1_blk_n_assign_proc : process(src_V_pixel_1_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_1_blk_n <= src_V_pixel_1_empty_n;
        else 
            src_V_pixel_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_1_read <= src_V_pixel_10_update;

    src_V_pixel_20_blk_n_assign_proc : process(src_V_pixel_20_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_20_blk_n <= src_V_pixel_20_empty_n;
        else 
            src_V_pixel_20_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_20_read <= src_V_pixel_10_update;

    src_V_pixel_21_blk_n_assign_proc : process(src_V_pixel_21_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_21_blk_n <= src_V_pixel_21_empty_n;
        else 
            src_V_pixel_21_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_21_read <= src_V_pixel_10_update;

    src_V_pixel_22_blk_n_assign_proc : process(src_V_pixel_22_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_22_blk_n <= src_V_pixel_22_empty_n;
        else 
            src_V_pixel_22_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_22_read <= src_V_pixel_10_update;

    src_V_pixel_23_blk_n_assign_proc : process(src_V_pixel_23_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_23_blk_n <= src_V_pixel_23_empty_n;
        else 
            src_V_pixel_23_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_23_read <= src_V_pixel_10_update;

    src_V_pixel_24_blk_n_assign_proc : process(src_V_pixel_24_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_24_blk_n <= src_V_pixel_24_empty_n;
        else 
            src_V_pixel_24_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_24_read <= src_V_pixel_10_update;

    src_V_pixel_25_blk_n_assign_proc : process(src_V_pixel_25_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_25_blk_n <= src_V_pixel_25_empty_n;
        else 
            src_V_pixel_25_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_25_read <= src_V_pixel_10_update;

    src_V_pixel_26_blk_n_assign_proc : process(src_V_pixel_26_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_26_blk_n <= src_V_pixel_26_empty_n;
        else 
            src_V_pixel_26_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_26_read <= src_V_pixel_10_update;

    src_V_pixel_27_blk_n_assign_proc : process(src_V_pixel_27_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_27_blk_n <= src_V_pixel_27_empty_n;
        else 
            src_V_pixel_27_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_27_read <= src_V_pixel_10_update;

    src_V_pixel_28_blk_n_assign_proc : process(src_V_pixel_28_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_28_blk_n <= src_V_pixel_28_empty_n;
        else 
            src_V_pixel_28_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_28_read <= src_V_pixel_10_update;

    src_V_pixel_29_blk_n_assign_proc : process(src_V_pixel_29_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_29_blk_n <= src_V_pixel_29_empty_n;
        else 
            src_V_pixel_29_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_29_read <= src_V_pixel_10_update;

    src_V_pixel_2_blk_n_assign_proc : process(src_V_pixel_2_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_2_blk_n <= src_V_pixel_2_empty_n;
        else 
            src_V_pixel_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_2_read <= src_V_pixel_10_update;

    src_V_pixel_30_blk_n_assign_proc : process(src_V_pixel_30_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_30_blk_n <= src_V_pixel_30_empty_n;
        else 
            src_V_pixel_30_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_30_read <= src_V_pixel_10_update;

    src_V_pixel_31_blk_n_assign_proc : process(src_V_pixel_31_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_31_blk_n <= src_V_pixel_31_empty_n;
        else 
            src_V_pixel_31_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_31_read <= src_V_pixel_10_update;

    src_V_pixel_32_blk_n_assign_proc : process(src_V_pixel_32_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_32_blk_n <= src_V_pixel_32_empty_n;
        else 
            src_V_pixel_32_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_32_read <= src_V_pixel_10_update;

    src_V_pixel_33_blk_n_assign_proc : process(src_V_pixel_33_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_33_blk_n <= src_V_pixel_33_empty_n;
        else 
            src_V_pixel_33_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_33_read <= src_V_pixel_10_update;

    src_V_pixel_34_blk_n_assign_proc : process(src_V_pixel_34_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_34_blk_n <= src_V_pixel_34_empty_n;
        else 
            src_V_pixel_34_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_34_read <= src_V_pixel_10_update;

    src_V_pixel_35_blk_n_assign_proc : process(src_V_pixel_35_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_35_blk_n <= src_V_pixel_35_empty_n;
        else 
            src_V_pixel_35_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_35_read <= src_V_pixel_10_update;

    src_V_pixel_36_blk_n_assign_proc : process(src_V_pixel_36_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_36_blk_n <= src_V_pixel_36_empty_n;
        else 
            src_V_pixel_36_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_36_read <= src_V_pixel_10_update;

    src_V_pixel_37_blk_n_assign_proc : process(src_V_pixel_37_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_37_blk_n <= src_V_pixel_37_empty_n;
        else 
            src_V_pixel_37_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_37_read <= src_V_pixel_10_update;

    src_V_pixel_38_blk_n_assign_proc : process(src_V_pixel_38_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_38_blk_n <= src_V_pixel_38_empty_n;
        else 
            src_V_pixel_38_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_38_read <= src_V_pixel_10_update;

    src_V_pixel_39_blk_n_assign_proc : process(src_V_pixel_39_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_39_blk_n <= src_V_pixel_39_empty_n;
        else 
            src_V_pixel_39_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_39_read <= src_V_pixel_10_update;

    src_V_pixel_3_blk_n_assign_proc : process(src_V_pixel_3_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_3_blk_n <= src_V_pixel_3_empty_n;
        else 
            src_V_pixel_3_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_3_read <= src_V_pixel_10_update;

    src_V_pixel_40_blk_n_assign_proc : process(src_V_pixel_40_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_40_blk_n <= src_V_pixel_40_empty_n;
        else 
            src_V_pixel_40_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_40_read <= src_V_pixel_10_update;

    src_V_pixel_41_blk_n_assign_proc : process(src_V_pixel_41_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_41_blk_n <= src_V_pixel_41_empty_n;
        else 
            src_V_pixel_41_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_41_read <= src_V_pixel_10_update;

    src_V_pixel_42_blk_n_assign_proc : process(src_V_pixel_42_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_42_blk_n <= src_V_pixel_42_empty_n;
        else 
            src_V_pixel_42_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_42_read <= src_V_pixel_10_update;

    src_V_pixel_43_blk_n_assign_proc : process(src_V_pixel_43_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_43_blk_n <= src_V_pixel_43_empty_n;
        else 
            src_V_pixel_43_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_43_read <= src_V_pixel_10_update;

    src_V_pixel_44_blk_n_assign_proc : process(src_V_pixel_44_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_44_blk_n <= src_V_pixel_44_empty_n;
        else 
            src_V_pixel_44_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_44_read <= src_V_pixel_10_update;

    src_V_pixel_45_blk_n_assign_proc : process(src_V_pixel_45_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_45_blk_n <= src_V_pixel_45_empty_n;
        else 
            src_V_pixel_45_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_45_read <= src_V_pixel_10_update;

    src_V_pixel_46_blk_n_assign_proc : process(src_V_pixel_46_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_46_blk_n <= src_V_pixel_46_empty_n;
        else 
            src_V_pixel_46_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_46_read <= src_V_pixel_10_update;

    src_V_pixel_47_blk_n_assign_proc : process(src_V_pixel_47_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_47_blk_n <= src_V_pixel_47_empty_n;
        else 
            src_V_pixel_47_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_47_read <= src_V_pixel_10_update;

    src_V_pixel_48_blk_n_assign_proc : process(src_V_pixel_48_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_48_blk_n <= src_V_pixel_48_empty_n;
        else 
            src_V_pixel_48_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_48_read <= src_V_pixel_10_update;

    src_V_pixel_49_blk_n_assign_proc : process(src_V_pixel_49_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_49_blk_n <= src_V_pixel_49_empty_n;
        else 
            src_V_pixel_49_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_49_read <= src_V_pixel_10_update;

    src_V_pixel_4_blk_n_assign_proc : process(src_V_pixel_4_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_4_blk_n <= src_V_pixel_4_empty_n;
        else 
            src_V_pixel_4_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_4_read <= src_V_pixel_10_update;

    src_V_pixel_50_blk_n_assign_proc : process(src_V_pixel_50_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_50_blk_n <= src_V_pixel_50_empty_n;
        else 
            src_V_pixel_50_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_50_read <= src_V_pixel_10_update;

    src_V_pixel_51_blk_n_assign_proc : process(src_V_pixel_51_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_51_blk_n <= src_V_pixel_51_empty_n;
        else 
            src_V_pixel_51_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_51_read <= src_V_pixel_10_update;

    src_V_pixel_52_blk_n_assign_proc : process(src_V_pixel_52_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_52_blk_n <= src_V_pixel_52_empty_n;
        else 
            src_V_pixel_52_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_52_read <= src_V_pixel_10_update;

    src_V_pixel_53_blk_n_assign_proc : process(src_V_pixel_53_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_53_blk_n <= src_V_pixel_53_empty_n;
        else 
            src_V_pixel_53_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_53_read <= src_V_pixel_10_update;

    src_V_pixel_54_blk_n_assign_proc : process(src_V_pixel_54_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_54_blk_n <= src_V_pixel_54_empty_n;
        else 
            src_V_pixel_54_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_54_read <= src_V_pixel_10_update;

    src_V_pixel_55_blk_n_assign_proc : process(src_V_pixel_55_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_55_blk_n <= src_V_pixel_55_empty_n;
        else 
            src_V_pixel_55_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_55_read <= src_V_pixel_10_update;

    src_V_pixel_56_blk_n_assign_proc : process(src_V_pixel_56_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_56_blk_n <= src_V_pixel_56_empty_n;
        else 
            src_V_pixel_56_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_56_read <= src_V_pixel_10_update;

    src_V_pixel_57_blk_n_assign_proc : process(src_V_pixel_57_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_57_blk_n <= src_V_pixel_57_empty_n;
        else 
            src_V_pixel_57_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_57_read <= src_V_pixel_10_update;

    src_V_pixel_58_blk_n_assign_proc : process(src_V_pixel_58_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_58_blk_n <= src_V_pixel_58_empty_n;
        else 
            src_V_pixel_58_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_58_read <= src_V_pixel_10_update;

    src_V_pixel_59_blk_n_assign_proc : process(src_V_pixel_59_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_59_blk_n <= src_V_pixel_59_empty_n;
        else 
            src_V_pixel_59_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_59_read <= src_V_pixel_10_update;

    src_V_pixel_5_blk_n_assign_proc : process(src_V_pixel_5_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_5_blk_n <= src_V_pixel_5_empty_n;
        else 
            src_V_pixel_5_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_5_read <= src_V_pixel_10_update;

    src_V_pixel_60_blk_n_assign_proc : process(src_V_pixel_60_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_60_blk_n <= src_V_pixel_60_empty_n;
        else 
            src_V_pixel_60_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_60_read <= src_V_pixel_10_update;

    src_V_pixel_61_blk_n_assign_proc : process(src_V_pixel_61_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_61_blk_n <= src_V_pixel_61_empty_n;
        else 
            src_V_pixel_61_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_61_read <= src_V_pixel_10_update;

    src_V_pixel_62_blk_n_assign_proc : process(src_V_pixel_62_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_62_blk_n <= src_V_pixel_62_empty_n;
        else 
            src_V_pixel_62_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_62_read <= src_V_pixel_10_update;

    src_V_pixel_63_blk_n_assign_proc : process(src_V_pixel_63_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_63_blk_n <= src_V_pixel_63_empty_n;
        else 
            src_V_pixel_63_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_63_read <= src_V_pixel_10_update;

    src_V_pixel_64_blk_n_assign_proc : process(src_V_pixel_64_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_64_blk_n <= src_V_pixel_64_empty_n;
        else 
            src_V_pixel_64_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_64_read <= src_V_pixel_10_update;

    src_V_pixel_65_blk_n_assign_proc : process(src_V_pixel_65_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_65_blk_n <= src_V_pixel_65_empty_n;
        else 
            src_V_pixel_65_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_65_read <= src_V_pixel_10_update;

    src_V_pixel_66_blk_n_assign_proc : process(src_V_pixel_66_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_66_blk_n <= src_V_pixel_66_empty_n;
        else 
            src_V_pixel_66_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_66_read <= src_V_pixel_10_update;

    src_V_pixel_67_blk_n_assign_proc : process(src_V_pixel_67_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_67_blk_n <= src_V_pixel_67_empty_n;
        else 
            src_V_pixel_67_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_67_read <= src_V_pixel_10_update;

    src_V_pixel_68_blk_n_assign_proc : process(src_V_pixel_68_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_68_blk_n <= src_V_pixel_68_empty_n;
        else 
            src_V_pixel_68_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_68_read <= src_V_pixel_10_update;

    src_V_pixel_69_blk_n_assign_proc : process(src_V_pixel_69_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_69_blk_n <= src_V_pixel_69_empty_n;
        else 
            src_V_pixel_69_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_69_read <= src_V_pixel_10_update;

    src_V_pixel_6_blk_n_assign_proc : process(src_V_pixel_6_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_6_blk_n <= src_V_pixel_6_empty_n;
        else 
            src_V_pixel_6_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_6_read <= src_V_pixel_10_update;

    src_V_pixel_70_blk_n_assign_proc : process(src_V_pixel_70_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_70_blk_n <= src_V_pixel_70_empty_n;
        else 
            src_V_pixel_70_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_70_read <= src_V_pixel_10_update;

    src_V_pixel_7_blk_n_assign_proc : process(src_V_pixel_7_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_7_blk_n <= src_V_pixel_7_empty_n;
        else 
            src_V_pixel_7_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_7_read <= src_V_pixel_10_update;

    src_V_pixel_8_blk_n_assign_proc : process(src_V_pixel_8_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_8_blk_n <= src_V_pixel_8_empty_n;
        else 
            src_V_pixel_8_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_8_read <= src_V_pixel_10_update;

    src_V_pixel_9_blk_n_assign_proc : process(src_V_pixel_9_empty_n, ap_sig_cseq_ST_st2_fsm_1, exitcond4_fu_1822_p2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1) and (exitcond4_fu_1822_p2 = ap_const_lv1_0))) then 
            src_V_pixel_9_blk_n <= src_V_pixel_9_empty_n;
        else 
            src_V_pixel_9_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    src_V_pixel_9_read <= src_V_pixel_10_update;
end behav;
