{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1575902631216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1575902631216 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wishbone_cycy10_soc 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"wishbone_cycy10_soc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1575902631456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575902631606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1575902631606 ""}
{ "Critical Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_CRITICAL_WARNINGS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type, but with critical warnings" { { "Critical Warning" "WCUT_CUT_YGR_PLL_OUTSIDE_LOCK_RANGE" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1 26.01 MHz 12.0 MHz " "Input frequency of PLL \"ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|pll1\" must be in the frequency range of 12.0 MHz to 26.01 MHz for locking" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15556 "Input frequency of PLL \"%1!s!\" must be in the frequency range of %3!s! to %2!s! for locking" 0 0 "Design Software" 0 -1 1575902631906 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575902631906 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 6 0 0 " "Implementing clock multiplication of 5, clock division of 6, and phase shift of 0 degrees (0 ps) for ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1575902631906 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 50 -1 0 } } { "" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 1 15537 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with critical warnings" 0 0 "Fitter" 0 -1 1575902631906 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1575902632556 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1575902632616 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575902633646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575902633646 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1575902633646 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1575902633646 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 26855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575902633806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 26857 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575902633806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 26859 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575902633806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 26861 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575902633806 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/intelfpga_lite/18.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 26863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1575902633806 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1575902633806 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1575902633886 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1575902640806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 1 get_ports port " "Ignored filter at SDC1.sdc(1): get_ports could not be matched with a port" {  } { { "F:/undergraduate_thesis/wishbone_cyc10_os/SDC1.sdc" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/SDC1.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1575902640886 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575902640896 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ip_pll0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 6 -multiply_by 5 -duty_cycle 50.00 -name \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1575902640896 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1575902640896 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575902641296 ""} { "Warning" "WSTA_GENERIC_WARNING" "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333 " "Clock: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] with master clock period: 83.330 found on PLL node: ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] does not match the master clock period requirement: 83.333" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1575902641296 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1575902641296 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575902641296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575902641296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575902641296 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) setup and hold " "From ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) to ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1575902641296 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1575902641296 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1575902641506 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575902641506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575902641506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  83.330          clk " "  83.330          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575902641506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.998 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575902641506 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.996 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  99.996 ip_pll0\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1575902641506 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1575902641506 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575902644996 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575902644996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node ip_pll:ip_pll0\|altpll:altpll_component\|ip_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575902644996 ""}  } { { "db/ip_pll_altpll.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/db/ip_pll_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 8775 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575902644996 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0  " "Automatically promoted node openriscv:openriscv0\|ex_mem:ex_mem0\|mem_csr_reg_data~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_pattern\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[1\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 9190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\] " "Destination node wb_conmax_top:wb_conmax_top0\|wb_conmax_slave_if:s1\|wb_conmax_msel:msel\|pri_out\[0\]" {  } { { "wb_conmax/wb_conmax_msel.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wb_conmax/wb_conmax_msel.v" 143 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 9191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|state.StateReq" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[2\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_bitcnt\[0\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[4\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[4\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3178 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[5\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[5\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[6\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\] " "Destination node wishbone_uart_lite:wishbone_uart_lite0\|send_divcnt\[7\]" {  } { { "wishbone_uart_lite.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/wishbone_uart_lite.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 3185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1575902644996 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1575902644996 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1575902644996 ""}  } { { "cpu/ex_mem.v" "" { Text "F:/undergraduate_thesis/wishbone_cyc10_os/cpu/ex_mem.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "F:/undergraduate_thesis/wishbone_cyc10_os/" { { 0 { 0 ""} 0 11193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1575902644996 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1575902648436 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575902648466 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1575902648466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575902648516 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1575902648616 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1575902648686 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1575902650416 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "72 Embedded multiplier block " "Packed 72 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1575902650446 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "72 " "Created 72 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1575902650446 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1575902650446 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[0\] " "Node \"sdr_addr_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[10\] " "Node \"sdr_addr_o\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[11\] " "Node \"sdr_addr_o\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[1\] " "Node \"sdr_addr_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[2\] " "Node \"sdr_addr_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[3\] " "Node \"sdr_addr_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[4\] " "Node \"sdr_addr_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[5\] " "Node \"sdr_addr_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[6\] " "Node \"sdr_addr_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[7\] " "Node \"sdr_addr_o\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[8\] " "Node \"sdr_addr_o\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_addr_o\[9\] " "Node \"sdr_addr_o\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_addr_o\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_ba_o\[0\] " "Node \"sdr_ba_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_ba_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_ba_o\[1\] " "Node \"sdr_ba_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_ba_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_cas_n_o " "Node \"sdr_cas_n_o\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_cas_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_cke_o " "Node \"sdr_cke_o\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_cke_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_clk_o " "Node \"sdr_clk_o\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_clk_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_cs_n_o " "Node \"sdr_cs_n_o\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_cs_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[0\] " "Node \"sdr_dq_io\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[10\] " "Node \"sdr_dq_io\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[11\] " "Node \"sdr_dq_io\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[12\] " "Node \"sdr_dq_io\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[13\] " "Node \"sdr_dq_io\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[14\] " "Node \"sdr_dq_io\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[15\] " "Node \"sdr_dq_io\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[1\] " "Node \"sdr_dq_io\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[2\] " "Node \"sdr_dq_io\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[3\] " "Node \"sdr_dq_io\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[4\] " "Node \"sdr_dq_io\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[5\] " "Node \"sdr_dq_io\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[6\] " "Node \"sdr_dq_io\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[7\] " "Node \"sdr_dq_io\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[8\] " "Node \"sdr_dq_io\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dq_io\[9\] " "Node \"sdr_dq_io\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dq_io\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dqm_o\[0\] " "Node \"sdr_dqm_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dqm_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_dqm_o\[1\] " "Node \"sdr_dqm_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_dqm_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1575902652326 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdr_ras_n_o " "Node \"sdr_ras_n_o\" is assigned to location or region, but does not exist in design" {  } { { "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdr_ras_n_o" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to locati