<dec f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='362' type='void llvm::ScheduleDAGInstrs::addVRegUseDeps(llvm::SUnit * SU, unsigned int OperIdx)'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='212' u='c' c='_ZN4llvm17ScheduleDAGInstrs19addSchedBarrierDepsEv'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='491' ll='513' type='void llvm::ScheduleDAGInstrs::addVRegUseDeps(llvm::SUnit * SU, unsigned int OperIdx)'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='838' u='c' c='_ZN4llvm17ScheduleDAGInstrs15buildSchedGraphEPNS_9AAResultsEPNS_18RegPressureTrackerEPNS_13PressureDiffsEPNS_13LiveIntervalsEb'/>
<doc f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='485'>/// Adds a register data dependency if the instruction that defines the
/// virtual register used at OperIdx is mapped to an SUnit. Add a register
/// antidependency from this SUnit to instructions that occur later in the same
/// scheduling region if they write the virtual register.
///
/// TODO: Handle ExitSU &quot;uses&quot; properly.</doc>
