/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  reg [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [13:0] celloutsig_0_25z;
  wire [3:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  reg [15:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [12:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  reg [2:0] celloutsig_0_35z;
  wire celloutsig_0_38z;
  wire [12:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire [13:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [50:0] celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  reg [14:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [16:0] celloutsig_1_2z;
  wire [34:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_7z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_32z = celloutsig_0_14z[2] ? celloutsig_0_13z[3] : celloutsig_0_12z;
  assign celloutsig_0_33z = celloutsig_0_25z[7] ? celloutsig_0_3z : celloutsig_0_9z[7];
  assign celloutsig_0_8z = !(celloutsig_0_7z[8] ? celloutsig_0_2z : celloutsig_0_7z[1]);
  assign celloutsig_0_11z = !(celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_9z[3]);
  assign celloutsig_0_0z = ~(in_data[82] | in_data[21]);
  assign celloutsig_0_12z = ~(celloutsig_0_5z[5] | celloutsig_0_6z);
  assign celloutsig_0_39z = { celloutsig_0_21z[4:3], celloutsig_0_34z } & { celloutsig_0_5z[4:1], celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_32z, celloutsig_0_32z };
  assign celloutsig_0_41z = { celloutsig_0_39z[12:1], celloutsig_0_27z, celloutsig_0_6z } & { celloutsig_0_20z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[132:114] & in_data[115:97];
  assign celloutsig_0_10z = celloutsig_0_7z[3:1] & celloutsig_0_5z[5:3];
  assign celloutsig_0_13z = celloutsig_0_5z[5:1] & in_data[76:72];
  assign celloutsig_0_16z = { celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_4z } & celloutsig_0_9z[3:1];
  assign celloutsig_0_23z = { celloutsig_0_14z[3:1], celloutsig_0_0z } & { celloutsig_0_5z[4:3], celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_1_19z = celloutsig_1_3z[26:20] / { 1'h1, celloutsig_1_7z[11:6] };
  assign celloutsig_0_21z = { celloutsig_0_19z, celloutsig_0_2z, celloutsig_0_8z } / { 1'h1, celloutsig_0_7z[9:0], celloutsig_0_16z };
  assign celloutsig_0_26z = { celloutsig_0_22z, celloutsig_0_16z } / { 1'h1, celloutsig_0_21z[7], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_6z = { celloutsig_0_1z[9:1], celloutsig_0_0z } < in_data[40:31];
  assign celloutsig_0_2z = in_data[86:84] < { in_data[70:69], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_14z[1], celloutsig_0_12z, celloutsig_0_16z } < { celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_22z };
  assign celloutsig_0_34z = { celloutsig_0_7z[14:7], celloutsig_0_15z, celloutsig_0_24z, celloutsig_0_15z } % { 1'h1, celloutsig_0_29z[8:0], celloutsig_0_17z };
  assign celloutsig_0_42z = { celloutsig_0_27z, celloutsig_0_14z } % { 1'h1, celloutsig_0_10z, celloutsig_0_24z };
  assign celloutsig_1_3z = { in_data[182:167], celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[14:1], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_19z = { in_data[33:24], celloutsig_0_4z, celloutsig_0_17z } % { 1'h1, celloutsig_0_7z[13:4], celloutsig_0_11z };
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[18:2] : { in_data[122:107], 1'h0 };
  assign celloutsig_1_7z = celloutsig_1_0z[16] ? { 1'h1, celloutsig_1_0z[15:0] } : { celloutsig_1_3z[32:17], celloutsig_1_1z };
  assign celloutsig_0_1z = in_data[23] ? in_data[95:86] : in_data[90:81];
  assign celloutsig_0_31z = ~ { celloutsig_0_1z[6:1], celloutsig_0_27z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_15z };
  assign celloutsig_0_43z = ~ { celloutsig_0_19z, celloutsig_0_41z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_23z, celloutsig_0_32z, celloutsig_0_14z, celloutsig_0_38z };
  assign celloutsig_0_5z = ~ in_data[28:23];
  assign celloutsig_0_25z = ~ { celloutsig_0_9z[9:0], celloutsig_0_23z };
  assign celloutsig_0_20z = celloutsig_0_2z & celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_2z & in_data[60];
  assign celloutsig_1_18z = celloutsig_1_2z[15:10] >>> celloutsig_1_7z[14:9];
  assign celloutsig_0_9z = { in_data[31:23], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z } >>> { in_data[21:16], celloutsig_0_5z };
  assign celloutsig_0_3z = ~((in_data[67] & celloutsig_0_1z[0]) | celloutsig_0_1z[9]);
  assign celloutsig_0_38z = ~((celloutsig_0_35z[0] & celloutsig_0_12z) | celloutsig_0_26z[3]);
  assign celloutsig_0_4z = ~((in_data[34] & celloutsig_0_3z) | in_data[84]);
  assign celloutsig_1_1z = ~((in_data[111] & in_data[186]) | in_data[158]);
  assign celloutsig_0_15z = ~((celloutsig_0_1z[6] & in_data[32]) | celloutsig_0_8z);
  assign celloutsig_0_17z = ~((celloutsig_0_12z & celloutsig_0_6z) | celloutsig_0_12z);
  assign celloutsig_0_18z = ~((celloutsig_0_16z[0] & celloutsig_0_1z[9]) | celloutsig_0_3z);
  assign celloutsig_0_24z = ~((celloutsig_0_7z[2] & celloutsig_0_10z[0]) | celloutsig_0_3z);
  always_latch
    if (!clkin_data[32]) celloutsig_0_35z = 3'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_35z = { celloutsig_0_1z[5:4], celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_7z = 15'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_7z = { in_data[35:22], celloutsig_0_4z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_14z = 4'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_14z = { celloutsig_0_13z[4:3], celloutsig_0_4z, celloutsig_0_3z };
  always_latch
    if (!clkin_data[0]) celloutsig_0_29z = 16'h0000;
    else if (celloutsig_1_18z[0]) celloutsig_0_29z = { celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_6z };
  assign { out_data[133:128], out_data[102:96], out_data[36:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z[40:9] };
endmodule
