// Seed: 730796684
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  output wand id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign module_1.id_2 = 0;
  assign id_4 = id_5 - -1;
endmodule
module module_1 (
    input  tri   id_0,
    output logic id_1,
    input  wor   id_2
);
  assign id_1 = id_2;
  assign id_1 = -1;
  assign id_1 = id_2;
  always_latch id_1 <= id_0;
  bit  id_4;
  wire id_5;
  bit  id_6;
  parameter id_7 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_7,
      id_5,
      id_7,
      id_7,
      id_7
  );
  always @(*)
    if (1) begin : LABEL_0
      id_4 <= -1;
    end else id_6 <= id_5;
  assign id_6 = id_2;
  logic id_8 = -1;
  assign id_8 = 1'b0;
  logic [{  1  {  -1  }  } : 1] id_9;
endmodule
