Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date             : Sun Nov  5 03:50:43 2023
| Host             : UUBP-THINK running 64-bit major release  (build 9200)
| Command          : report_power -file block_design_wrapper_power_routed.rpt -pb block_design_wrapper_power_summary_routed.pb -rpx block_design_wrapper_power_routed.rpx
| Design           : block_design_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.763        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.640        |
| Device Static (W)        | 0.122        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.7         |
| Junction Temperature (C) | 45.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.011 |        5 |       --- |             --- |
| Slice Logic              |     0.003 |     5746 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1822 |     17600 |           10.35 |
|   Register               |    <0.001 |     2946 |     35200 |            8.37 |
|   CARRY4                 |    <0.001 |       70 |      4400 |            1.59 |
|   F7/F8 Muxes            |    <0.001 |        9 |     17600 |            0.05 |
|   LUT as Shift Register  |    <0.001 |      120 |      6000 |            2.00 |
|   Others                 |     0.000 |      378 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        2 |      6000 |            0.03 |
| Signals                  |     0.004 |     4502 |       --- |             --- |
| Block RAM                |     0.001 |        3 |        60 |            5.00 |
| MMCM                     |     0.106 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |        5 |       100 |            5.00 |
| PS7                      |     1.516 |        1 |       --- |             --- |
| Static Power             |     0.122 |          |           |                 |
| Total                    |     1.763 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.019 |      0.007 |
| Vccaux    |       1.800 |     0.067 |       0.059 |      0.008 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.745 |       0.714 |      0.031 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+--------------------------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                               | Constraint (ns) |
+----------------+--------------------------------------------------------------------------------------+-----------------+
| I              | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/I              |            10.0 |
| clk_fpga_0     | block_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                      |            10.0 |
| mmcm_fbclk_out | block_design_i/axi_dispctrl_0/inst/DONT_USE_BUFR_DIV5.Inst_mmcme2_drp/mmcm_fbclk_out |            10.0 |
+----------------+--------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------+-----------+
| Name                                                                                        | Power (W) |
+---------------------------------------------------------------------------------------------+-----------+
| block_design_wrapper                                                                        |     1.640 |
|   block_design_i                                                                            |     1.640 |
|     axi_dispctrl_0                                                                          |     0.109 |
|       inst                                                                                  |     0.109 |
|         DONT_USE_BUFR_DIV5.Inst_mmcme2_drp                                                  |     0.106 |
|         Inst_vdma_to_vga                                                                    |     0.001 |
|         axi_dispctrl_v1_0_S_AXI_inst                                                        |     0.002 |
|     axi_interconnect_0                                                                      |     0.006 |
|       m00_couplers                                                                          |    <0.001 |
|         m00_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar.ar_pipe                                                                      |    <0.001 |
|             aw.aw_pipe                                                                      |    <0.001 |
|             b.b_pipe                                                                        |    <0.001 |
|             r.r_pipe                                                                        |    <0.001 |
|             w.w_pipe                                                                        |    <0.001 |
|       m01_couplers                                                                          |    <0.001 |
|         m01_regslice                                                                        |    <0.001 |
|           inst                                                                              |    <0.001 |
|             ar.ar_pipe                                                                      |    <0.001 |
|             aw.aw_pipe                                                                      |    <0.001 |
|             b.b_pipe                                                                        |    <0.001 |
|             r.r_pipe                                                                        |    <0.001 |
|             w.w_pipe                                                                        |    <0.001 |
|       s00_couplers                                                                          |     0.004 |
|         auto_pc                                                                             |     0.004 |
|           inst                                                                              |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                            |     0.004 |
|               RD.ar_channel_0                                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               RD.r_channel_0                                                                |    <0.001 |
|                 rd_data_fifo_0                                                              |    <0.001 |
|                 transaction_fifo_0                                                          |    <0.001 |
|               SI_REG                                                                        |     0.001 |
|                 ar.ar_pipe                                                                  |    <0.001 |
|                 aw.aw_pipe                                                                  |    <0.001 |
|                 b.b_pipe                                                                    |    <0.001 |
|                 r.r_pipe                                                                    |    <0.001 |
|               WR.aw_channel_0                                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                                |    <0.001 |
|                 cmd_translator_0                                                            |    <0.001 |
|                   incr_cmd_0                                                                |    <0.001 |
|                   wrap_cmd_0                                                                |    <0.001 |
|               WR.b_channel_0                                                                |    <0.001 |
|                 bid_fifo_0                                                                  |    <0.001 |
|                 bresp_fifo_0                                                                |    <0.001 |
|       xbar                                                                                  |    <0.001 |
|         inst                                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                          |    <0.001 |
|             addr_arbiter_inst                                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                    |    <0.001 |
|             splitter_ar                                                                     |    <0.001 |
|             splitter_aw                                                                     |    <0.001 |
|     axi_interconnect_1                                                                      |    <0.001 |
|       s00_couplers                                                                          |    <0.001 |
|         auto_pc                                                                             |    <0.001 |
|           inst                                                                              |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                    |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                           |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                     |    <0.001 |
|                   inst                                                                      |    <0.001 |
|                     fifo_gen_inst                                                           |    <0.001 |
|                       inst_fifo_gen                                                         |    <0.001 |
|                         gconvfifo.rf                                                        |    <0.001 |
|                           grf.rf                                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                        |    <0.001 |
|                               gr1.gr1_int.rfwft                                             |    <0.001 |
|                               grss.rsts                                                     |    <0.001 |
|                               rpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                        |    <0.001 |
|                               gwss.wsts                                                     |    <0.001 |
|                               wpntr                                                         |    <0.001 |
|                             gntv_or_sync_fifo.mem                                           |    <0.001 |
|                               gdm.dm_gen.dm                                                 |    <0.001 |
|                                 RAM_reg_0_31_0_0                                            |    <0.001 |
|                             rstblk                                                          |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst           |    <0.001 |
|     axi_vdma_0                                                                              |     0.008 |
|       U0                                                                                    |     0.008 |
|         AXI_LITE_REG_INTERFACE_I                                                            |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                     |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I        |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                            |     0.001 |
|           I_CMDSTS                                                                          |    <0.001 |
|           I_SM                                                                              |    <0.001 |
|           I_STS_MNGR                                                                        |    <0.001 |
|           VIDEO_GENLOCK_I                                                                   |    <0.001 |
|             GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                                 |    <0.001 |
|           VIDEO_REG_I                                                                       |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                            |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                      |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                                 |     0.002 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                     |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                    |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSIZE_ERR_CDC_I                          |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_FSYNC_OUT_CDC_I_FLUSH_SOF                |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.MM2S_RUN_STOP_CDC_I                           |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                            |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                            |    <0.001 |
|               inst_fifo_gen                                                                 |    <0.001 |
|                 gconvfifo.rf                                                                |    <0.001 |
|                   gbi.bi                                                                    |    <0.001 |
|                     g7ser_birst.rstbt                                                       |    <0.001 |
|                     v7_bi_fifo.fblk                                                         |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                          |    <0.001 |
|                         gonep.inst_prim                                                     |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                          |    <0.001 |
|                         gonep.inst_prim                                                     |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                            |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                   |    <0.001 |
|           I_DMA_REGISTER                                                                    |    <0.001 |
|           LITE_READ_MUX_I                                                                   |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                    |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                  |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                       |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                    |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                   |     0.002 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                                 |     0.002 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                     |    <0.001 |
|               I_DATA_FIFO                                                                   |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                                 |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                      |    <0.001 |
|                     xpm_fifo_base_inst                                                      |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                   |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                       |    <0.001 |
|                       rdp_inst                                                              |    <0.001 |
|                       rdpp1_inst                                                            |    <0.001 |
|                       rst_d1_inst                                                           |    <0.001 |
|                       wrp_inst                                                              |    <0.001 |
|                       wrpp1_inst                                                            |    <0.001 |
|                       xpm_fifo_rst_inst                                                     |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_ADDR_CNTL                                                                     |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                                |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_CMD_STATUS                                                                    |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                            |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|               I_CMD_FIFO                                                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_MSTR_PCC                                                                      |    <0.001 |
|             I_RD_DATA_CNTL                                                                  |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                    |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                          |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                                 |    <0.001 |
|                     DYNSHREG_F_I                                                            |    <0.001 |
|             I_RD_STATUS_CNTLR                                                               |    <0.001 |
|             I_RESET                                                                         |    <0.001 |
|         I_RST_MODULE                                                                        |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                        |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                              |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                               |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                              |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                            |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                            |    <0.001 |
|     proc_sys_reset_0                                                                        |    <0.001 |
|       U0                                                                                    |    <0.001 |
|         EXT_LPF                                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                         |    <0.001 |
|         SEQ                                                                                 |    <0.001 |
|           SEQ_COUNTER                                                                       |    <0.001 |
|     processing_system7_0                                                                    |     1.516 |
|       inst                                                                                  |     1.516 |
|     xlconstant_0                                                                            |     0.000 |
+---------------------------------------------------------------------------------------------+-----------+


