{
    "DESIGN_NAME": "mkScoooterCaravel",
    "VERILOG_FILES": [
        "dir::./verilog/mkScoooterCaravel.v",
        "dir::./verilog/mkDave.v",
        "dir::../../verilog/rtl/verilog_libs/RevertReg.v",
        "dir::../../verilog/rtl/verilog_libs/BRAM2.v",
        "dir::../../verilog/rtl/verilog_libs/FIFO1.v",
        "dir::../../verilog/rtl/verilog_libs/FIFO2.v",
        "dir::../../verilog/rtl/verilog_libs/SizedFIFO.v",
        "dir::../../verilog/rtl/verilog_libs/MakeResetA.v",
        "dir::../../verilog/rtl/verilog_libs/BRAM1.v",
        "dir::../../verilog/rtl/verilog_libs/BRAM2BE.v",
        "dir::../../verilog/rtl/verilog_libs/SizedFIFO0.v",
        "dir::../../verilog/rtl/verilog_libs/SyncResetA.v"
    ],
    "ERROR_ON_LINTER_ERRORS": true,
    "CLOCK_PERIOD": 20,
    "CLOCK_PORT": "CLK",
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 2860 3440",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PNR_SDC_FILE": "dir::base_user_proj_example.sdc",
    "SIGNOFF_SDC_FILE": "dir::base_user_proj_example.sdc",
    "VDD_NETS": [
        "VPWR"
    ],
    "GND_NETS": [
        "VGND"
    ],
    "VERILOG_FILES_BLACKBOX": [
        "dir::../../verilog/gl/mkWrapWrapEfsRam.v"
    ],
    "EXTRA_GDS_FILES": [
        "dir::../../gds/mkWrapWrapEfsRam.gds"
    ],
    "EXTRA_LEFS": [
        "dir::../../lef/mkWrapWrapEfsRam.lef"
    ],
    "EXTRA_LIBS": [
        "dir::../../lib/mkWrapWrapEfsRam.lib"
    ],
    "EXTRA_SPEFS": [
        "mkWrapWrapEfsRam",
        "dir::../../spef/multicorner/mkWrapWrapEfsRam.min.spef",
        "dir::../../spef/multicorner/mkWrapWrapEfsRam.nom.spef",
        "dir::../../spef/multicorner/mkWrapWrapEfsRam.max.spef"
    ],
    "IO_SYNC": 0,
    "FP_PDN_VWIDTH": 3.1,
    "FP_PDN_HWIDTH": 3.1,
    "FP_PDN_VPITCH": 180,
    "FP_PDN_HPITCH": 180,
    "FP_PDN_VOFFSET": 5,
    "FP_PDN_HOFFSET": 5,
    "FP_PDN_MULTILAYER": 1,
    "SYNTH_SIZING": 0,
    "FP_PDN_CORE_RING": 1,
    "RUN_IRDROP_REPORT": true,
    "ROUTING_CORES": 24,
    "MACRO_PLACEMENT_CFG": "dir::macro.cfg",
    "FP_PDN_MACRO_HOOKS": [
        "sys_dut_dmem_bram_ll VPWR VGND VPWR VGND,",
        "sys_dut_imem_bram_ll VPWR VGND VPWR VGND"
    ],
    "FP_CORE_UTIL": 4,
    "PL_TARGET_DENSITY": 0.4,
    "PL_TIME_DRIVEN": true,
    "GRT_ALLOW_CONGESTION": true,
    "GRT_REPAIR_ANTENNAS": false,
    "GRT_MAX_DIODE_INS_ITERS": 4,
    "GRT_ADJUSTMENT": 0.11,
    "QUIT_ON_MAGIC_DRC": false,
    "QUIT_ON_KLAYOUT_DRC": false,
    "MAGIC_EXT_USE_GDS": true,
    "QUIT_ON_LVS_ERROR": false,
    "QUIT_ON_TR_DRC": false,
    "RUN_KLAYOUT_XOR": true,
    "RUN_KLAYOUT_DRC": false,
    "QUIT_ON_LINTER_ERRORS": false,
    "RUN_LINTER": 1,
    "FP_PDN_CHECK_NODES": 1,
    "MAGIC_DRC_USE_GDS": true,

    "RUN_KLAYOUT_STREAMOUT": false,
    "RUN_MAGIC_WRITE_LEF": false,
    "RUN_KLAYOUT_XOR": false,
    "RUN_MAGIC_DRC": false,
    "RUN_KLAYOUT_DRC": false,
    "ROUTING_CORES": 24

}
