/*
###############################################################
#  Generated by:      Cadence Innovus 18.10-p002_1
#  OS:                Linux x86_64(Host ID eda-1.EECS.Berkeley.EDU)
#  Generated on:      Sun May  3 10:58:01 2020
#  Design:            clb_tile
#  Command:           write_netlist /scratch/cs199-ccz/ee241bS20/build/par-rundir/clb_tile.lvs.v -top_module_first -top_module clb_tile -exclude_leaf_cells -phys -flat -exclude_insts_of_cells { TAPCELL_ASAP7_75t_R TAPCELL_ASAP7_75t_L TAPCELL_ASAP7_75t_SL TAPCELL_ASAP7_75t_SRAM TAPCELL_WITH_FILLER_ASAP7_75t_R TAPCELL_WITH_FILLER_ASAP7_75t_L TAPCELL_WITH_FILLER_ASAP7_75t_SL TAPCELL_WITH_FILLER_ASAP7_75t_SRAM FILLER_ASAP7_75t_R FILLER_ASAP7_75t_L FILLER_ASAP7_75t_SL FILLER_ASAP7_75t_SRAM FILLERxp5_ASAP7_75t_R FILLERxp5_ASAP7_75t_L FILLERxp5_ASAP7_75t_SL FILLERxp5_ASAP7_75t_SRAM DECAPx1_ASAP7_75t_R DECAPx1_ASAP7_75t_L DECAPx1_ASAP7_75t_SL DECAPx1_ASAP7_75t_SRAM DECAPx2_ASAP7_75t_R DECAPx2_ASAP7_75t_L DECAPx2_ASAP7_75t_SL DECAPx2_ASAP7_75t_SRAM DECAPx4_ASAP7_75t_R DECAPx4_ASAP7_75t_L DECAPx4_ASAP7_75t_SL DECAPx4_ASAP7_75t_SRAM DECAPx6_ASAP7_75t_R DECAPx6_ASAP7_75t_L DECAPx6_ASAP7_75t_SL DECAPx6_ASAP7_75t_SRAM DECAPx10_ASAP7_75t_R DECAPx10_ASAP7_75t_L DECAPx10_ASAP7_75t_SL DECAPx10_ASAP7_75t_SRAM }
###############################################################
*/
module clb_tile (
	arr_L1_x0y0e, 
	arr_L1_x0y0w, 
	arc_L1_x0y0n, 
	arc_L1_x0y0s, 
	arr_L1_x0v1e, 
	arr_L1_x0v1w, 
	arc_L1_x0v1e, 
	arc_L1_x0v1w, 
	arr_L1_u1y0n, 
	arr_L1_u1y0s, 
	clk, 
	cfg_clk, 
	cfg_scan_en, 
	cfg_lut_we, 
	cfg_scan_in, 
	cfg_scan_out, 
	VSS, 
	VDD);
   input [19:0] arr_L1_x0y0e;
   input [19:0] arr_L1_x0y0w;
   output [19:0] arc_L1_x0y0n;
   output [19:0] arc_L1_x0y0s;
   input [19:0] arr_L1_x0v1e;
   input [19:0] arr_L1_x0v1w;
   output [19:0] arc_L1_x0v1e;
   output [19:0] arc_L1_x0v1w;
   input [19:0] arr_L1_u1y0n;
   input [19:0] arr_L1_u1y0s;
   input clk;
   input cfg_clk;
   input cfg_scan_en;
   input cfg_lut_we;
   input cfg_scan_in;
   output cfg_scan_out;
   inout VSS;
   inout VDD;

   // Internal wires
   wire FE_PHN3105_sram_rd_data_29;
   wire \blkinst/cluster0/FE_PHN3104_cfg_d_46 ;
   wire \fake_mem/FE_PHN3103_sram_input_cfg_1 ;
   wire \blkinst/cluster6/FE_PHN3102_cfg_d_71 ;
   wire \blkinst/cluster0/FE_PHN3101_cfg_d_70 ;
   wire \blkinst/cluster0/FE_PHN3100_cfg_d_7 ;
   wire \blkinst/FE_PHN3099_cluster0__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN3098_cfg_d_8 ;
   wire \blkinst/cluster8/FE_PHN3097_cfg_d_71 ;
   wire \blkinst/cluster9/FE_PHN3096_cfg_d_71 ;
   wire \blkinst/cluster5/FE_PHN3095_cfg_d_71 ;
   wire FE_PHN3094_sram_rd_data_1;
   wire FE_PHN3093_sram_rd_data_29;
   wire \fake_mem/FE_PHN3092_sram_rd_data_13 ;
   wire \blkinst/cluster0/FE_PHN3091_cfg_d_60 ;
   wire \blkinst/cluster1/FE_PHN3090_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN3089_cfg_d_20 ;
   wire \blkinst/cluster2/FE_PHN3088_cfg_d_22 ;
   wire \blkinst/cluster2/FE_PHN3087_cfg_d_46 ;
   wire \blkinst/cluster3/FE_PHN3086_cfg_d_61 ;
   wire \fake_mem/FE_PHN3085_sram_input_cfg_1 ;
   wire \blkinst/cluster2/FE_PHN3084_cfg_d_42 ;
   wire \blkinst/cluster2/FE_PHN3083_cfg_d_41 ;
   wire \blkinst/cluster8/FE_PHN3082_cfg_d_71 ;
   wire \blkinst/cluster1/FE_PHN3081_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN3080_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN3079_cfg_d_39 ;
   wire \blkinst/cluster2/FE_PHN3078_cfg_d_37 ;
   wire \blkinst/cluster0/FE_PHN3077_cfg_d_23 ;
   wire \blkinst/cluster2/FE_PHN3076_cfg_d_43 ;
   wire \blkinst/cluster5/FE_PHN3075_cfg_d_71 ;
   wire \blkinst/cluster2/FE_PHN3074_cfg_d_49 ;
   wire FE_PHN3073_sram_input_cfg_12;
   wire \blkinst/cluster0/FE_PHN3072_cfg_d_19 ;
   wire FE_PHN3071_sram_input_cfg_37;
   wire \blkinst/FE_PHN3070_cluster0__cfg_o_0 ;
   wire \blkinst/cluster9/FE_PHN3069_cfg_d_71 ;
   wire \blkinst/cluster0/FE_PHN3068_cfg_d_70 ;
   wire \blkinst/cluster6/FE_PHN3067_cfg_d_71 ;
   wire \blkinst/cluster3/FE_PHN3066_cfg_d_71 ;
   wire \blkinst/cluster5/FE_PHN3065_cfg_d_59 ;
   wire \blkinst/cluster4/FE_PHN3064_cfg_d_71 ;
   wire \blkinst/cluster7/FE_PHN3063_cfg_d_71 ;
   wire \blkinst/cluster2/FE_PHN3062_cfg_d_71 ;
   wire \fake_mem/FE_PHN3061_sram_rd_data_21 ;
   wire FE_PHN3060_n_26;
   wire FE_PHN3059_sram_rd_data_28;
   wire FE_PHN3058_sram_rd_data_0;
   wire FE_PHN3057_sram_rd_data_5;
   wire FE_PHN3056_sram_rd_data_29;
   wire FE_PHN3055_sram_rd_data_4;
   wire FE_PHN3054_sram_rd_data_1;
   wire FE_PHN3053_n_12;
   wire FE_PHN3052_sram_rd_data_9;
   wire FE_PHN3051_sram_rd_data_17;
   wire FE_PHN3050_sram_rd_data_13;
   wire FE_PHN3049_sram_rd_data_0;
   wire FE_PHN3048_sram_rd_data_28;
   wire \blkinst/cluster2/FE_PHN3047_cfg_d_14 ;
   wire \blkinst/cluster3/FE_PHN3046_cfg_d_60 ;
   wire \blkinst/cluster0/FE_PHN3045_cfg_d_60 ;
   wire FE_PHN3044_sram_input_cfg_0;
   wire \blkinst/cluster2/FE_PHN3043_cfg_d_55 ;
   wire \blkinst/cluster2/FE_PHN3042_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN3041_n_138 ;
   wire \blkinst/cluster3/FE_PHN3040_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN3039_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN3038_cfg_d_38 ;
   wire \blkinst/cluster2/FE_PHN3037_cfg_d_47 ;
   wire \blkinst/cluster9/FE_PHN3036_cfg_d_71 ;
   wire \blkinst/cluster2/FE_PHN3035_cfg_d_46 ;
   wire \blkinst/cluster0/FE_PHN3034_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN3033_cfg_d_17 ;
   wire \blkinst/cluster3/FE_PHN3032_cfg_d_61 ;
   wire \blkinst/cluster5/FE_PHN3031_cfg_d_56 ;
   wire \blkinst/cluster2/FE_PHN3030_cfg_d_33 ;
   wire \blkinst/cluster5/FE_PHN3029_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN3028_cfg_d_26 ;
   wire \blkinst/cluster9/FE_PHN3027_cfg_d_57 ;
   wire \blkinst/cluster1/FE_PHN3026_cfg_d_37 ;
   wire \blkinst/cluster0/FE_PHN3025_n_184 ;
   wire \blkinst/cluster7/FE_PHN3024_cfg_d_5 ;
   wire \blkinst/cluster6/FE_PHN3023_cfg_d_81 ;
   wire FE_PHN3022_sram_input_cfg_1;
   wire \blkinst/cluster1/FE_PHN3021_cfg_d_61 ;
   wire FE_PHN3020_sram_input_cfg_37;
   wire FE_PHN3019_sram_input_cfg_28;
   wire \blkinst/cluster1/FE_PHN3018_cfg_d_51 ;
   wire \blkinst/cluster2/FE_PHN3017_cfg_d_3 ;
   wire \blkinst/cluster4/FE_PHN3016_cfg_d_76 ;
   wire \blkinst/cluster1/FE_PHN3015_cfg_d_55 ;
   wire \blkinst/cluster9/FE_PHN3014_cfg_d_61 ;
   wire FE_PHN3013_sram_input_cfg_15;
   wire \blkinst/cluster4/FE_PHN3012_cfg_d_11 ;
   wire \blkinst/cluster1/FE_PHN3011_cfg_d_58 ;
   wire \blkinst/cluster1/FE_PHN3010_cfg_d_71 ;
   wire \blkinst/cluster7/FE_PHN3009_cfg_d_81 ;
   wire \blkinst/cluster2/FE_PHN3008_cfg_d_5 ;
   wire \blkinst/cluster1/FE_PHN3007_cfg_d_65 ;
   wire \blkinst/cluster0/FE_PHN3006_cfg_d_70 ;
   wire \blkinst/cluster6/FE_PHN3005_cfg_d_71 ;
   wire \blkinst/cluster4/FE_PHN3004_cfg_d_71 ;
   wire \blkinst/cluster7/FE_PHN3003_cfg_d_71 ;
   wire \blkinst/cluster5/FE_PHN3002_cfg_d_36 ;
   wire \blkinst/cluster5/FE_PHN3001_cfg_d_38 ;
   wire \blkinst/cluster7/FE_PHN3000_cfg_d_59 ;
   wire \blkinst/cluster0/FE_PHN2999_cfg_d_67 ;
   wire \blkinst/cluster1/FE_PHN2998_cfg_d_59 ;
   wire \blkinst/cluster1/FE_PHN2997_cfg_d_63 ;
   wire FE_PHN2996_sram_input_cfg_32;
   wire \blkinst/cluster9/FE_PHN2995_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN2994_cfg_d_24 ;
   wire \blkinst/cluster5/FE_PHN2993_cfg_d_63 ;
   wire \blkinst/cluster1/FE_PHN2992_cfg_d_46 ;
   wire \blkinst/cluster2/FE_PHN2991_cfg_d_6 ;
   wire \blkinst/cluster7/FE_PHN2990_cfg_d_14 ;
   wire FE_PHN2989_sram_input_cfg_9;
   wire FE_PHN2988_sram_input_cfg_19;
   wire FE_PHN2987_sram_input_cfg_36;
   wire \fake_mem/FE_PHN2986_sram_input_cfg_17 ;
   wire \blkinst/cluster2/FE_PHN2985_cfg_d_12 ;
   wire FE_PHN2984_sram_input_cfg_31;
   wire FE_PHN2983_sram_input_cfg_25;
   wire FE_PHN2982_sram_input_cfg_21;
   wire FE_PHN2981_sram_input_cfg_7;
   wire \blkinst/cluster3/FE_PHN2980_cfg_d_71 ;
   wire \blkinst/cluster2/FE_PHN2979_cfg_d_71 ;
   wire \blkinst/cluster0/FE_PHN2978_cfg_d_11 ;
   wire FE_PHN2977_sram_input_cfg_17;
   wire FE_PHN2976_sram_input_cfg_22;
   wire \blkinst/cluster8/FE_PHN2975_cfg_d_71 ;
   wire \blkinst/cluster0/FE_PHN2974_cfg_d_3 ;
   wire FE_PHN2973_blkinst__cfg_o_0;
   wire \fake_mem/FE_PHN2972_n_25 ;
   wire FE_PHN2971_sram_rd_data_29;
   wire FE_PHN2970_sram_rd_data_13;
   wire \fake_mem/FE_PHN2969_sram_rd_data_12 ;
   wire FE_PHN2968_sram_rd_data_16;
   wire FE_PHN2967_sram_rd_data_5;
   wire \fake_mem/FE_PHN2966_sram_rd_data_20 ;
   wire FE_PHN2965_sram_rd_data_4;
   wire FE_PHN2964_sram_rd_data_9;
   wire FE_PHN2963_sram_rd_data_8;
   wire FE_PHN2962_sram_rd_data_28;
   wire FE_PHN2961_sram_rd_data_0;
   wire FE_PHN2960_sram_rd_data_1;
   wire FE_PHN2959_sram_rd_data_24;
   wire FE_PHN2958_sram_rd_data_17;
   wire FE_PHN2957_n_12;
   wire FE_PHN2956_n_6;
   wire \fake_mem/FE_PHN2955_sram_rd_data_21 ;
   wire FE_PHN2954_n_26;
   wire FE_PHN2953_sram_rd_data_25;
   wire FE_PHN2952_sram_rd_data_30;
   wire \blkinst/cluster3/FE_PHN2951_cfg_d_11 ;
   wire \blkinst/cluster5/FE_PHN2950_cfg_d_60 ;
   wire \blkinst/cluster3/FE_PHN2949_cfg_d_32 ;
   wire \blkinst/cluster5/FE_PHN2948_cfg_d_65 ;
   wire \blkinst/cluster3/FE_PHN2947_cfg_d_4 ;
   wire FE_PHN2946_sram_input_cfg_3;
   wire \blkinst/cluster3/FE_PHN2945_cfg_d_3 ;
   wire \blkinst/cluster3/FE_PHN2944_cfg_d_6 ;
   wire \blkinst/cluster5/FE_PHN2943_cfg_d_66 ;
   wire \blkinst/cluster3/FE_PHN2942_cfg_d_7 ;
   wire \blkinst/cluster2/FE_PHN2941_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN2940_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN2939_cfg_d_65 ;
   wire \blkinst/cluster1/FE_PHN2938_cfg_d_63 ;
   wire \blkinst/cluster0/FE_PHN2937_cfg_d_67 ;
   wire \blkinst/cluster0/FE_PHN2936_n_184 ;
   wire \blkinst/cluster1/FE_PHN2935_cfg_d_51 ;
   wire \blkinst/cluster2/FE_PHN2934_cfg_d_14 ;
   wire \blkinst/cluster0/FE_PHN2933_cfg_d_60 ;
   wire \blkinst/cluster3/FE_PHN2932_cfg_d_10 ;
   wire \blkinst/cluster2/FE_PHN2931_cfg_d_15 ;
   wire \blkinst/cluster2/FE_PHN2930_cfg_d_66 ;
   wire \blkinst/cluster2/FE_PHN2929_cfg_d_32 ;
   wire \blkinst/cluster2/FE_PHN2928_cfg_d_26 ;
   wire \blkinst/cluster0/FE_PHN2927_cfg_d_11 ;
   wire \fake_mem/FE_PHN2926_sram_input_cfg_35 ;
   wire \blkinst/cluster2/FE_PHN2925_cfg_d_16 ;
   wire \blkinst/cluster2/FE_PHN2924_cfg_d_3 ;
   wire \blkinst/cluster0/FE_PHN2923_n_138 ;
   wire \blkinst/cluster3/FE_PHN2922_cfg_d_25 ;
   wire \blkinst/cluster2/FE_PHN2921_cfg_d_18 ;
   wire \blkinst/cluster2/FE_PHN2920_cfg_d_5 ;
   wire \blkinst/cluster3/FE_PHN2919_cfg_d_5 ;
   wire \blkinst/cluster4/FE_PHN2918_internal_lut5_1 ;
   wire FE_PHN2917_sram_input_cfg_2;
   wire \blkinst/cluster2/FE_PHN2916_cfg_d_17 ;
   wire \blkinst/cluster1/FE_PHN2915_cfg_d_4 ;
   wire \blkinst/cluster5/FE_PHN2914_cfg_d_64 ;
   wire \blkinst/cluster5/FE_PHN2913_cfg_d_62 ;
   wire \blkinst/cluster2/FE_PHN2912_cfg_d_67 ;
   wire \blkinst/cluster0/FE_PHN2911_cfg_d_23 ;
   wire \blkinst/cluster5/FE_PHN2910_cfg_d_59 ;
   wire \blkinst/cluster2/FE_PHN2909_cfg_d_12 ;
   wire \blkinst/cluster5/FE_PHN2908_cfg_d_67 ;
   wire \blkinst/cluster4/FE_PHN2907_cfg_d_66 ;
   wire \blkinst/cluster2/FE_PHN2906_cfg_d_68 ;
   wire \blkinst/cluster1/FE_PHN2905_cfg_d_3 ;
   wire \blkinst/cluster2/FE_PHN2904_cfg_d_55 ;
   wire \blkinst/cluster2/FE_PHN2903_internal_lut5_1 ;
   wire \blkinst/cluster3/FE_PHN2902_cfg_d_20 ;
   wire \blkinst/cluster0/FE_PHN2901_cfg_d_3 ;
   wire \blkinst/cluster1/FE_PHN2900_cfg_d_46 ;
   wire \blkinst/cluster3/FE_PHN2899_cfg_d_66 ;
   wire \blkinst/cluster2/FE_PHN2898_cfg_d_6 ;
   wire \blkinst/cluster4/FE_PHN2897_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN2896_cfg_d_28 ;
   wire \blkinst/cluster2/FE_PHN2895_cfg_d_42 ;
   wire \blkinst/cluster3/FE_PHN2894_cfg_d_29 ;
   wire \blkinst/cluster2/FE_PHN2893_cfg_d_41 ;
   wire \blkinst/cluster2/FE_PHN2892_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN2891_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN2890_cfg_d_39 ;
   wire \blkinst/cluster5/FE_PHN2889_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN2888_cfg_d_43 ;
   wire \blkinst/cluster2/FE_PHN2887_cfg_d_47 ;
   wire \blkinst/cluster3/FE_PHN2886_cfg_d_63 ;
   wire \blkinst/cluster5/FE_PHN2885_cfg_d_48 ;
   wire \blkinst/cluster3/FE_PHN2884_cfg_d_60 ;
   wire \blkinst/cluster2/FE_PHN2883_cfg_d_49 ;
   wire \blkinst/cluster5/FE_PHN2882_cfg_d_61 ;
   wire \blkinst/cluster2/FE_PHN2881_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN2880_cfg_d_46 ;
   wire \blkinst/cluster3/FE_PHN2879_cfg_d_67 ;
   wire \blkinst/cluster1/FE_PHN2878_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN2877_n_146 ;
   wire \blkinst/cluster5/FE_PHN2876_cfg_d_39 ;
   wire \blkinst/cluster5/FE_PHN2875_cfg_d_58 ;
   wire \blkinst/cluster4/FE_PHN2874_cfg_d_64 ;
   wire \blkinst/cluster0/FE_PHN2873_cfg_d_8 ;
   wire \blkinst/cluster4/FE_PHN2872_cfg_d_67 ;
   wire \blkinst/cluster0/FE_PHN2871_cfg_d_19 ;
   wire \blkinst/cluster0/FE_PHN2870_cfg_d_52 ;
   wire \blkinst/cluster4/FE_PHN2869_cfg_d_62 ;
   wire \blkinst/cluster4/FE_PHN2868_cfg_d_56 ;
   wire \blkinst/cluster5/FE_PHN2867_cfg_d_56 ;
   wire \blkinst/cluster1/FE_PHN2866_cfg_d_20 ;
   wire \blkinst/cluster5/FE_PHN2865_cfg_d_41 ;
   wire \blkinst/cluster3/FE_PHN2864_cfg_d_16 ;
   wire \blkinst/cluster2/FE_PHN2863_cfg_d_10 ;
   wire \blkinst/cluster6/FE_PHN2862_internal_lut5_1 ;
   wire \blkinst/cluster5/FE_PHN2861_cfg_d_50 ;
   wire \blkinst/cluster5/FE_PHN2860_cfg_d_5 ;
   wire \blkinst/cluster3/FE_PHN2859_cfg_d_27 ;
   wire \blkinst/cluster2/FE_PHN2858_cfg_d_33 ;
   wire \blkinst/cluster6/FE_PHN2857_cfg_d_59 ;
   wire \blkinst/cluster5/FE_PHN2856_cfg_d_57 ;
   wire \blkinst/cluster6/FE_PHN2855_cfg_d_68 ;
   wire \blkinst/cluster5/FE_PHN2854_cfg_d_4 ;
   wire \blkinst/cluster2/FE_PHN2853_cfg_d_8 ;
   wire \blkinst/cluster1/FE_PHN2852_cfg_d_34 ;
   wire \blkinst/cluster5/FE_PHN2851_cfg_d_55 ;
   wire \blkinst/cluster3/FE_PHN2850_cfg_d_26 ;
   wire \blkinst/cluster7/FE_PHN2849_cfg_d_9 ;
   wire \blkinst/cluster5/FE_PHN2848_cfg_d_37 ;
   wire \blkinst/cluster2/FE_PHN2847_cfg_d_59 ;
   wire \blkinst/cluster5/FE_PHN2846_n_145 ;
   wire \blkinst/cluster1/FE_PHN2845_cfg_d_17 ;
   wire \blkinst/cluster4/FE_PHN2844_cfg_d_24 ;
   wire \blkinst/cluster7/FE_PHN2843_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN2842_cfg_d_17 ;
   wire \blkinst/cluster5/FE_PHN2841_cfg_d_45 ;
   wire \blkinst/cluster5/FE_PHN2840_cfg_d_43 ;
   wire \blkinst/cluster5/FE_PHN2839_cfg_d_47 ;
   wire \blkinst/cluster5/FE_PHN2838_cfg_d_9 ;
   wire \blkinst/cluster7/FE_PHN2837_cfg_d_41 ;
   wire \blkinst/cluster7/FE_PHN2836_cfg_d_65 ;
   wire \blkinst/cluster5/FE_PHN2835_cfg_d_7 ;
   wire \blkinst/cluster7/FE_PHN2834_cfg_d_39 ;
   wire \blkinst/cluster6/FE_PHN2833_cfg_d_41 ;
   wire \blkinst/cluster4/FE_PHN2832_cfg_d_4 ;
   wire \blkinst/cluster5/FE_PHN2831_cfg_d_42 ;
   wire \blkinst/cluster5/FE_PHN2830_cfg_d_40 ;
   wire \blkinst/cluster4/FE_PHN2829_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN2828_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN2827_internal_lut5_1 ;
   wire \blkinst/cluster3/FE_PHN2826_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN2825_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN2824_n_152 ;
   wire \blkinst/cluster5/FE_PHN2823_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN2822_cfg_d_8 ;
   wire \blkinst/cluster3/FE_PHN2821_cfg_d_30 ;
   wire \blkinst/cluster6/FE_PHN2820_cfg_d_39 ;
   wire \blkinst/cluster7/FE_PHN2819_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN2818_cfg_d_47 ;
   wire \blkinst/cluster6/FE_PHN2817_cfg_d_40 ;
   wire \blkinst/cluster4/FE_PHN2816_cfg_d_17 ;
   wire \blkinst/cluster5/FE_PHN2815_cfg_d_23 ;
   wire \blkinst/cluster4/FE_PHN2814_cfg_d_61 ;
   wire \blkinst/cluster6/FE_PHN2813_cfg_d_69 ;
   wire \blkinst/cluster4/FE_PHN2812_cfg_d_5 ;
   wire \blkinst/cluster7/FE_PHN2811_cfg_d_55 ;
   wire \blkinst/cluster6/FE_PHN2810_cfg_d_67 ;
   wire \blkinst/cluster7/FE_PHN2809_cfg_d_58 ;
   wire \blkinst/cluster5/FE_PHN2808_cfg_d_25 ;
   wire \blkinst/cluster3/FE_PHN2807_cfg_d_33 ;
   wire \blkinst/cluster8/FE_PHN2806_cfg_d_66 ;
   wire \blkinst/cluster6/FE_PHN2805_cfg_d_4 ;
   wire \blkinst/cluster6/FE_PHN2804_cfg_d_5 ;
   wire \blkinst/cluster4/FE_PHN2803_cfg_d_28 ;
   wire \blkinst/cluster6/FE_PHN2802_cfg_d_63 ;
   wire \blkinst/cluster4/FE_PHN2801_cfg_d_6 ;
   wire \blkinst/cluster5/FE_PHN2800_cfg_d_26 ;
   wire \blkinst/cluster5/FE_PHN2799_cfg_d_11 ;
   wire \blkinst/cluster6/FE_PHN2798_cfg_d_3 ;
   wire \blkinst/cluster5/FE_PHN2797_cfg_d_34 ;
   wire \blkinst/cluster5/FE_PHN2796_cfg_d_27 ;
   wire \blkinst/cluster5/FE_PHN2795_cfg_d_29 ;
   wire \blkinst/cluster5/FE_PHN2794_cfg_d_12 ;
   wire \blkinst/cluster8/FE_PHN2793_cfg_d_62 ;
   wire \blkinst/cluster5/FE_PHN2792_cfg_d_17 ;
   wire \blkinst/cluster8/FE_PHN2791_cfg_d_59 ;
   wire \blkinst/cluster5/FE_PHN2790_cfg_d_32 ;
   wire \blkinst/cluster7/FE_PHN2789_cfg_d_4 ;
   wire \blkinst/cluster8/FE_PHN2788_cfg_d_51 ;
   wire \blkinst/cluster6/FE_PHN2787_cfg_d_28 ;
   wire \blkinst/cluster3/FE_PHN2786_cfg_d_19 ;
   wire \blkinst/cluster7/FE_PHN2785_cfg_d_70 ;
   wire \blkinst/cluster7/FE_PHN2784_cfg_d_5 ;
   wire \blkinst/cluster6/FE_PHN2783_cfg_d_24 ;
   wire \blkinst/cluster4/FE_PHN2782_cfg_d_25 ;
   wire \blkinst/cluster3/FE_PHN2781_cfg_d_2 ;
   wire \blkinst/cluster7/FE_PHN2780_cfg_d_28 ;
   wire \blkinst/cluster3/FE_PHN2779_cfg_d_13 ;
   wire \blkinst/cluster7/FE_PHN2778_cfg_d_30 ;
   wire \blkinst/cluster6/FE_PHN2777_cfg_d_11 ;
   wire \blkinst/cluster8/FE_PHN2776_cfg_d_16 ;
   wire FE_PHN2775_sram_input_cfg_4;
   wire \blkinst/cluster0/FE_PHN2774_cfg_d_26 ;
   wire \blkinst/cluster4/FE_PHN2773_cfg_d_1 ;
   wire \blkinst/cluster5/FE_PHN2772_cfg_d_69 ;
   wire \blkinst/cluster8/FE_PHN2771_cfg_d_38 ;
   wire \blkinst/cluster8/FE_PHN2770_cfg_d_29 ;
   wire \blkinst/cluster9/FE_PHN2769_cfg_d_64 ;
   wire \blkinst/cluster4/FE_PHN2768_cfg_d_69 ;
   wire \blkinst/cluster8/FE_PHN2767_cfg_d_60 ;
   wire \blkinst/cluster9/FE_PHN2766_cfg_d_57 ;
   wire \blkinst/cluster8/FE_PHN2765_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN2764_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN2763_cfg_d_25 ;
   wire \blkinst/cluster8/FE_PHN2762_cfg_d_27 ;
   wire \blkinst/cluster8/FE_PHN2761_cfg_d_40 ;
   wire \blkinst/cluster7/FE_PHN2760_cfg_d_11 ;
   wire \blkinst/cluster4/FE_PHN2759_cfg_d_77 ;
   wire \blkinst/cluster7/FE_PHN2758_cfg_d_12 ;
   wire \blkinst/cluster8/FE_PHN2757_cfg_d_9 ;
   wire \blkinst/cluster8/FE_PHN2756_cfg_d_12 ;
   wire FE_PHN2755_sram_input_cfg_6;
   wire FE_PHN2754_sram_input_cfg_8;
   wire FE_PHN2753_sram_input_cfg_14;
   wire \blkinst/cluster8/FE_PHN2752_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN2751_cfg_d_11 ;
   wire \blkinst/cluster9/FE_PHN2750_cfg_d_39 ;
   wire FE_PHN2749_sram_input_cfg_11;
   wire \blkinst/cluster8/FE_PHN2748_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN2747_cfg_d_14 ;
   wire \blkinst/cluster8/FE_PHN2746_cfg_d_13 ;
   wire FE_PHN2745_sram_input_cfg_18;
   wire \blkinst/cluster9/FE_PHN2744_cfg_d_65 ;
   wire FE_PHN2743_sram_input_cfg_13;
   wire \blkinst/cluster9/FE_PHN2742_cfg_d_60 ;
   wire FE_PHN2741_sram_input_cfg_24;
   wire \blkinst/cluster5/FE_PHN2740_cfg_d_79 ;
   wire \blkinst/cluster8/FE_PHN2739_cfg_d_18 ;
   wire \blkinst/cluster4/FE_PHN2738_cfg_d_2 ;
   wire \blkinst/cluster3/FE_PHN2737_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN2736_cfg_d_69 ;
   wire \blkinst/cluster0/FE_PHN2735_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN2734_cfg_d_67 ;
   wire \blkinst/cluster2/FE_PHN2733_cfg_d_2 ;
   wire \blkinst/cluster3/FE_PHN2732_cfg_d_14 ;
   wire \blkinst/cluster7/FE_PHN2731_cfg_d_77 ;
   wire \blkinst/cluster7/FE_PHN2730_cfg_d_1 ;
   wire \blkinst/cluster7/FE_PHN2729_cfg_d_0 ;
   wire \blkinst/cluster2/FE_PHN2728_cfg_d_74 ;
   wire \blkinst/cluster9/FE_PHN2727_cfg_d_70 ;
   wire \blkinst/cluster0/FE_PHN2726_cfg_d_72 ;
   wire \blkinst/cluster9/FE_PHN2725_cfg_d_18 ;
   wire \blkinst/cluster0/FE_PHN2724_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN2723_cfg_d_69 ;
   wire \blkinst/cluster9/FE_PHN2722_cfg_d_30 ;
   wire \blkinst/cluster9/FE_PHN2721_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN2720_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN2719_cfg_d_2 ;
   wire \blkinst/cluster2/FE_PHN2718_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN2717_cfg_d_74 ;
   wire \blkinst/cluster0/FE_PHN2716_cfg_d_82 ;
   wire \blkinst/cluster9/FE_PHN2715_cfg_d_11 ;
   wire \blkinst/cluster1/FE_PHN2714_cfg_d_71 ;
   wire \fake_mem/FE_PHN2713_sram_input_cfg_31 ;
   wire \blkinst/cluster5/FE_PHN2712_cfg_d_72 ;
   wire \blkinst/cluster5/FE_PHN2711_cfg_d_74 ;
   wire \blkinst/cluster9/FE_PHN2710_cfg_d_4 ;
   wire \blkinst/cluster7/FE_PHN2709_cfg_d_76 ;
   wire \blkinst/cluster4/FE_PHN2708_cfg_d_63 ;
   wire \blkinst/cluster3/FE_PHN2707_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN2706_cfg_d_22 ;
   wire \blkinst/cluster1/FE_PHN2705_cfg_d_74 ;
   wire \blkinst/cluster2/FE_PHN2704_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN2703_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN2702_cfg_d_73 ;
   wire \blkinst/cluster7/FE_PHN2701_cfg_d_67 ;
   wire \blkinst/cluster0/FE_PHN2700_cfg_d_73 ;
   wire \blkinst/cluster9/FE_PHN2699_cfg_d_52 ;
   wire \blkinst/cluster9/FE_PHN2698_cfg_d_63 ;
   wire \blkinst/cluster5/FE_PHN2697_cfg_d_14 ;
   wire \blkinst/cluster9/FE_PHN2696_cfg_d_12 ;
   wire \fake_mem/FE_PHN2695_flop_array_5_20 ;
   wire \blkinst/cluster4/FE_PHN2694_cfg_d_68 ;
   wire \blkinst/cluster2/FE_PHN2693_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN2692_cfg_d_79 ;
   wire \fake_mem/FE_PHN2691_flop_array_3_20 ;
   wire \blkinst/cluster5/FE_PHN2690_cfg_d_52 ;
   wire \blkinst/cluster7/FE_PHN2689_cfg_d_61 ;
   wire \fake_mem/FE_PHN2688_flop_array_2_20 ;
   wire \blkinst/cluster5/FE_PHN2687_cfg_d_76 ;
   wire \blkinst/cluster7/FE_PHN2686_cfg_d_3 ;
   wire \fake_mem/FE_PHN2685_flop_array_0_20 ;
   wire \blkinst/cluster6/FE_PHN2684_cfg_d_76 ;
   wire \blkinst/cluster9/FE_PHN2683_cfg_d_48 ;
   wire \blkinst/cluster1/FE_PHN2682_cfg_d_77 ;
   wire \blkinst/cluster4/FE_PHN2681_cfg_d_48 ;
   wire \blkinst/cluster9/FE_PHN2680_cfg_d_50 ;
   wire \blkinst/cluster4/FE_PHN2679_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN2678_cfg_d_51 ;
   wire \blkinst/cluster6/FE_PHN2677_cfg_d_77 ;
   wire \blkinst/cluster9/FE_PHN2676_cfg_d_46 ;
   wire \blkinst/cluster3/FE_PHN2675_cfg_d_12 ;
   wire \blkinst/cluster3/FE_PHN2674_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN2673_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN2672_cfg_d_53 ;
   wire \blkinst/cluster2/FE_PHN2671_cfg_d_76 ;
   wire \blkinst/cluster7/FE_PHN2670_cfg_d_60 ;
   wire \blkinst/cluster6/FE_PHN2669_n_165 ;
   wire \blkinst/cluster7/FE_PHN2668_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN2667_cfg_d_74 ;
   wire \blkinst/cluster7/FE_PHN2666_cfg_d_6 ;
   wire \blkinst/cluster6/FE_PHN2665_cfg_d_12 ;
   wire \blkinst/cluster6/FE_PHN2664_cfg_d_17 ;
   wire \blkinst/cluster7/FE_PHN2663_cfg_d_31 ;
   wire \blkinst/cluster5/FE_PHN2662_cfg_d_73 ;
   wire \blkinst/cluster3/FE_PHN2661_cfg_d_34 ;
   wire \blkinst/cluster6/FE_PHN2660_cfg_d_25 ;
   wire \blkinst/cluster4/FE_PHN2659_cfg_d_57 ;
   wire \blkinst/cluster7/FE_PHN2658_cfg_d_19 ;
   wire \blkinst/cluster7/FE_PHN2657_cfg_d_27 ;
   wire \blkinst/cluster3/FE_PHN2656_cfg_d_41 ;
   wire \blkinst/cluster8/FE_PHN2655_cfg_d_81 ;
   wire \blkinst/FE_PHN2654_cluster4__cfg_o_0 ;
   wire \blkinst/cluster6/FE_PHN2653_cfg_d_14 ;
   wire \blkinst/cluster6/FE_PHN2652_cfg_d_30 ;
   wire \blkinst/cluster7/FE_PHN2651_cfg_d_73 ;
   wire \blkinst/cluster1/FE_PHN2650_n_96 ;
   wire \blkinst/cluster5/FE_PHN2649_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN2648_cfg_d_22 ;
   wire \blkinst/cluster4/FE_PHN2647_cfg_d_3 ;
   wire \blkinst/cluster1/FE_PHN2646_cfg_d_61 ;
   wire \blkinst/cluster9/FE_PHN2645_cfg_d_34 ;
   wire \blkinst/cluster6/FE_PHN2644_cfg_d_27 ;
   wire \blkinst/cluster7/FE_PHN2643_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN2642_cfg_d_6 ;
   wire \blkinst/cluster2/FE_PHN2641_cfg_d_81 ;
   wire \blkinst/cluster2/FE_PHN2640_cfg_d_78 ;
   wire \blkinst/cluster5/FE_PHN2639_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN2638_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN2637_cfg_d_37 ;
   wire \blkinst/cluster9/FE_PHN2636_cfg_d_81 ;
   wire \blkinst/cluster4/FE_PHN2635_cfg_d_54 ;
   wire \blkinst/cluster8/FE_PHN2634_cfg_d_78 ;
   wire \blkinst/cluster5/FE_PHN2633_cfg_d_78 ;
   wire \blkinst/cluster6/FE_PHN2632_cfg_d_1 ;
   wire \blkinst/cluster7/FE_PHN2631_cfg_d_14 ;
   wire \blkinst/cluster6/FE_PHN2630_cfg_d_21 ;
   wire \blkinst/cluster4/FE_PHN2629_cfg_d_59 ;
   wire \blkinst/cluster0/FE_PHN2628_cfg_d_78 ;
   wire \blkinst/cluster8/FE_PHN2627_cfg_d_1 ;
   wire \blkinst/cluster1/FE_PHN2626_cfg_d_55 ;
   wire \blkinst/cluster1/FE_PHN2625_cfg_d_58 ;
   wire \blkinst/cluster6/FE_PHN2624_cfg_d_58 ;
   wire \blkinst/cluster6/FE_PHN2623_cfg_d_16 ;
   wire \blkinst/cluster9/FE_PHN2622_cfg_d_23 ;
   wire \blkinst/cluster0/FE_PHN2621_cfg_d_29 ;
   wire \blkinst/cluster6/FE_PHN2620_cfg_d_10 ;
   wire \blkinst/cluster3/FE_PHN2619_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN2618_cfg_d_11 ;
   wire \blkinst/cluster9/FE_PHN2617_cfg_d_55 ;
   wire \blkinst/cluster7/FE_PHN2616_cfg_d_54 ;
   wire \blkinst/cluster9/FE_PHN2615_cfg_d_73 ;
   wire \blkinst/cluster1/FE_PHN2614_cfg_d_1 ;
   wire \blkinst/cluster4/FE_PHN2613_cfg_d_79 ;
   wire FE_PHN2612_sram_input_cfg_1;
   wire \blkinst/cluster7/FE_PHN2611_cfg_d_59 ;
   wire \blkinst/cluster7/FE_PHN2610_cfg_d_26 ;
   wire \blkinst/cluster8/FE_PHN2609_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN2608_cfg_d_36 ;
   wire \blkinst/cluster3/FE_PHN2607_cfg_d_78 ;
   wire \blkinst/cluster7/FE_PHN2606_cfg_d_22 ;
   wire \blkinst/cluster7/FE_PHN2605_cfg_d_64 ;
   wire \blkinst/cluster9/FE_PHN2604_cfg_d_61 ;
   wire \blkinst/cluster1/FE_PHN2603_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN2602_cfg_d_20 ;
   wire \blkinst/cluster0/FE_PHN2601_cfg_d_75 ;
   wire \blkinst/cluster9/FE_PHN2600_cfg_d_51 ;
   wire \blkinst/cluster6/FE_PHN2599_cfg_d_23 ;
   wire \fake_mem/FE_PHN2598_sram_input_cfg_17 ;
   wire \fake_mem/FE_PHN2597_sram_input_cfg_37 ;
   wire \blkinst/cluster7/FE_PHN2596_cfg_d_21 ;
   wire \blkinst/cluster7/FE_PHN2595_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN2594_cfg_d_20 ;
   wire \blkinst/cluster9/FE_PHN2593_cfg_d_3 ;
   wire \blkinst/cluster6/FE_PHN2592_cfg_d_26 ;
   wire \blkinst/cluster0/FE_PHN2591_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN2590_cfg_d_79 ;
   wire \blkinst/cluster9/FE_PHN2589_cfg_d_47 ;
   wire \blkinst/cluster8/FE_PHN2588_cfg_d_41 ;
   wire \blkinst/cluster8/FE_PHN2587_cfg_d_37 ;
   wire \blkinst/cluster5/FE_PHN2586_cfg_d_54 ;
   wire \blkinst/cluster7/FE_PHN2585_cfg_d_56 ;
   wire \blkinst/cluster1/FE_PHN2584_cfg_d_78 ;
   wire \blkinst/cluster6/FE_PHN2583_cfg_d_65 ;
   wire \blkinst/cluster4/FE_PHN2582_cfg_d_36 ;
   wire \blkinst/FE_PHN2581_cluster5__cfg_o_0 ;
   wire \blkinst/cluster8/FE_PHN2580_cfg_d_57 ;
   wire \blkinst/cluster9/FE_PHN2579_cfg_d_6 ;
   wire \blkinst/cluster3/FE_PHN2578_cfg_d_24 ;
   wire \blkinst/cluster5/FE_PHN2577_cfg_d_81 ;
   wire \blkinst/cluster1/FE_PHN2576_cfg_d_8 ;
   wire \blkinst/cluster8/FE_PHN2575_cfg_d_32 ;
   wire \blkinst/cluster8/FE_PHN2574_cfg_d_74 ;
   wire \blkinst/cluster9/FE_PHN2573_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN2572_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN2571_cfg_d_66 ;
   wire \blkinst/cluster4/FE_PHN2570_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN2569_cfg_d_0 ;
   wire \blkinst/cluster7/FE_PHN2568_cfg_d_51 ;
   wire \blkinst/cluster3/FE_PHN2567_cfg_d_52 ;
   wire \blkinst/cluster8/FE_PHN2566_cfg_d_54 ;
   wire \blkinst/cluster0/FE_PHN2565_cfg_d_81 ;
   wire \blkinst/cluster4/FE_PHN2564_n_170 ;
   wire \blkinst/cluster8/FE_PHN2563_cfg_d_39 ;
   wire \blkinst/cluster7/FE_PHN2562_cfg_d_52 ;
   wire \blkinst/cluster7/FE_PHN2561_cfg_d_48 ;
   wire \blkinst/cluster7/FE_PHN2560_cfg_d_36 ;
   wire \blkinst/cluster6/FE_PHN2559_cfg_d_6 ;
   wire \blkinst/cluster9/FE_PHN2558_cfg_d_62 ;
   wire \blkinst/cluster7/FE_PHN2557_cfg_d_32 ;
   wire \blkinst/cluster9/FE_PHN2556_cfg_d_19 ;
   wire \blkinst/cluster4/FE_PHN2555_cfg_d_40 ;
   wire \blkinst/cluster7/FE_PHN2554_cfg_d_45 ;
   wire \blkinst/cluster2/FE_PHN2553_n_168 ;
   wire \blkinst/cluster8/FE_PHN2552_cfg_d_79 ;
   wire \blkinst/cluster4/FE_PHN2551_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN2550_cfg_d_44 ;
   wire \blkinst/cluster9/FE_PHN2549_cfg_d_17 ;
   wire \blkinst/cluster3/FE_PHN2548_cfg_d_36 ;
   wire \blkinst/cluster8/FE_PHN2547_cfg_d_33 ;
   wire \blkinst/cluster3/FE_PHN2546_cfg_d_79 ;
   wire \blkinst/cluster4/FE_PHN2545_cfg_d_73 ;
   wire \blkinst/cluster8/FE_PHN2544_cfg_d_64 ;
   wire \blkinst/cluster7/FE_PHN2543_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN2542_cfg_d_56 ;
   wire \blkinst/cluster6/FE_PHN2541_cfg_d_64 ;
   wire \blkinst/cluster6/FE_PHN2540_cfg_d_34 ;
   wire \fake_mem/FE_PHN2539_sram_input_cfg_20 ;
   wire \blkinst/cluster9/FE_PHN2538_cfg_d_5 ;
   wire \blkinst/cluster6/FE_PHN2537_cfg_d_50 ;
   wire \blkinst/cluster6/FE_PHN2536_cfg_d_75 ;
   wire \blkinst/cluster6/FE_PHN2535_cfg_d_19 ;
   wire \blkinst/cluster3/FE_PHN2534_cfg_d_47 ;
   wire \blkinst/cluster8/FE_PHN2533_cfg_d_52 ;
   wire \blkinst/cluster7/FE_PHN2532_cfg_d_49 ;
   wire \blkinst/cluster8/FE_PHN2531_cfg_d_55 ;
   wire \blkinst/cluster5/FE_PHN2530_cfg_d_19 ;
   wire \blkinst/cluster7/FE_PHN2529_cfg_d_38 ;
   wire \blkinst/cluster7/FE_PHN2528_cfg_d_29 ;
   wire \blkinst/cluster6/FE_PHN2527_cfg_d_54 ;
   wire \blkinst/cluster4/FE_PHN2526_cfg_d_51 ;
   wire \blkinst/cluster7/FE_PHN2525_n_174 ;
   wire \blkinst/cluster4/FE_PHN2524_cfg_d_42 ;
   wire \blkinst/cluster9/FE_PHN2523_cfg_d_20 ;
   wire \blkinst/cluster1/FE_PHN2522_cfg_d_73 ;
   wire \blkinst/cluster8/FE_PHN2521_cfg_d_22 ;
   wire \blkinst/cluster8/FE_PHN2520_cfg_d_8 ;
   wire \fake_mem/FE_PHN2519_sram_input_cfg_30 ;
   wire \blkinst/cluster4/FE_PHN2518_cfg_d_80 ;
   wire \blkinst/cluster3/FE_PHN2517_cfg_d_58 ;
   wire \blkinst/cluster9/FE_PHN2516_cfg_d_41 ;
   wire \blkinst/cluster6/FE_PHN2515_cfg_d_46 ;
   wire \blkinst/cluster7/FE_PHN2514_cfg_d_46 ;
   wire \blkinst/cluster8/FE_PHN2513_cfg_d_3 ;
   wire \blkinst/cluster8/FE_PHN2512_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN2511_cfg_d_26 ;
   wire \blkinst/cluster9/FE_PHN2510_cfg_d_56 ;
   wire \blkinst/cluster4/FE_PHN2509_cfg_d_14 ;
   wire \blkinst/cluster4/FE_PHN2508_cfg_d_49 ;
   wire \blkinst/cluster8/FE_PHN2507_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN2506_n_188 ;
   wire \blkinst/cluster1/FE_PHN2505_cfg_d_52 ;
   wire \blkinst/cluster8/FE_PHN2504_cfg_d_36 ;
   wire \blkinst/cluster5/FE_PHN2503_cfg_d_20 ;
   wire \blkinst/cluster8/FE_PHN2502_cfg_d_73 ;
   wire \blkinst/cluster1/FE_PHN2501_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN2500_cfg_d_79 ;
   wire \blkinst/cluster4/FE_PHN2499_cfg_d_13 ;
   wire \blkinst/cluster4/FE_PHN2498_cfg_d_32 ;
   wire \blkinst/cluster8/FE_PHN2497_cfg_d_47 ;
   wire \blkinst/cluster0/FE_PHN2496_cfg_d_79 ;
   wire \blkinst/cluster2/FE_PHN2495_cfg_d_77 ;
   wire \blkinst/cluster5/FE_PHN2494_cfg_d_49 ;
   wire \blkinst/cluster8/FE_PHN2493_cfg_d_19 ;
   wire \blkinst/cluster8/FE_PHN2492_cfg_d_15 ;
   wire \blkinst/cluster9/FE_PHN2491_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN2490_cfg_d_31 ;
   wire \blkinst/cluster0/FE_PHN2489_cfg_d_55 ;
   wire \blkinst/cluster9/FE_PHN2488_cfg_d_49 ;
   wire \blkinst/cluster2/FE_PHN2487_cfg_d_34 ;
   wire \blkinst/cluster6/FE_PHN2486_cfg_d_49 ;
   wire \blkinst/cluster0/FE_PHN2485_cfg_d_56 ;
   wire \blkinst/cluster6/FE_PHN2484_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN2483_cfg_d_8 ;
   wire \blkinst/cluster7/FE_PHN2482_cfg_d_74 ;
   wire \blkinst/cluster4/FE_PHN2481_cfg_d_10 ;
   wire \blkinst/cluster7/FE_PHN2480_cfg_d_17 ;
   wire \blkinst/cluster2/FE_PHN2479_cfg_d_31 ;
   wire \blkinst/cluster5/FE_PHN2478_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN2477_cfg_d_17 ;
   wire \blkinst/cluster2/FE_PHN2476_cfg_d_0 ;
   wire \blkinst/cluster0/FE_PHN2475_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN2474_cfg_d_31 ;
   wire \blkinst/cluster6/FE_PHN2473_cfg_d_52 ;
   wire \blkinst/cluster4/FE_PHN2472_cfg_d_45 ;
   wire \blkinst/cluster0/FE_PHN2471_cfg_d_43 ;
   wire \blkinst/cluster1/FE_PHN2470_n_104 ;
   wire \blkinst/cluster8/FE_PHN2469_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN2468_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN2467_cfg_d_53 ;
   wire \blkinst/cluster4/FE_PHN2466_cfg_d_12 ;
   wire \blkinst/cluster4/FE_PHN2465_cfg_d_9 ;
   wire \blkinst/cluster8/FE_PHN2464_cfg_d_7 ;
   wire \blkinst/cluster9/FE_PHN2463_cfg_d_75 ;
   wire \blkinst/cluster8/FE_PHN2462_cfg_d_28 ;
   wire \blkinst/cluster1/FE_PHN2461_cfg_d_5 ;
   wire \blkinst/cluster8/FE_PHN2460_cfg_d_75 ;
   wire \blkinst/cluster6/FE_PHN2459_cfg_d_61 ;
   wire \blkinst/cluster3/FE_PHN2458_n_173 ;
   wire \blkinst/cluster1/FE_PHN2457_cfg_d_81 ;
   wire \blkinst/cluster8/FE_PHN2456_cfg_d_42 ;
   wire \blkinst/cluster2/FE_PHN2455_cfg_d_28 ;
   wire \blkinst/cluster9/FE_PHN2454_cfg_d_43 ;
   wire \blkinst/cluster0/FE_PHN2453_cfg_d_44 ;
   wire \blkinst/cluster1/FE_PHN2452_cfg_d_42 ;
   wire \blkinst/cluster4/FE_PHN2451_cfg_d_55 ;
   wire \blkinst/cluster4/FE_PHN2450_cfg_d_39 ;
   wire \blkinst/cluster9/FE_PHN2449_cfg_d_26 ;
   wire \blkinst/cluster3/FE_PHN2448_cfg_d_43 ;
   wire \blkinst/cluster4/FE_PHN2447_cfg_d_30 ;
   wire \blkinst/cluster6/FE_PHN2446_cfg_d_31 ;
   wire \blkinst/cluster0/FE_PHN2445_cfg_d_49 ;
   wire \blkinst/cluster1/FE_PHN2444_cfg_d_19 ;
   wire \blkinst/cluster0/FE_PHN2443_cfg_d_74 ;
   wire \blkinst/cluster6/FE_PHN2442_cfg_d_73 ;
   wire \blkinst/cluster6/FE_PHN2441_cfg_d_22 ;
   wire \blkinst/cluster4/FE_PHN2440_cfg_d_74 ;
   wire \blkinst/cluster3/FE_PHN2439_cfg_d_81 ;
   wire \blkinst/cluster7/FE_PHN2438_cfg_d_34 ;
   wire \blkinst/cluster4/FE_PHN2437_cfg_d_78 ;
   wire \blkinst/cluster7/FE_PHN2436_cfg_d_68 ;
   wire \blkinst/cluster6/FE_PHN2435_cfg_d_8 ;
   wire \blkinst/cluster5/FE_PHN2434_cfg_d_53 ;
   wire \blkinst/cluster3/FE_PHN2433_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN2432_n_111 ;
   wire \blkinst/cluster6/FE_PHN2431_cfg_d_80 ;
   wire \blkinst/cluster0/FE_PHN2430_cfg_d_33 ;
   wire \blkinst/cluster6/FE_PHN2429_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN2428_cfg_d_37 ;
   wire \blkinst/cluster5/FE_PHN2427_cfg_d_16 ;
   wire \blkinst/cluster6/FE_PHN2426_cfg_d_32 ;
   wire \blkinst/cluster9/FE_PHN2425_cfg_d_10 ;
   wire \blkinst/cluster2/FE_PHN2424_cfg_d_24 ;
   wire \blkinst/cluster6/FE_PHN2423_cfg_d_47 ;
   wire \blkinst/cluster3/FE_PHN2422_cfg_d_37 ;
   wire \blkinst/cluster0/FE_PHN2421_cfg_d_21 ;
   wire \blkinst/cluster0/FE_PHN2420_cfg_d_22 ;
   wire \blkinst/cluster7/FE_PHN2419_cfg_d_50 ;
   wire \blkinst/cluster8/FE_PHN2418_cfg_d_26 ;
   wire \blkinst/cluster9/FE_PHN2417_cfg_d_36 ;
   wire \blkinst/cluster8/FE_PHN2416_cfg_d_49 ;
   wire \blkinst/cluster3/FE_PHN2415_cfg_d_44 ;
   wire \blkinst/cluster9/FE_PHN2414_cfg_d_21 ;
   wire \blkinst/cluster4/FE_PHN2413_cfg_d_46 ;
   wire \blkinst/cluster8/FE_PHN2412_cfg_d_44 ;
   wire \blkinst/cluster8/FE_PHN2411_cfg_d_30 ;
   wire \blkinst/cluster9/FE_PHN2410_cfg_d_9 ;
   wire \blkinst/cluster2/FE_PHN2409_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN2408_cfg_d_69 ;
   wire \blkinst/cluster8/FE_PHN2407_cfg_d_4 ;
   wire \blkinst/cluster5/FE_PHN2406_cfg_d_44 ;
   wire \blkinst/cluster7/FE_PHN2405_cfg_d_75 ;
   wire \blkinst/cluster9/FE_PHN2404_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN2403_cfg_d_9 ;
   wire \blkinst/cluster7/FE_PHN2402_cfg_d_23 ;
   wire \blkinst/cluster5/FE_PHN2401_n_163 ;
   wire \blkinst/cluster6/FE_PHN2400_cfg_d_57 ;
   wire \blkinst/cluster5/FE_PHN2399_cfg_d_28 ;
   wire \blkinst/cluster9/FE_PHN2398_cfg_d_32 ;
   wire \blkinst/cluster6/FE_PHN2397_cfg_d_78 ;
   wire \blkinst/cluster3/FE_PHN2396_cfg_d_59 ;
   wire \blkinst/cluster1/FE_PHN2395_cfg_d_22 ;
   wire \blkinst/cluster4/FE_PHN2394_cfg_d_76 ;
   wire \blkinst/cluster8/FE_PHN2393_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN2392_cfg_d_45 ;
   wire \blkinst/cluster5/FE_PHN2391_cfg_d_30 ;
   wire \blkinst/cluster3/FE_PHN2390_cfg_d_42 ;
   wire \blkinst/cluster3/FE_PHN2389_cfg_d_38 ;
   wire \blkinst/cluster6/FE_PHN2388_n_174 ;
   wire \blkinst/cluster1/FE_PHN2387_cfg_d_0 ;
   wire \blkinst/cluster4/FE_PHN2386_cfg_d_75 ;
   wire \blkinst/cluster6/FE_PHN2385_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN2384_cfg_d_57 ;
   wire \blkinst/cluster0/FE_PHN2383_cfg_d_18 ;
   wire \blkinst/cluster0/FE_PHN2382_cfg_d_4 ;
   wire \blkinst/cluster8/FE_PHN2381_cfg_d_43 ;
   wire \blkinst/cluster8/FE_PHN2380_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN2379_cfg_d_48 ;
   wire \blkinst/cluster3/FE_PHN2378_cfg_d_50 ;
   wire \blkinst/cluster6/FE_PHN2377_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN2376_cfg_d_47 ;
   wire \blkinst/cluster6/FE_PHN2375_cfg_d_15 ;
   wire \blkinst/cluster7/FE_PHN2374_cfg_d_15 ;
   wire \blkinst/cluster4/FE_PHN2373_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN2372_cfg_d_67 ;
   wire \blkinst/cluster1/FE_PHN2371_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN2370_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN2369_cfg_d_52 ;
   wire \blkinst/cluster8/FE_PHN2368_cfg_d_77 ;
   wire \blkinst/cluster1/FE_PHN2367_cfg_d_24 ;
   wire \blkinst/cluster1/FE_PHN2366_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN2365_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN2364_cfg_d_66 ;
   wire \blkinst/cluster3/FE_PHN2363_cfg_d_48 ;
   wire \blkinst/cluster4/FE_PHN2362_cfg_d_38 ;
   wire \blkinst/cluster8/FE_PHN2361_n_165 ;
   wire \blkinst/cluster5/FE_PHN2360_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN2359_cfg_d_60 ;
   wire \blkinst/cluster8/FE_PHN2358_cfg_d_5 ;
   wire \blkinst/cluster9/FE_PHN2357_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN2356_cfg_d_25 ;
   wire \blkinst/cluster9/FE_PHN2355_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN2354_cfg_d_49 ;
   wire \blkinst/cluster3/FE_PHN2353_cfg_d_73 ;
   wire \blkinst/cluster6/FE_PHN2352_cfg_d_56 ;
   wire FE_PHN2351_sram_input_cfg_5;
   wire \blkinst/cluster8/FE_PHN2350_cfg_d_63 ;
   wire \blkinst/cluster9/FE_PHN2349_cfg_d_16 ;
   wire \blkinst/cluster8/FE_PHN2348_cfg_d_80 ;
   wire \blkinst/cluster6/FE_PHN2347_cfg_d_60 ;
   wire \blkinst/cluster0/FE_PHN2346_cfg_d_53 ;
   wire \blkinst/cluster4/FE_PHN2345_cfg_d_44 ;
   wire \blkinst/cluster3/FE_PHN2344_cfg_d_39 ;
   wire \blkinst/cluster2/FE_PHN2343_cfg_d_63 ;
   wire \blkinst/cluster6/FE_PHN2342_n_146 ;
   wire \blkinst/cluster6/FE_PHN2341_cfg_d_0 ;
   wire \blkinst/cluster6/FE_PHN2340_cfg_d_62 ;
   wire \blkinst/cluster9/FE_PHN2339_cfg_d_22 ;
   wire \blkinst/cluster2/FE_PHN2338_cfg_d_62 ;
   wire \blkinst/cluster8/FE_PHN2337_cfg_d_76 ;
   wire \blkinst/cluster4/FE_PHN2336_cfg_d_81 ;
   wire \blkinst/cluster9/FE_PHN2335_cfg_d_66 ;
   wire \blkinst/cluster6/FE_PHN2334_cfg_d_55 ;
   wire \blkinst/cluster4/FE_PHN2333_n_161 ;
   wire \blkinst/cluster1/FE_PHN2332_cfg_d_54 ;
   wire \blkinst/cluster9/FE_PHN2331_cfg_d_38 ;
   wire \blkinst/cluster9/FE_PHN2330_cfg_d_40 ;
   wire \blkinst/cluster1/FE_PHN2329_cfg_d_60 ;
   wire \blkinst/cluster6/FE_PHN2328_cfg_d_66 ;
   wire \blkinst/cluster3/FE_PHN2327_cfg_d_40 ;
   wire \blkinst/cluster3/FE_PHN2326_n_164 ;
   wire \blkinst/cluster0/FE_PHN2325_cfg_d_76 ;
   wire \blkinst/cluster1/FE_PHN2324_cfg_d_49 ;
   wire \blkinst/cluster6/FE_PHN2323_cfg_d_38 ;
   wire \blkinst/cluster2/FE_PHN2322_cfg_d_50 ;
   wire \blkinst/cluster9/FE_PHN2321_cfg_d_28 ;
   wire \blkinst/cluster9/FE_PHN2320_cfg_d_25 ;
   wire \blkinst/cluster5/FE_PHN2319_cfg_d_15 ;
   wire \blkinst/cluster6/FE_PHN2318_cfg_d_36 ;
   wire \blkinst/cluster2/FE_PHN2317_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN2316_cfg_d_32 ;
   wire \blkinst/cluster1/FE_PHN2315_cfg_d_16 ;
   wire \blkinst/cluster1/FE_PHN2314_cfg_d_82 ;
   wire \blkinst/cluster8/FE_PHN2313_cfg_d_46 ;
   wire \blkinst/cluster5/FE_PHN2312_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN2311_cfg_d_33 ;
   wire \blkinst/cluster8/FE_PHN2310_cfg_d_6 ;
   wire \blkinst/cluster9/FE_PHN2309_cfg_d_54 ;
   wire \blkinst/cluster5/FE_PHN2308_cfg_d_10 ;
   wire \blkinst/cluster6/FE_PHN2307_cfg_d_74 ;
   wire \blkinst/cluster2/FE_PHN2306_cfg_d_4 ;
   wire \blkinst/cluster1/FE_PHN2305_cfg_d_28 ;
   wire \blkinst/cluster9/FE_PHN2304_n_165 ;
   wire \blkinst/cluster1/FE_PHN2303_cfg_d_36 ;
   wire \blkinst/cluster1/FE_PHN2302_cfg_d_12 ;
   wire \blkinst/cluster2/FE_PHN2301_cfg_d_19 ;
   wire \blkinst/cluster2/FE_PHN2300_cfg_d_45 ;
   wire \blkinst/cluster1/FE_PHN2299_cfg_d_53 ;
   wire \blkinst/cluster0/FE_PHN2298_n_127 ;
   wire \blkinst/cluster2/FE_PHN2297_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN2296_cfg_d_33 ;
   wire \blkinst/cluster2/FE_PHN2295_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN2294_cfg_d_75 ;
   wire \blkinst/cluster8/FE_PHN2293_cfg_d_20 ;
   wire \blkinst/cluster4/FE_PHN2292_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN2291_cfg_d_30 ;
   wire \blkinst/cluster2/FE_PHN2290_cfg_d_38 ;
   wire \blkinst/cluster3/FE_PHN2289_cfg_d_8 ;
   wire \blkinst/cluster8/FE_PHN2288_cfg_d_68 ;
   wire \blkinst/cluster2/FE_PHN2287_cfg_d_51 ;
   wire \blkinst/cluster1/FE_PHN2286_cfg_d_14 ;
   wire \blkinst/cluster0/FE_PHN2285_n_217 ;
   wire \blkinst/cluster4/FE_PHN2284_n_144 ;
   wire \blkinst/cluster1/FE_PHN2283_cfg_d_27 ;
   wire \blkinst/cluster0/FE_PHN2282_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN2281_cfg_d_40 ;
   wire \blkinst/cluster7/FE_PHN2280_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN2279_cfg_d_42 ;
   wire \blkinst/cluster4/FE_PHN2278_cfg_d_21 ;
   wire \blkinst/cluster9/FE_PHN2277_n_175 ;
   wire \blkinst/cluster1/FE_PHN2276_cfg_d_15 ;
   wire \blkinst/cluster1/FE_PHN2275_cfg_d_2 ;
   wire \blkinst/cluster3/FE_PHN2274_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN2273_cfg_d_2 ;
   wire \blkinst/cluster3/FE_PHN2272_cfg_d_53 ;
   wire \blkinst/cluster2/FE_PHN2271_cfg_d_21 ;
   wire \blkinst/cluster9/FE_PHN2270_cfg_d_0 ;
   wire \blkinst/cluster9/FE_PHN2269_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN2268_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN2267_cluster8__cfg_o_0 ;
   wire \blkinst/cluster1/FE_PHN2266_cfg_d_62 ;
   wire \blkinst/cluster0/FE_PHN2265_cfg_d_50 ;
   wire \blkinst/cluster1/FE_PHN2264_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN2263_cfg_d_64 ;
   wire \blkinst/cluster8/FE_PHN2262_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN2261_cfg_d_78 ;
   wire \blkinst/cluster9/FE_PHN2260_cfg_d_13 ;
   wire \blkinst/cluster2/FE_PHN2259_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN2258_cfg_d_40 ;
   wire \blkinst/cluster1/FE_PHN2257_cfg_d_41 ;
   wire \blkinst/cluster7/FE_PHN2256_cfg_d_25 ;
   wire \blkinst/cluster0/FE_PHN2255_n_119 ;
   wire \blkinst/cluster2/FE_PHN2254_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN2253_cfg_d_23 ;
   wire \blkinst/cluster3/FE_PHN2252_cfg_d_55 ;
   wire \blkinst/cluster2/FE_PHN2251_cfg_d_52 ;
   wire \blkinst/cluster4/FE_PHN2250_cfg_d_16 ;
   wire \blkinst/cluster2/FE_PHN2249_cfg_d_48 ;
   wire \blkinst/cluster2/FE_PHN2248_cfg_d_23 ;
   wire \fake_mem/FE_PHN2247_sram_input_cfg_36 ;
   wire \blkinst/cluster1/FE_PHN2246_cfg_d_56 ;
   wire \blkinst/cluster8/FE_PHN2245_cfg_d_10 ;
   wire \blkinst/cluster3/FE_PHN2244_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN2243_cfg_d_25 ;
   wire \blkinst/cluster2/FE_PHN2242_cfg_d_54 ;
   wire \blkinst/cluster3/FE_PHN2241_cfg_d_15 ;
   wire \blkinst/cluster3/FE_PHN2240_cluster3__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN2239_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN2238_cfg_d_15 ;
   wire \blkinst/cluster8/FE_PHN2237_cfg_d_58 ;
   wire \blkinst/cluster8/FE_PHN2236_cfg_d_65 ;
   wire \blkinst/cluster3/FE_PHN2235_cfg_d_46 ;
   wire \blkinst/cluster4/FE_PHN2234_cfg_d_41 ;
   wire \fake_mem/FE_PHN2233_sram_input_cfg_21 ;
   wire \blkinst/cluster9/FE_PHN2232_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN2231_cfg_d_61 ;
   wire \blkinst/cluster1/FE_PHN2230_internal_lut5_1 ;
   wire \blkinst/cluster2/FE_PHN2229_cfg_d_36 ;
   wire \blkinst/cluster1/FE_PHN2228_cfg_d_76 ;
   wire \blkinst/cluster2/FE_PHN2227_cfg_d_25 ;
   wire \blkinst/cluster2/FE_PHN2226_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN2225_cfg_d_76 ;
   wire \blkinst/cluster1/FE_PHN2224_cfg_d_45 ;
   wire \blkinst/cluster1/FE_PHN2223_cfg_d_68 ;
   wire \blkinst/cluster0/FE_PHN2222_cfg_d_24 ;
   wire \blkinst/cluster7/FE_PHN2221_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN2220_cfg_d_78 ;
   wire \blkinst/cluster2/FE_PHN2219_n_176 ;
   wire \blkinst/cluster8/FE_PHN2218_cfg_d_67 ;
   wire \blkinst/cluster5/FE_PHN2217_cfg_d_51 ;
   wire \blkinst/cluster7/FE_PHN2216_cfg_d_10 ;
   wire \blkinst/cluster9/FE_PHN2215_cfg_d_68 ;
   wire \blkinst/cluster2/FE_PHN2214_cfg_d_30 ;
   wire \blkinst/cluster1/FE_PHN2213_cfg_d_11 ;
   wire \blkinst/cluster1/FE_PHN2212_cluster1__cfg_o_0 ;
   wire \blkinst/cluster2/FE_PHN2211_cfg_d_53 ;
   wire \blkinst/cluster1/FE_PHN2210_cfg_d_66 ;
   wire \blkinst/cluster1/FE_PHN2209_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN2208_cfg_d_19 ;
   wire \blkinst/cluster4/FE_PHN2207_cfg_d_27 ;
   wire \blkinst/cluster7/FE_PHN2206_cfg_d_8 ;
   wire \blkinst/cluster4/FE_PHN2205_cfg_d_26 ;
   wire \blkinst/cluster1/FE_PHN2204_cfg_d_29 ;
   wire \blkinst/cluster8/FE_PHN2203_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN2202_cfg_d_0 ;
   wire \blkinst/cluster3/FE_PHN2201_cfg_d_54 ;
   wire \blkinst/cluster6/FE_PHN2200_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN2199_cfg_d_7 ;
   wire \blkinst/cluster2/FE_PHN2198_cfg_d_61 ;
   wire \blkinst/cluster3/FE_PHN2197_cfg_d_69 ;
   wire \blkinst/cluster7/FE_PHN2196_cfg_d_18 ;
   wire \blkinst/cluster2/FE_PHN2195_cfg_d_60 ;
   wire \blkinst/cluster5/FE_PHN2194_cfg_d_13 ;
   wire \blkinst/cluster0/FE_PHN2193_n_124 ;
   wire \blkinst/cluster7/FE_PHN2192_cfg_d_16 ;
   wire \blkinst/cluster6/FE_PHN2191_cfg_d_29 ;
   wire \blkinst/cluster0/FE_PHN2190_cfg_d_71 ;
   wire \blkinst/cluster6/FE_PHN2189_cfg_d_44 ;
   wire \blkinst/cluster1/FE_PHN2188_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN2187_cfg_d_62 ;
   wire \blkinst/cluster7/FE_PHN2186_cfg_d_40 ;
   wire \blkinst/cluster6/FE_PHN2185_cfg_d_81 ;
   wire \blkinst/cluster4/FE_PHN2184_cfg_d_15 ;
   wire \blkinst/cluster0/FE_PHN2183_cfg_d_48 ;
   wire \blkinst/cluster0/FE_PHN2182_cfg_d_27 ;
   wire \blkinst/cluster9/FE_PHN2181_cfg_d_8 ;
   wire \blkinst/cluster1/FE_PHN2180_cfg_d_72 ;
   wire \fake_mem/FE_PHN2179_sram_input_cfg_16 ;
   wire \blkinst/cluster7/FE_PHN2178_cfg_d_42 ;
   wire \blkinst/cluster5/FE_PHN2177_cfg_d_75 ;
   wire \blkinst/cluster5/FE_PHN2176_n_171 ;
   wire \blkinst/cluster0/FE_PHN2175_cfg_d_20 ;
   wire \blkinst/cluster5/FE_PHN2174_cfg_d_33 ;
   wire \blkinst/cluster0/FE_PHN2173_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN2172_cfg_d_50 ;
   wire \blkinst/cluster9/FE_PHN2171_cfg_d_79 ;
   wire \blkinst/cluster2/FE_PHN2170_n_150 ;
   wire \blkinst/cluster0/FE_PHN2169_n_115 ;
   wire \blkinst/cluster1/FE_PHN2168_n_178 ;
   wire \blkinst/cluster8/FE_PHN2167_cfg_d_24 ;
   wire \blkinst/cluster7/FE_PHN2166_cfg_d_63 ;
   wire \blkinst/cluster9/FE_PHN2165_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN2164_cfg_d_20 ;
   wire \blkinst/cluster0/FE_PHN2163_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN2162_cfg_d_17 ;
   wire \blkinst/cluster0/FE_PHN2161_cfg_d_54 ;
   wire \blkinst/cluster4/FE_PHN2160_cfg_d_31 ;
   wire \blkinst/cluster6/FE_PHN2159_cfg_d_42 ;
   wire \blkinst/cluster1/FE_PHN2158_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN2157_cfg_d_58 ;
   wire \blkinst/cluster0/FE_PHN2156_n_117 ;
   wire \blkinst/cluster8/FE_PHN2155_cfg_d_53 ;
   wire \blkinst/cluster0/FE_PHN2154_n_140 ;
   wire \blkinst/cluster0/FE_PHN2153_cfg_d_30 ;
   wire \blkinst/cluster2/FE_PHN2152_cfg_d_11 ;
   wire \blkinst/cluster0/FE_PHN2151_cfg_d_58 ;
   wire \blkinst/cluster2/FE_PHN2150_cfg_d_20 ;
   wire \blkinst/cluster3/FE_PHN2149_cfg_d_31 ;
   wire \blkinst/cluster1/FE_PHN2148_cfg_d_10 ;
   wire \blkinst/cluster0/FE_PHN2147_cfg_d_64 ;
   wire \blkinst/cluster0/FE_PHN2146_cfg_d_28 ;
   wire \blkinst/cluster3/FE_PHN2145_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN2144_n_173 ;
   wire \blkinst/cluster1/FE_PHN2143_n_155 ;
   wire \blkinst/cluster0/FE_PHN2142_cfg_d_32 ;
   wire \blkinst/cluster0/FE_PHN2141_cfg_d_9 ;
   wire \blkinst/cluster5/FE_PHN2140_cfg_d_63 ;
   wire \blkinst/cluster0/FE_PHN2139_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN2138_cfg_d_59 ;
   wire \blkinst/cluster0/FE_PHN2137_cfg_d_14 ;
   wire \blkinst/cluster1/FE_PHN2136_cfg_d_39 ;
   wire \blkinst/cluster6/FE_PHN2135_cfg_d_2 ;
   wire \blkinst/cluster0/FE_PHN2134_cfg_d_61 ;
   wire \blkinst/cluster0/FE_PHN2133_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN2132_cluster6__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN2131_cfg_d_63 ;
   wire \blkinst/cluster9/FE_PHN2130_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN2129_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN2128_cfg_d_59 ;
   wire \blkinst/cluster0/FE_PHN2127_cfg_d_15 ;
   wire \blkinst/cluster0/FE_PHN2126_cfg_d_12 ;
   wire \blkinst/cluster0/FE_PHN2125_cfg_d_34 ;
   wire \blkinst/cluster0/FE_PHN2124_cfg_d_62 ;
   wire \blkinst/cluster0/FE_PHN2123_cfg_d_16 ;
   wire \blkinst/cluster8/FE_PHN2122_cluster7__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN2121_cfg_d_10 ;
   wire \blkinst/cluster4/FE_PHN2120_cfg_d_18 ;
   wire \blkinst/cluster9/FE_PHN2119_cfg_d_76 ;
   wire \blkinst/cluster0/FE_PHN2118_cfg_d_13 ;
   wire \blkinst/cluster9/FE_PHN2117_cfg_d_14 ;
   wire \fake_mem/FE_PHN2116_n_25 ;
   wire \blkinst/cluster3/FE_PHN2115_cfg_d_62 ;
   wire \blkinst/cluster0/FE_PHN2114_cfg_d_6 ;
   wire \blkinst/cluster0/FE_PHN2113_cfg_d_39 ;
   wire \blkinst/cluster0/FE_PHN2112_cfg_d_42 ;
   wire \blkinst/cluster5/FE_PHN2111_cfg_d_3 ;
   wire \blkinst/cluster2/FE_PHN2110_cfg_d_44 ;
   wire \blkinst/cluster5/FE_PHN2109_internal_lut5_1 ;
   wire \blkinst/cluster7/FE_PHN2108_cfg_d_13 ;
   wire \blkinst/FE_PHN2107_cluster2__cfg_o_0 ;
   wire \blkinst/cluster5/FE_PHN2106_cfg_d_21 ;
   wire \blkinst/cluster9/FE_PHN2105_cfg_d_72 ;
   wire FE_PHN2104_n_6;
   wire FE_PHN2103_n_12;
   wire \fake_mem/FE_PHN2102_sram_rd_data_5 ;
   wire \fake_mem/FE_PHN2101_sram_rd_data_13 ;
   wire \fake_mem/FE_PHN2100_sram_rd_data_29 ;
   wire FE_PHN2099_sram_rd_data_1;
   wire FE_PHN2098_sram_rd_data_17;
   wire \fake_mem/FE_PHN2097_sram_rd_data_0 ;
   wire \fake_mem/FE_PHN2096_sram_rd_data_21 ;
   wire \fake_mem/FE_PHN2095_sram_rd_data_9 ;
   wire FE_PHN2094_sram_rd_data_28;
   wire FE_PHN2093_sram_rd_data_8;
   wire \fake_mem/FE_PHN2092_sram_rd_data_20 ;
   wire \fake_mem/FE_PHN2091_sram_rd_data_12 ;
   wire \fake_mem/FE_PHN2090_sram_rd_data_4 ;
   wire FE_PHN2089_sram_rd_data_25;
   wire \fake_mem/FE_PHN2088_sram_rd_data_16 ;
   wire FE_PHN2087_sram_rd_data_24;
   wire FE_PHN2086_sram_rd_data_30;
   wire FE_PHN2085_sram_rd_data_10;
   wire FE_PHN2084_sram_rd_data_31;
   wire FE_PHN2083_n_26;
   wire FE_PHN2082_sram_rd_data_26;
   wire \fake_mem/FE_PHN2081_n_674 ;
   wire \fake_mem/FE_PHN2080_sram_rd_data_23 ;
   wire FE_PHN2079_sram_rd_data_2;
   wire FE_PHN2078_sram_rd_data_6;
   wire \fake_mem/FE_PHN2077_sram_rd_data_18 ;
   wire \fake_mem/FE_PHN2076_sram_rd_data_7 ;
   wire FE_PHN2075_sram_rd_data_11;
   wire FE_PHN2074_sram_rd_data_22;
   wire \fake_mem/FE_PHN2073_sram_rd_data_19 ;
   wire FE_PHN2072_sram_rd_data_14;
   wire \blkinst/cluster2/FE_PHN2071_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN2070_cfg_d_62 ;
   wire \blkinst/cluster0/FE_PHN2069_cfg_d_8 ;
   wire \blkinst/cluster0/FE_PHN2068_cfg_d_39 ;
   wire \blkinst/cluster0/FE_PHN2067_cfg_d_42 ;
   wire \blkinst/cluster2/FE_PHN2066_cfg_d_44 ;
   wire \blkinst/cluster5/FE_PHN2065_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN2064_cfg_d_43 ;
   wire \blkinst/cluster0/FE_PHN2063_n_117 ;
   wire \blkinst/cluster0/FE_PHN2062_cfg_d_59 ;
   wire \blkinst/cluster0/FE_PHN2061_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN2060_cfg_d_45 ;
   wire \blkinst/cluster0/FE_PHN2059_cfg_d_60 ;
   wire \blkinst/cluster0/FE_PHN2058_cfg_d_64 ;
   wire \blkinst/cluster0/FE_PHN2057_cfg_d_61 ;
   wire \blkinst/cluster0/FE_PHN2056_cfg_d_49 ;
   wire \blkinst/cluster0/FE_PHN2055_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN2054_cfg_d_48 ;
   wire \blkinst/cluster0/FE_PHN2053_cfg_d_54 ;
   wire \blkinst/cluster0/FE_PHN2052_cfg_d_57 ;
   wire \blkinst/cluster0/FE_PHN2051_n_138 ;
   wire \blkinst/cluster0/FE_PHN2050_n_115 ;
   wire \blkinst/cluster0/FE_PHN2049_cfg_d_63 ;
   wire \blkinst/cluster0/FE_PHN2048_cfg_d_62 ;
   wire \blkinst/cluster2/FE_PHN2047_cfg_d_60 ;
   wire \blkinst/cluster0/FE_PHN2046_n_140 ;
   wire \blkinst/cluster0/FE_PHN2045_cfg_d_66 ;
   wire \blkinst/cluster0/FE_PHN2044_cfg_d_44 ;
   wire \blkinst/cluster2/FE_PHN2043_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN2042_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN2041_cfg_d_30 ;
   wire \blkinst/cluster2/FE_PHN2040_cfg_d_49 ;
   wire \blkinst/cluster2/FE_PHN2039_cfg_d_48 ;
   wire \blkinst/cluster2/FE_PHN2038_cfg_d_61 ;
   wire \blkinst/cluster0/FE_PHN2037_cfg_d_58 ;
   wire \blkinst/cluster2/FE_PHN2036_cfg_d_53 ;
   wire \blkinst/cluster2/FE_PHN2035_cfg_d_55 ;
   wire \blkinst/cluster0/FE_PHN2034_cfg_d_40 ;
   wire \blkinst/cluster2/FE_PHN2033_cfg_d_37 ;
   wire \blkinst/cluster2/FE_PHN2032_cfg_d_66 ;
   wire \blkinst/cluster2/FE_PHN2031_cfg_d_52 ;
   wire \blkinst/cluster2/FE_PHN2030_cfg_d_54 ;
   wire \blkinst/cluster2/FE_PHN2029_cfg_d_42 ;
   wire \blkinst/cluster2/FE_PHN2028_cfg_d_36 ;
   wire \blkinst/cluster2/FE_PHN2027_cfg_d_39 ;
   wire \blkinst/cluster2/FE_PHN2026_cfg_d_57 ;
   wire \blkinst/cluster2/FE_PHN2025_cfg_d_43 ;
   wire \blkinst/cluster2/FE_PHN2024_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN2023_cfg_d_55 ;
   wire \blkinst/cluster0/FE_PHN2022_cfg_d_6 ;
   wire \blkinst/cluster0/FE_PHN2021_cfg_d_67 ;
   wire \blkinst/cluster2/FE_PHN2020_cfg_d_47 ;
   wire \blkinst/cluster2/FE_PHN2019_cfg_d_40 ;
   wire \blkinst/cluster2/FE_PHN2018_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN2017_cfg_d_38 ;
   wire \blkinst/cluster2/FE_PHN2016_cfg_d_41 ;
   wire \blkinst/cluster5/FE_PHN2015_cfg_d_21 ;
   wire \blkinst/cluster2/FE_PHN2014_cfg_d_46 ;
   wire \blkinst/cluster2/FE_PHN2013_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN2012_cfg_d_45 ;
   wire \blkinst/cluster3/FE_PHN2011_cfg_d_58 ;
   wire \blkinst/cluster1/FE_PHN2010_n_111 ;
   wire \blkinst/cluster2/FE_PHN2009_cfg_d_50 ;
   wire \blkinst/cluster5/FE_PHN2008_cfg_d_3 ;
   wire \blkinst/cluster1/FE_PHN2007_cfg_d_60 ;
   wire \blkinst/cluster3/FE_PHN2006_cfg_d_61 ;
   wire \blkinst/cluster1/FE_PHN2005_cfg_d_62 ;
   wire \blkinst/cluster1/FE_PHN2004_cfg_d_51 ;
   wire \blkinst/cluster3/FE_PHN2003_cfg_d_56 ;
   wire \blkinst/cluster1/FE_PHN2002_cfg_d_63 ;
   wire \blkinst/cluster3/FE_PHN2001_cfg_d_54 ;
   wire \blkinst/cluster3/FE_PHN2000_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN1999_cfg_d_42 ;
   wire \blkinst/cluster1/FE_PHN1998_cfg_d_65 ;
   wire \blkinst/cluster1/FE_PHN1997_cfg_d_61 ;
   wire \blkinst/cluster1/FE_PHN1996_cfg_d_66 ;
   wire \blkinst/cluster1/FE_PHN1995_cfg_d_56 ;
   wire \blkinst/cluster1/FE_PHN1994_n_104 ;
   wire \blkinst/cluster1/FE_PHN1993_cfg_d_48 ;
   wire \blkinst/cluster1/FE_PHN1992_n_96 ;
   wire \blkinst/cluster3/FE_PHN1991_cfg_d_38 ;
   wire \blkinst/cluster3/FE_PHN1990_cfg_d_40 ;
   wire \blkinst/cluster3/FE_PHN1989_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN1988_cfg_d_45 ;
   wire \blkinst/cluster3/FE_PHN1987_cfg_d_42 ;
   wire \blkinst/cluster3/FE_PHN1986_cfg_d_55 ;
   wire \blkinst/cluster3/FE_PHN1985_cfg_d_48 ;
   wire \blkinst/cluster2/FE_PHN1984_cfg_d_67 ;
   wire \blkinst/cluster1/FE_PHN1983_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN1982_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN1981_cfg_d_39 ;
   wire \blkinst/cluster1/FE_PHN1980_cfg_d_55 ;
   wire \blkinst/cluster3/FE_PHN1979_cfg_d_41 ;
   wire \blkinst/cluster3/FE_PHN1978_cfg_d_36 ;
   wire \blkinst/cluster3/FE_PHN1977_cfg_d_51 ;
   wire \blkinst/cluster3/FE_PHN1976_cfg_d_47 ;
   wire \blkinst/cluster3/FE_PHN1975_cfg_d_44 ;
   wire \blkinst/cluster3/FE_PHN1974_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN1973_cfg_d_43 ;
   wire \blkinst/cluster3/FE_PHN1972_cfg_d_45 ;
   wire \blkinst/cluster3/FE_PHN1971_cfg_d_46 ;
   wire \blkinst/cluster1/FE_PHN1970_cfg_d_39 ;
   wire \blkinst/cluster1/FE_PHN1969_cfg_d_52 ;
   wire \blkinst/cluster1/FE_PHN1968_cfg_d_64 ;
   wire \blkinst/cluster3/FE_PHN1967_cfg_d_49 ;
   wire \blkinst/cluster1/FE_PHN1966_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN1965_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN1964_cfg_d_53 ;
   wire \blkinst/cluster1/FE_PHN1963_cfg_d_59 ;
   wire \blkinst/cluster1/FE_PHN1962_cfg_d_41 ;
   wire \blkinst/cluster1/FE_PHN1961_cfg_d_40 ;
   wire \blkinst/cluster3/FE_PHN1960_cfg_d_59 ;
   wire \blkinst/cluster1/FE_PHN1959_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN1958_cfg_d_63 ;
   wire \blkinst/cluster3/FE_PHN1957_cfg_d_65 ;
   wire \blkinst/cluster1/FE_PHN1956_cfg_d_36 ;
   wire \blkinst/cluster1/FE_PHN1955_cfg_d_53 ;
   wire \blkinst/cluster1/FE_PHN1954_cfg_d_46 ;
   wire \blkinst/cluster1/FE_PHN1953_cfg_d_54 ;
   wire \blkinst/cluster2/FE_PHN1952_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN1951_cfg_d_60 ;
   wire \blkinst/cluster3/FE_PHN1950_cfg_d_52 ;
   wire \blkinst/cluster4/FE_PHN1949_cfg_d_58 ;
   wire \blkinst/cluster4/FE_PHN1948_cfg_d_56 ;
   wire \blkinst/cluster3/FE_PHN1947_cfg_d_66 ;
   wire \blkinst/cluster4/FE_PHN1946_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN1945_cfg_d_67 ;
   wire \blkinst/cluster4/FE_PHN1944_cfg_d_51 ;
   wire \blkinst/cluster4/FE_PHN1943_cfg_d_55 ;
   wire \blkinst/cluster4/FE_PHN1942_cfg_d_53 ;
   wire \blkinst/cluster4/FE_PHN1941_cfg_d_63 ;
   wire \blkinst/cluster4/FE_PHN1940_cfg_d_59 ;
   wire \blkinst/cluster4/FE_PHN1939_cfg_d_65 ;
   wire \blkinst/cluster4/FE_PHN1938_cfg_d_60 ;
   wire \blkinst/cluster4/FE_PHN1937_cfg_d_46 ;
   wire \blkinst/cluster4/FE_PHN1936_cfg_d_45 ;
   wire \blkinst/cluster4/FE_PHN1935_cfg_d_48 ;
   wire \blkinst/cluster4/FE_PHN1934_cfg_d_37 ;
   wire \blkinst/cluster4/FE_PHN1933_cfg_d_49 ;
   wire \blkinst/cluster4/FE_PHN1932_cfg_d_62 ;
   wire \blkinst/cluster4/FE_PHN1931_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN1930_cfg_d_36 ;
   wire \blkinst/cluster4/FE_PHN1929_cfg_d_64 ;
   wire \blkinst/cluster4/FE_PHN1928_cfg_d_43 ;
   wire \blkinst/cluster4/FE_PHN1927_internal_lut5_1 ;
   wire \blkinst/cluster4/FE_PHN1926_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN1925_cfg_d_39 ;
   wire \blkinst/cluster4/FE_PHN1924_cfg_d_54 ;
   wire \blkinst/cluster4/FE_PHN1923_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN1922_cfg_d_42 ;
   wire \blkinst/cluster5/FE_PHN1921_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN1920_cfg_d_67 ;
   wire \blkinst/cluster4/FE_PHN1919_cfg_d_40 ;
   wire \blkinst/cluster4/FE_PHN1918_cfg_d_66 ;
   wire \blkinst/cluster4/FE_PHN1917_cfg_d_52 ;
   wire \blkinst/cluster5/FE_PHN1916_cfg_d_51 ;
   wire \blkinst/cluster5/FE_PHN1915_cfg_d_43 ;
   wire \blkinst/cluster5/FE_PHN1914_cfg_d_56 ;
   wire \blkinst/cluster5/FE_PHN1913_cfg_d_36 ;
   wire \blkinst/cluster5/FE_PHN1912_cfg_d_60 ;
   wire \blkinst/cluster5/FE_PHN1911_cfg_d_49 ;
   wire \blkinst/cluster5/FE_PHN1910_cfg_d_37 ;
   wire \blkinst/cluster5/FE_PHN1909_cfg_d_52 ;
   wire \blkinst/cluster5/FE_PHN1908_cfg_d_65 ;
   wire \blkinst/cluster5/FE_PHN1907_cfg_d_48 ;
   wire \blkinst/cluster5/FE_PHN1906_cfg_d_47 ;
   wire \blkinst/cluster5/FE_PHN1905_cfg_d_46 ;
   wire \blkinst/cluster5/FE_PHN1904_cfg_d_54 ;
   wire \blkinst/cluster5/FE_PHN1903_cfg_d_45 ;
   wire \blkinst/cluster5/FE_PHN1902_cfg_d_40 ;
   wire \blkinst/cluster5/FE_PHN1901_cfg_d_41 ;
   wire \blkinst/cluster5/FE_PHN1900_cfg_d_42 ;
   wire \blkinst/cluster5/FE_PHN1899_cfg_d_39 ;
   wire \blkinst/cluster5/FE_PHN1898_cfg_d_50 ;
   wire \blkinst/cluster7/FE_PHN1897_cfg_d_13 ;
   wire \blkinst/cluster5/FE_PHN1896_cfg_d_55 ;
   wire \blkinst/cluster5/FE_PHN1895_cfg_d_58 ;
   wire \blkinst/cluster5/FE_PHN1894_cfg_d_44 ;
   wire \blkinst/cluster5/FE_PHN1893_cfg_d_61 ;
   wire \blkinst/cluster5/FE_PHN1892_cfg_d_53 ;
   wire \blkinst/cluster2/FE_PHN1891_cfg_d_12 ;
   wire \blkinst/cluster6/FE_PHN1890_cfg_d_42 ;
   wire \blkinst/cluster2/FE_PHN1889_cfg_d_11 ;
   wire \blkinst/cluster2/FE_PHN1888_cfg_d_20 ;
   wire \blkinst/cluster5/FE_PHN1887_cfg_d_62 ;
   wire \blkinst/cluster5/FE_PHN1886_cfg_d_66 ;
   wire \blkinst/cluster5/FE_PHN1885_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN1884_cfg_d_67 ;
   wire \blkinst/cluster2/FE_PHN1883_cfg_d_33 ;
   wire \blkinst/cluster2/FE_PHN1882_cfg_d_28 ;
   wire \blkinst/cluster2/FE_PHN1881_cfg_d_30 ;
   wire \blkinst/cluster6/FE_PHN1880_cfg_d_44 ;
   wire \blkinst/cluster2/FE_PHN1879_cfg_d_16 ;
   wire \blkinst/cluster2/FE_PHN1878_cfg_d_14 ;
   wire \blkinst/cluster2/FE_PHN1877_cfg_d_22 ;
   wire \blkinst/cluster2/FE_PHN1876_cfg_d_9 ;
   wire \blkinst/cluster6/FE_PHN1875_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN1874_cfg_d_26 ;
   wire \blkinst/cluster2/FE_PHN1873_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN1872_cfg_d_13 ;
   wire \blkinst/cluster2/FE_PHN1871_cfg_d_31 ;
   wire \blkinst/cluster2/FE_PHN1870_cfg_d_15 ;
   wire \blkinst/cluster2/FE_PHN1869_cfg_d_27 ;
   wire \blkinst/cluster2/FE_PHN1868_cfg_d_8 ;
   wire \blkinst/cluster2/FE_PHN1867_cfg_d_18 ;
   wire \blkinst/cluster2/FE_PHN1866_cfg_d_29 ;
   wire \blkinst/cluster2/FE_PHN1865_cfg_d_17 ;
   wire \blkinst/cluster2/FE_PHN1864_cfg_d_25 ;
   wire \blkinst/cluster2/FE_PHN1863_cfg_d_5 ;
   wire \blkinst/cluster2/FE_PHN1862_cfg_d_6 ;
   wire \blkinst/cluster2/FE_PHN1861_cfg_d_34 ;
   wire \blkinst/cluster2/FE_PHN1860_cfg_d_21 ;
   wire \blkinst/cluster2/FE_PHN1859_cfg_d_3 ;
   wire \blkinst/cluster2/FE_PHN1858_cfg_d_32 ;
   wire \blkinst/cluster2/FE_PHN1857_cfg_d_23 ;
   wire \blkinst/cluster2/FE_PHN1856_cfg_d_19 ;
   wire \blkinst/cluster6/FE_PHN1855_cfg_d_40 ;
   wire \blkinst/cluster6/FE_PHN1854_cfg_d_56 ;
   wire \blkinst/cluster2/FE_PHN1853_cfg_d_10 ;
   wire \blkinst/cluster6/FE_PHN1852_cfg_d_60 ;
   wire \blkinst/cluster6/FE_PHN1851_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN1850_cfg_d_21 ;
   wire \blkinst/cluster6/FE_PHN1849_cfg_d_62 ;
   wire \blkinst/cluster6/FE_PHN1848_cfg_d_47 ;
   wire \blkinst/cluster6/FE_PHN1847_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN1846_cfg_d_64 ;
   wire \blkinst/cluster6/FE_PHN1845_cfg_d_49 ;
   wire \blkinst/cluster6/FE_PHN1844_cfg_d_55 ;
   wire \blkinst/cluster6/FE_PHN1843_cfg_d_37 ;
   wire \blkinst/cluster6/FE_PHN1842_cfg_d_51 ;
   wire \blkinst/cluster6/FE_PHN1841_cfg_d_46 ;
   wire \blkinst/cluster6/FE_PHN1840_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN1839_cfg_d_4 ;
   wire \blkinst/cluster6/FE_PHN1838_cfg_d_66 ;
   wire \blkinst/cluster6/FE_PHN1837_cfg_d_52 ;
   wire \blkinst/cluster6/FE_PHN1836_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN1835_cfg_d_50 ;
   wire \blkinst/cluster6/FE_PHN1834_cfg_d_54 ;
   wire \blkinst/cluster6/FE_PHN1833_cfg_d_39 ;
   wire \blkinst/cluster6/FE_PHN1832_cfg_d_59 ;
   wire \blkinst/cluster3/FE_PHN1831_cfg_d_26 ;
   wire \blkinst/cluster6/FE_PHN1830_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN1829_internal_lut5_1 ;
   wire \blkinst/cluster6/FE_PHN1828_cfg_d_53 ;
   wire \blkinst/cluster6/FE_PHN1827_cfg_d_65 ;
   wire \blkinst/cluster6/FE_PHN1826_cfg_d_41 ;
   wire \blkinst/cluster6/FE_PHN1825_cfg_d_67 ;
   wire \blkinst/cluster3/FE_PHN1824_cfg_d_15 ;
   wire \blkinst/cluster6/FE_PHN1823_cfg_d_36 ;
   wire \blkinst/cluster3/FE_PHN1822_cfg_d_8 ;
   wire \blkinst/cluster0/FE_PHN1821_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN1820_cfg_d_14 ;
   wire \blkinst/cluster3/FE_PHN1819_cfg_d_17 ;
   wire \blkinst/cluster6/FE_PHN1818_cfg_d_61 ;
   wire \blkinst/cluster0/FE_PHN1817_cfg_d_3 ;
   wire \blkinst/cluster3/FE_PHN1816_cfg_d_16 ;
   wire \blkinst/cluster0/FE_PHN1815_cfg_d_9 ;
   wire \blkinst/cluster3/FE_PHN1814_cfg_d_11 ;
   wire \blkinst/cluster3/FE_PHN1813_cfg_d_10 ;
   wire \blkinst/cluster3/FE_PHN1812_cfg_d_3 ;
   wire \blkinst/cluster3/FE_PHN1811_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN1810_cfg_d_27 ;
   wire \blkinst/cluster0/FE_PHN1809_cfg_d_19 ;
   wire \blkinst/cluster3/FE_PHN1808_cfg_d_12 ;
   wire \blkinst/cluster3/FE_PHN1807_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN1806_cfg_d_18 ;
   wire \blkinst/cluster3/FE_PHN1805_cfg_d_25 ;
   wire \blkinst/cluster3/FE_PHN1804_cfg_d_34 ;
   wire \blkinst/cluster3/FE_PHN1803_cfg_d_6 ;
   wire \blkinst/cluster3/FE_PHN1802_cfg_d_24 ;
   wire \blkinst/cluster3/FE_PHN1801_cfg_d_9 ;
   wire \blkinst/cluster3/FE_PHN1800_cfg_d_32 ;
   wire \blkinst/cluster5/FE_PHN1799_cfg_d_67 ;
   wire \blkinst/cluster3/FE_PHN1798_cfg_d_20 ;
   wire \blkinst/cluster3/FE_PHN1797_cfg_d_27 ;
   wire \blkinst/cluster2/FE_PHN1796_cfg_d_68 ;
   wire \blkinst/cluster3/FE_PHN1795_cfg_d_28 ;
   wire \blkinst/cluster4/FE_PHN1794_cfg_d_31 ;
   wire \blkinst/cluster4/FE_PHN1793_cfg_d_21 ;
   wire \blkinst/cluster7/FE_PHN1792_cfg_d_42 ;
   wire \blkinst/cluster0/FE_PHN1791_cfg_d_10 ;
   wire \blkinst/cluster4/FE_PHN1790_cfg_d_25 ;
   wire \blkinst/cluster7/FE_PHN1789_cfg_d_63 ;
   wire \blkinst/cluster4/FE_PHN1788_cfg_d_23 ;
   wire \blkinst/cluster4/FE_PHN1787_cfg_d_27 ;
   wire \blkinst/cluster7/FE_PHN1786_cfg_d_59 ;
   wire \blkinst/cluster7/FE_PHN1785_cfg_d_40 ;
   wire \blkinst/cluster4/FE_PHN1784_cfg_d_15 ;
   wire \blkinst/cluster7/FE_PHN1783_cfg_d_62 ;
   wire \blkinst/cluster4/FE_PHN1782_cfg_d_26 ;
   wire \blkinst/cluster0/FE_PHN1781_cfg_d_21 ;
   wire \blkinst/cluster0/FE_PHN1780_cfg_d_17 ;
   wire \blkinst/cluster0/FE_PHN1779_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN1778_cfg_d_14 ;
   wire \blkinst/cluster0/FE_PHN1777_cfg_d_22 ;
   wire \blkinst/cluster4/FE_PHN1776_cfg_d_19 ;
   wire \blkinst/cluster0/FE_PHN1775_cfg_d_15 ;
   wire \blkinst/cluster3/FE_PHN1774_cfg_d_29 ;
   wire \blkinst/cluster4/FE_PHN1773_cfg_d_24 ;
   wire \blkinst/cluster0/FE_PHN1772_cfg_d_13 ;
   wire \blkinst/cluster0/FE_PHN1771_cfg_d_16 ;
   wire \blkinst/cluster0/FE_PHN1770_cfg_d_11 ;
   wire \blkinst/cluster0/FE_PHN1769_cfg_d_34 ;
   wire \blkinst/cluster0/FE_PHN1768_cfg_d_33 ;
   wire \blkinst/cluster0/FE_PHN1767_cfg_d_20 ;
   wire \blkinst/cluster7/FE_PHN1766_cfg_d_55 ;
   wire \blkinst/cluster0/FE_PHN1765_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN1764_cfg_d_64 ;
   wire \blkinst/cluster2/FE_PHN1763_n_147 ;
   wire \blkinst/cluster7/FE_PHN1762_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN1761_cfg_d_31 ;
   wire \blkinst/cluster4/FE_PHN1760_cfg_d_4 ;
   wire \blkinst/cluster7/FE_PHN1759_cfg_d_47 ;
   wire \blkinst/cluster7/FE_PHN1758_cfg_d_44 ;
   wire \blkinst/cluster7/FE_PHN1757_cfg_d_49 ;
   wire \blkinst/cluster0/FE_PHN1756_cfg_d_32 ;
   wire \blkinst/cluster7/FE_PHN1755_cfg_d_60 ;
   wire \blkinst/cluster7/FE_PHN1754_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN1753_cfg_d_25 ;
   wire \blkinst/cluster4/FE_PHN1752_cfg_d_22 ;
   wire \blkinst/cluster7/FE_PHN1751_cfg_d_61 ;
   wire \blkinst/cluster7/FE_PHN1750_cfg_d_46 ;
   wire \blkinst/cluster0/FE_PHN1749_cfg_d_23 ;
   wire \blkinst/cluster0/FE_PHN1748_cfg_d_28 ;
   wire \blkinst/cluster7/FE_PHN1747_cfg_d_58 ;
   wire \blkinst/cluster4/FE_PHN1746_cfg_d_13 ;
   wire \blkinst/cluster4/FE_PHN1745_cfg_d_32 ;
   wire \blkinst/cluster7/FE_PHN1744_cfg_d_39 ;
   wire \blkinst/cluster7/FE_PHN1743_cfg_d_37 ;
   wire \blkinst/cluster4/FE_PHN1742_cfg_d_28 ;
   wire \blkinst/cluster4/FE_PHN1741_cfg_d_16 ;
   wire \blkinst/cluster7/FE_PHN1740_cfg_d_53 ;
   wire \blkinst/cluster4/FE_PHN1739_cfg_d_7 ;
   wire \blkinst/cluster7/FE_PHN1738_cfg_d_41 ;
   wire \blkinst/cluster4/FE_PHN1737_cfg_d_12 ;
   wire \blkinst/cluster7/FE_PHN1736_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN1735_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN1734_cfg_d_36 ;
   wire \blkinst/cluster4/FE_PHN1733_cfg_d_30 ;
   wire \blkinst/cluster4/FE_PHN1732_cfg_d_20 ;
   wire \blkinst/cluster4/FE_PHN1731_cfg_d_6 ;
   wire \blkinst/cluster7/FE_PHN1730_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN1729_cfg_d_22 ;
   wire \blkinst/cluster4/FE_PHN1728_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN1727_cfg_d_10 ;
   wire \blkinst/cluster4/FE_PHN1726_cfg_d_14 ;
   wire \blkinst/cluster4/FE_PHN1725_cfg_d_8 ;
   wire \blkinst/cluster4/FE_PHN1724_cfg_d_5 ;
   wire \blkinst/cluster7/FE_PHN1723_cfg_d_50 ;
   wire \blkinst/cluster4/FE_PHN1722_cfg_d_29 ;
   wire \blkinst/cluster7/FE_PHN1721_cfg_d_56 ;
   wire \blkinst/cluster7/FE_PHN1720_cfg_d_45 ;
   wire \blkinst/cluster7/FE_PHN1719_cfg_d_43 ;
   wire \blkinst/cluster7/FE_PHN1718_cfg_d_52 ;
   wire \blkinst/cluster7/FE_PHN1717_cfg_d_65 ;
   wire \blkinst/cluster5/FE_PHN1716_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN1715_cfg_d_54 ;
   wire \blkinst/cluster4/FE_PHN1714_cfg_d_17 ;
   wire \blkinst/cluster7/FE_PHN1713_cfg_d_66 ;
   wire \blkinst/cluster7/FE_PHN1712_cfg_d_48 ;
   wire \blkinst/cluster5/FE_PHN1711_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN1710_cfg_d_18 ;
   wire \blkinst/cluster0/FE_PHN1709_n_188 ;
   wire \blkinst/cluster1/FE_PHN1708_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN1707_cfg_d_7 ;
   wire \blkinst/cluster5/FE_PHN1706_cfg_d_30 ;
   wire \blkinst/cluster1/FE_PHN1705_cfg_d_11 ;
   wire \blkinst/cluster5/FE_PHN1704_cfg_d_11 ;
   wire \blkinst/cluster1/FE_PHN1703_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN1702_cfg_d_25 ;
   wire \blkinst/cluster5/FE_PHN1701_cfg_d_14 ;
   wire \blkinst/cluster5/FE_PHN1700_cfg_d_28 ;
   wire \blkinst/cluster5/FE_PHN1699_cfg_d_18 ;
   wire \blkinst/cluster1/FE_PHN1698_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN1697_n_150 ;
   wire \blkinst/cluster5/FE_PHN1696_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN1695_cfg_d_33 ;
   wire \blkinst/cluster1/FE_PHN1694_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN1693_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN1692_cfg_d_15 ;
   wire \blkinst/cluster1/FE_PHN1691_cfg_d_20 ;
   wire \blkinst/cluster1/FE_PHN1690_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN1689_cfg_d_14 ;
   wire \blkinst/cluster5/FE_PHN1688_cfg_d_16 ;
   wire \blkinst/cluster1/FE_PHN1687_cfg_d_26 ;
   wire \blkinst/cluster1/FE_PHN1686_cfg_d_30 ;
   wire \blkinst/cluster1/FE_PHN1685_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN1684_cfg_d_23 ;
   wire \blkinst/cluster5/FE_PHN1683_cfg_d_17 ;
   wire \blkinst/cluster1/FE_PHN1682_cfg_d_21 ;
   wire \blkinst/cluster5/FE_PHN1681_cfg_d_5 ;
   wire \blkinst/cluster5/FE_PHN1680_cfg_d_26 ;
   wire \blkinst/cluster5/FE_PHN1679_cfg_d_31 ;
   wire \blkinst/cluster1/FE_PHN1678_cfg_d_32 ;
   wire \blkinst/cluster1/FE_PHN1677_cfg_d_12 ;
   wire \blkinst/cluster1/FE_PHN1676_cfg_d_28 ;
   wire \blkinst/cluster1/FE_PHN1675_cfg_d_6 ;
   wire \blkinst/cluster1/FE_PHN1674_cfg_d_16 ;
   wire \blkinst/cluster5/FE_PHN1673_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN1672_cfg_d_9 ;
   wire \blkinst/cluster5/FE_PHN1671_cfg_d_32 ;
   wire \blkinst/cluster1/FE_PHN1670_cfg_d_17 ;
   wire \blkinst/cluster1/FE_PHN1669_cfg_d_8 ;
   wire \blkinst/cluster5/FE_PHN1668_cfg_d_12 ;
   wire \blkinst/cluster5/FE_PHN1667_cfg_d_25 ;
   wire \blkinst/cluster5/FE_PHN1666_cfg_d_15 ;
   wire \blkinst/cluster5/FE_PHN1665_cfg_d_9 ;
   wire \blkinst/cluster5/FE_PHN1664_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN1663_cfg_d_4 ;
   wire \blkinst/cluster5/FE_PHN1662_cfg_d_19 ;
   wire \blkinst/cluster1/FE_PHN1661_cfg_d_3 ;
   wire \blkinst/cluster5/FE_PHN1660_cfg_d_23 ;
   wire \blkinst/cluster5/FE_PHN1659_cfg_d_20 ;
   wire \blkinst/cluster1/FE_PHN1658_cfg_d_5 ;
   wire \blkinst/cluster5/FE_PHN1657_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN1656_cfg_d_4 ;
   wire \blkinst/cluster8/FE_PHN1655_cfg_d_53 ;
   wire \blkinst/cluster6/FE_PHN1654_cfg_d_29 ;
   wire \blkinst/cluster6/FE_PHN1653_n_146 ;
   wire \blkinst/cluster8/FE_PHN1652_cfg_d_58 ;
   wire \blkinst/cluster8/FE_PHN1651_cfg_d_65 ;
   wire \blkinst/cluster8/FE_PHN1650_cfg_d_61 ;
   wire \blkinst/cluster6/FE_PHN1649_cfg_d_13 ;
   wire \blkinst/cluster4/FE_PHN1648_cfg_d_69 ;
   wire \blkinst/cluster8/FE_PHN1647_cfg_d_67 ;
   wire \blkinst/cluster7/FE_PHN1646_cfg_d_67 ;
   wire \blkinst/cluster6/FE_PHN1645_cfg_d_7 ;
   wire \blkinst/cluster8/FE_PHN1644_cfg_d_49 ;
   wire \blkinst/cluster3/FE_PHN1643_cfg_d_69 ;
   wire \blkinst/cluster6/FE_PHN1642_cfg_d_24 ;
   wire \blkinst/cluster8/FE_PHN1641_cfg_d_47 ;
   wire \blkinst/cluster6/FE_PHN1640_cfg_d_9 ;
   wire \blkinst/cluster8/FE_PHN1639_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN1638_cfg_d_28 ;
   wire \blkinst/cluster6/FE_PHN1637_cfg_d_11 ;
   wire \blkinst/cluster6/FE_PHN1636_cfg_d_30 ;
   wire \blkinst/cluster8/FE_PHN1635_cfg_d_39 ;
   wire \blkinst/cluster8/FE_PHN1634_cfg_d_51 ;
   wire \blkinst/cluster8/FE_PHN1633_cfg_d_45 ;
   wire \blkinst/cluster8/FE_PHN1632_cfg_d_36 ;
   wire \blkinst/cluster8/FE_PHN1631_cfg_d_55 ;
   wire \blkinst/cluster8/FE_PHN1630_cfg_d_48 ;
   wire \blkinst/cluster4/FE_PHN1629_cfg_d_68 ;
   wire \blkinst/cluster6/FE_PHN1628_cfg_d_20 ;
   wire \blkinst/cluster6/FE_PHN1627_cfg_d_18 ;
   wire \blkinst/cluster6/FE_PHN1626_cfg_d_27 ;
   wire \blkinst/cluster6/FE_PHN1625_cfg_d_33 ;
   wire \blkinst/cluster8/FE_PHN1624_cfg_d_50 ;
   wire \blkinst/cluster6/FE_PHN1623_cfg_d_23 ;
   wire \blkinst/cluster6/FE_PHN1622_cfg_d_4 ;
   wire \blkinst/cluster6/FE_PHN1621_cfg_d_16 ;
   wire \blkinst/cluster6/FE_PHN1620_cfg_d_32 ;
   wire \blkinst/cluster6/FE_PHN1619_cfg_d_12 ;
   wire \blkinst/cluster6/FE_PHN1618_cfg_d_6 ;
   wire \blkinst/cluster8/FE_PHN1617_cfg_d_46 ;
   wire \blkinst/cluster6/FE_PHN1616_cfg_d_14 ;
   wire \blkinst/cluster6/FE_PHN1615_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN1614_cfg_d_62 ;
   wire \blkinst/cluster8/FE_PHN1613_cfg_d_52 ;
   wire \blkinst/cluster8/FE_PHN1612_cfg_d_41 ;
   wire \blkinst/cluster6/FE_PHN1611_cfg_d_17 ;
   wire \blkinst/cluster8/FE_PHN1610_cfg_d_37 ;
   wire \blkinst/cluster6/FE_PHN1609_cfg_d_10 ;
   wire \blkinst/cluster8/FE_PHN1608_cfg_d_57 ;
   wire \blkinst/cluster8/FE_PHN1607_cfg_d_56 ;
   wire \blkinst/cluster6/FE_PHN1606_cfg_d_3 ;
   wire \blkinst/cluster8/FE_PHN1605_cfg_d_44 ;
   wire \blkinst/cluster8/FE_PHN1604_cfg_d_42 ;
   wire \blkinst/cluster6/FE_PHN1603_cfg_d_34 ;
   wire \blkinst/cluster4/FE_PHN1602_n_144 ;
   wire \blkinst/cluster6/FE_PHN1601_cfg_d_19 ;
   wire \blkinst/cluster6/FE_PHN1600_cfg_d_26 ;
   wire \blkinst/cluster8/FE_PHN1599_cfg_d_64 ;
   wire \blkinst/cluster6/FE_PHN1598_cfg_d_25 ;
   wire \blkinst/cluster6/FE_PHN1597_cfg_d_15 ;
   wire \blkinst/cluster6/FE_PHN1596_cfg_d_22 ;
   wire \blkinst/cluster6/FE_PHN1595_cfg_d_5 ;
   wire \blkinst/cluster8/FE_PHN1594_cfg_d_63 ;
   wire \blkinst/cluster6/FE_PHN1593_cfg_d_8 ;
   wire \blkinst/cluster8/FE_PHN1592_cfg_d_54 ;
   wire \blkinst/cluster8/FE_PHN1591_cfg_d_66 ;
   wire \blkinst/cluster8/FE_PHN1590_cfg_d_59 ;
   wire \blkinst/cluster6/FE_PHN1589_cfg_d_21 ;
   wire \blkinst/cluster5/FE_PHN1588_cfg_d_24 ;
   wire \blkinst/cluster5/FE_PHN1587_cfg_d_6 ;
   wire \fake_mem/FE_PHN1586_n_25 ;
   wire \blkinst/cluster5/FE_PHN1585_cfg_d_8 ;
   wire \blkinst/cluster7/FE_PHN1584_cfg_d_12 ;
   wire \blkinst/cluster7/FE_PHN1583_cfg_d_16 ;
   wire \blkinst/cluster7/FE_PHN1582_cfg_d_14 ;
   wire \blkinst/cluster7/FE_PHN1581_cfg_d_20 ;
   wire \blkinst/cluster7/FE_PHN1580_cfg_d_18 ;
   wire \blkinst/cluster3/FE_PHN1579_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN1578_cfg_d_8 ;
   wire \blkinst/cluster7/FE_PHN1577_cfg_d_11 ;
   wire \blkinst/cluster7/FE_PHN1576_cfg_d_5 ;
   wire \blkinst/cluster5/FE_PHN1575_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN1574_cfg_d_34 ;
   wire \blkinst/cluster7/FE_PHN1573_cfg_d_29 ;
   wire \blkinst/cluster7/FE_PHN1572_cfg_d_32 ;
   wire \blkinst/cluster7/FE_PHN1571_cfg_d_21 ;
   wire \blkinst/cluster7/FE_PHN1570_cfg_d_19 ;
   wire \blkinst/cluster7/FE_PHN1569_cfg_d_24 ;
   wire \blkinst/cluster7/FE_PHN1568_cfg_d_22 ;
   wire \blkinst/cluster7/FE_PHN1567_cfg_d_17 ;
   wire \blkinst/cluster7/FE_PHN1566_cfg_d_26 ;
   wire \blkinst/cluster7/FE_PHN1565_cfg_d_23 ;
   wire \blkinst/cluster7/FE_PHN1564_cfg_d_33 ;
   wire \blkinst/cluster9/FE_PHN1563_cfg_d_72 ;
   wire \blkinst/cluster7/FE_PHN1562_cfg_d_31 ;
   wire \blkinst/cluster6/FE_PHN1561_cfg_d_69 ;
   wire \blkinst/cluster7/FE_PHN1560_cfg_d_27 ;
   wire \blkinst/cluster3/FE_PHN1559_n_146 ;
   wire \blkinst/cluster7/FE_PHN1558_cfg_d_7 ;
   wire \blkinst/cluster7/FE_PHN1557_cfg_d_15 ;
   wire \blkinst/cluster7/FE_PHN1556_cfg_d_9 ;
   wire \blkinst/cluster7/FE_PHN1555_cfg_d_4 ;
   wire \blkinst/cluster5/FE_PHN1554_cfg_d_69 ;
   wire \blkinst/cluster6/FE_PHN1553_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN1552_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN1551_cfg_d_70 ;
   wire \blkinst/cluster8/FE_PHN1550_cfg_d_18 ;
   wire \blkinst/cluster8/FE_PHN1549_cfg_d_24 ;
   wire \blkinst/cluster8/FE_PHN1548_cfg_d_10 ;
   wire \blkinst/cluster5/FE_PHN1547_n_145 ;
   wire \blkinst/cluster7/FE_PHN1546_cfg_d_6 ;
   wire \blkinst/cluster7/FE_PHN1545_cfg_d_3 ;
   wire \blkinst/cluster8/FE_PHN1544_cfg_d_30 ;
   wire \blkinst/cluster8/FE_PHN1543_cfg_d_13 ;
   wire \blkinst/cluster8/FE_PHN1542_cfg_d_9 ;
   wire \blkinst/cluster8/FE_PHN1541_cfg_d_3 ;
   wire \blkinst/cluster8/FE_PHN1540_cfg_d_15 ;
   wire \blkinst/cluster8/FE_PHN1539_cfg_d_25 ;
   wire \blkinst/cluster8/FE_PHN1538_cfg_d_29 ;
   wire \blkinst/cluster8/FE_PHN1537_cfg_d_34 ;
   wire \blkinst/cluster8/FE_PHN1536_cfg_d_11 ;
   wire \blkinst/cluster8/FE_PHN1535_cfg_d_17 ;
   wire \blkinst/cluster8/FE_PHN1534_cfg_d_19 ;
   wire \blkinst/cluster8/FE_PHN1533_cfg_d_16 ;
   wire \blkinst/cluster8/FE_PHN1532_cfg_d_28 ;
   wire \blkinst/cluster8/FE_PHN1531_cfg_d_32 ;
   wire \blkinst/cluster8/FE_PHN1530_cfg_d_23 ;
   wire \blkinst/cluster8/FE_PHN1529_cfg_d_27 ;
   wire \blkinst/cluster8/FE_PHN1528_cfg_d_14 ;
   wire \blkinst/cluster9/FE_PHN1527_cfg_d_57 ;
   wire \blkinst/cluster8/FE_PHN1526_cfg_d_22 ;
   wire \blkinst/cluster8/FE_PHN1525_cfg_d_4 ;
   wire \blkinst/cluster8/FE_PHN1524_cfg_d_7 ;
   wire \blkinst/cluster8/FE_PHN1523_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN1522_cfg_d_5 ;
   wire \blkinst/cluster8/FE_PHN1521_cfg_d_20 ;
   wire \blkinst/cluster8/FE_PHN1520_cfg_d_6 ;
   wire \blkinst/cluster8/FE_PHN1519_cfg_d_26 ;
   wire \blkinst/cluster8/FE_PHN1518_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN1517_cfg_d_12 ;
   wire \blkinst/cluster8/FE_PHN1516_cfg_d_33 ;
   wire \blkinst/cluster8/FE_PHN1515_cfg_d_8 ;
   wire \blkinst/cluster9/FE_PHN1514_cfg_d_39 ;
   wire \blkinst/cluster9/FE_PHN1513_cfg_d_47 ;
   wire \blkinst/cluster9/FE_PHN1512_cfg_d_43 ;
   wire \blkinst/cluster9/FE_PHN1511_cfg_d_45 ;
   wire \blkinst/cluster9/FE_PHN1510_cfg_d_65 ;
   wire \blkinst/cluster9/FE_PHN1509_cfg_d_49 ;
   wire \blkinst/cluster9/FE_PHN1508_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN1507_cfg_d_55 ;
   wire \blkinst/cluster9/FE_PHN1506_cfg_d_41 ;
   wire \blkinst/cluster9/FE_PHN1505_cfg_d_46 ;
   wire \blkinst/cluster9/FE_PHN1504_cfg_d_52 ;
   wire \blkinst/cluster9/FE_PHN1503_cfg_d_56 ;
   wire \blkinst/cluster9/FE_PHN1502_cfg_d_50 ;
   wire \blkinst/cluster9/FE_PHN1501_cfg_d_48 ;
   wire \blkinst/cluster9/FE_PHN1500_cfg_d_40 ;
   wire \blkinst/cluster9/FE_PHN1499_cfg_d_60 ;
   wire \blkinst/cluster9/FE_PHN1498_cfg_d_51 ;
   wire \blkinst/cluster9/FE_PHN1497_cfg_d_42 ;
   wire \blkinst/cluster9/FE_PHN1496_cfg_d_62 ;
   wire \blkinst/cluster9/FE_PHN1495_internal_lut5_1 ;
   wire \blkinst/cluster9/FE_PHN1494_cfg_d_54 ;
   wire \blkinst/cluster9/FE_PHN1493_cfg_d_64 ;
   wire \blkinst/cluster9/FE_PHN1492_cfg_d_38 ;
   wire \blkinst/cluster9/FE_PHN1491_cfg_d_37 ;
   wire \blkinst/cluster8/FE_PHN1490_cfg_d_68 ;
   wire \blkinst/cluster9/FE_PHN1489_cfg_d_44 ;
   wire \blkinst/cluster9/FE_PHN1488_cfg_d_36 ;
   wire FE_PHN1487_sram_input_cfg_0;
   wire \blkinst/cluster8/FE_PHN1486_cfg_d_76 ;
   wire \blkinst/cluster7/FE_PHN1485_cfg_d_69 ;
   wire \blkinst/cluster9/FE_PHN1484_cfg_d_70 ;
   wire \blkinst/cluster4/FE_PHN1483_cfg_d_76 ;
   wire FE_PHN1482_sram_input_cfg_3;
   wire \blkinst/cluster8/FE_PHN1481_cfg_d_69 ;
   wire FE_PHN1480_sram_input_cfg_2;
   wire FE_PHN1479_sram_input_cfg_1;
   wire \blkinst/cluster9/FE_PHN1478_cfg_d_63 ;
   wire \blkinst/cluster8/FE_PHN1477_n_146 ;
   wire \blkinst/cluster9/FE_PHN1476_cfg_d_14 ;
   wire \blkinst/cluster9/FE_PHN1475_cfg_d_12 ;
   wire \blkinst/cluster9/FE_PHN1474_cfg_d_2 ;
   wire \blkinst/cluster5/FE_PHN1473_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN1472_cfg_d_33 ;
   wire \blkinst/cluster9/FE_PHN1471_cfg_d_8 ;
   wire \blkinst/cluster9/FE_PHN1470_cfg_d_13 ;
   wire \blkinst/cluster7/FE_PHN1469_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN1468_cfg_d_15 ;
   wire \blkinst/cluster9/FE_PHN1467_cfg_d_21 ;
   wire \blkinst/cluster9/FE_PHN1466_cfg_d_10 ;
   wire \blkinst/cluster9/FE_PHN1465_cfg_d_6 ;
   wire \blkinst/cluster9/FE_PHN1464_cfg_d_24 ;
   wire \blkinst/cluster9/FE_PHN1463_cfg_d_5 ;
   wire \blkinst/cluster9/FE_PHN1462_cfg_d_7 ;
   wire \blkinst/cluster9/FE_PHN1461_cfg_d_30 ;
   wire \blkinst/cluster9/FE_PHN1460_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN1459_cfg_d_19 ;
   wire \blkinst/cluster9/FE_PHN1458_cfg_d_32 ;
   wire \blkinst/cluster9/FE_PHN1457_cfg_d_20 ;
   wire \blkinst/cluster9/FE_PHN1456_cfg_d_28 ;
   wire \blkinst/cluster9/FE_PHN1455_cfg_d_26 ;
   wire \blkinst/cluster9/FE_PHN1454_cfg_d_18 ;
   wire \blkinst/cluster9/FE_PHN1453_cfg_d_17 ;
   wire \blkinst/cluster9/FE_PHN1452_cfg_d_29 ;
   wire \blkinst/cluster9/FE_PHN1451_cfg_d_34 ;
   wire \blkinst/cluster9/FE_PHN1450_cfg_d_69 ;
   wire \blkinst/cluster6/FE_PHN1449_cluster6__cfg_o_0 ;
   wire \blkinst/cluster9/FE_PHN1448_cfg_d_9 ;
   wire \blkinst/cluster9/FE_PHN1447_cfg_d_16 ;
   wire \blkinst/cluster9/FE_PHN1446_cfg_d_27 ;
   wire \blkinst/cluster9/FE_PHN1445_cfg_d_25 ;
   wire \blkinst/cluster9/FE_PHN1444_cfg_d_22 ;
   wire \blkinst/cluster9/FE_PHN1443_cfg_d_31 ;
   wire \blkinst/cluster9/FE_PHN1442_cfg_d_3 ;
   wire \blkinst/cluster5/FE_PHN1441_cfg_d_76 ;
   wire \blkinst/cluster9/FE_PHN1440_cfg_d_68 ;
   wire \blkinst/cluster4/FE_PHN1439_cfg_d_2 ;
   wire \blkinst/cluster1/FE_PHN1438_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN1437_cfg_d_76 ;
   wire \blkinst/cluster0/FE_PHN1436_cfg_d_71 ;
   wire \blkinst/cluster0/FE_PHN1435_cfg_d_76 ;
   wire \blkinst/cluster9/FE_PHN1434_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN1433_cfg_d_2 ;
   wire \blkinst/cluster2/FE_PHN1432_cfg_d_2 ;
   wire \blkinst/cluster7/FE_PHN1431_cfg_d_76 ;
   wire \blkinst/cluster3/FE_PHN1430_cfg_d_76 ;
   wire \blkinst/cluster9/FE_PHN1429_cfg_d_74 ;
   wire \blkinst/FE_PHN1428_cluster2__cfg_o_0 ;
   wire \blkinst/cluster6/FE_PHN1427_cfg_d_76 ;
   wire \blkinst/cluster0/FE_PHN1426_cfg_d_74 ;
   wire \blkinst/cluster1/FE_PHN1425_cfg_d_74 ;
   wire \blkinst/cluster0/FE_PHN1424_cfg_d_79 ;
   wire \blkinst/cluster7/FE_PHN1423_cfg_d_79 ;
   wire \blkinst/cluster6/FE_PHN1422_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN1421_cfg_d_79 ;
   wire \blkinst/cluster1/FE_PHN1420_cfg_d_79 ;
   wire \blkinst/cluster7/FE_PHN1419_cfg_d_74 ;
   wire \blkinst/cluster2/FE_PHN1418_cfg_d_74 ;
   wire \blkinst/cluster4/FE_PHN1417_cfg_d_74 ;
   wire \blkinst/cluster3/FE_PHN1416_cfg_d_74 ;
   wire \blkinst/cluster8/FE_PHN1415_cfg_d_79 ;
   wire \blkinst/cluster2/FE_PHN1414_cfg_d_79 ;
   wire \blkinst/cluster4/FE_PHN1413_cfg_d_79 ;
   wire \blkinst/cluster8/FE_PHN1412_cfg_d_74 ;
   wire \blkinst/cluster5/FE_PHN1411_cfg_d_79 ;
   wire \blkinst/cluster7/FE_PHN1410_cfg_d_72 ;
   wire \blkinst/cluster5/FE_PHN1409_cfg_d_77 ;
   wire \blkinst/cluster6/FE_PHN1408_cfg_d_72 ;
   wire \blkinst/cluster8/FE_PHN1407_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN1406_cfg_d_77 ;
   wire FE_PHN1405_sram_input_cfg_37;
   wire \blkinst/cluster4/FE_PHN1404_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN1403_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN1402_cfg_d_1 ;
   wire \blkinst/cluster1/FE_PHN1401_cfg_d_1 ;
   wire \blkinst/cluster6/FE_PHN1400_cfg_d_1 ;
   wire \blkinst/cluster2/FE_PHN1399_cfg_d_72 ;
   wire FE_PHN1398_sram_input_cfg_16;
   wire \blkinst/cluster5/FE_PHN1397_cfg_d_72 ;
   wire \blkinst/cluster5/FE_PHN1396_cfg_d_74 ;
   wire \blkinst/cluster2/FE_PHN1395_cfg_d_77 ;
   wire \blkinst/cluster9/FE_PHN1394_cfg_d_78 ;
   wire \blkinst/cluster5/FE_PHN1393_cfg_d_75 ;
   wire \blkinst/cluster7/FE_PHN1392_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN1391_cfg_d_78 ;
   wire \blkinst/cluster3/FE_PHN1390_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN1389_cfg_d_75 ;
   wire \blkinst/cluster3/FE_PHN1388_cfg_d_75 ;
   wire \blkinst/cluster6/FE_PHN1387_cfg_d_73 ;
   wire \blkinst/cluster2/FE_PHN1386_cfg_d_78 ;
   wire \blkinst/cluster6/FE_PHN1385_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN1384_cfg_d_80 ;
   wire \blkinst/cluster8/FE_PHN1383_cfg_d_80 ;
   wire \blkinst/cluster0/FE_PHN1382_cfg_d_78 ;
   wire \blkinst/cluster9/FE_PHN1381_cfg_d_80 ;
   wire \blkinst/cluster1/FE_PHN1380_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN1379_cfg_d_75 ;
   wire \blkinst/cluster5/FE_PHN1378_cfg_d_73 ;
   wire \blkinst/cluster4/FE_PHN1377_cfg_d_73 ;
   wire \blkinst/cluster2/FE_PHN1376_cfg_d_73 ;
   wire \blkinst/cluster2/FE_PHN1375_cfg_d_80 ;
   wire \blkinst/cluster9/FE_PHN1374_cfg_d_73 ;
   wire \blkinst/cluster4/FE_PHN1373_cfg_d_78 ;
   wire \blkinst/cluster2/FE_PHN1372_cfg_d_1 ;
   wire \blkinst/cluster0/FE_PHN1371_cfg_d_72 ;
   wire \blkinst/cluster7/FE_PHN1370_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN1369_cfg_d_73 ;
   wire \blkinst/cluster0/FE_PHN1368_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN1367_cfg_d_73 ;
   wire \blkinst/cluster3/FE_PHN1366_cfg_d_72 ;
   wire \blkinst/cluster6/FE_PHN1365_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN1364_cfg_d_75 ;
   wire \blkinst/cluster8/FE_PHN1363_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN1362_cfg_d_73 ;
   wire \blkinst/cluster0/FE_PHN1361_cfg_d_75 ;
   wire \blkinst/cluster3/FE_PHN1360_cfg_d_1 ;
   wire \blkinst/cluster4/FE_PHN1359_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN1358_cfg_d_78 ;
   wire \blkinst/cluster1/FE_PHN1357_cfg_d_78 ;
   wire \blkinst/cluster0/FE_PHN1356_cfg_d_1 ;
   wire \blkinst/cluster0/FE_PHN1355_cfg_d_77 ;
   wire \blkinst/cluster4/FE_PHN1354_cfg_d_1 ;
   wire \blkinst/cluster5/FE_PHN1353_cfg_d_78 ;
   wire \blkinst/cluster1/FE_PHN1352_n_155 ;
   wire \blkinst/cluster7/FE_PHN1351_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN1350_cfg_d_1 ;
   wire \blkinst/cluster8/FE_PHN1349_cfg_d_40 ;
   wire \blkinst/cluster0/FE_PHN1348_cfg_d_12 ;
   wire \blkinst/cluster1/FE_PHN1347_cfg_d_82 ;
   wire \blkinst/cluster5/FE_PHN1346_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN1345_cfg_d_76 ;
   wire \blkinst/cluster3/FE_PHN1344_cfg_d_23 ;
   wire \blkinst/cluster1/FE_PHN1343_cfg_d_19 ;
   wire \blkinst/cluster9/FE_PHN1342_cfg_d_58 ;
   wire \blkinst/cluster6/FE_PHN1341_cfg_d_2 ;
   wire \blkinst/cluster6/FE_PHN1340_n_165 ;
   wire \blkinst/cluster3/FE_PHN1339_cfg_d_13 ;
   wire \blkinst/cluster4/FE_PHN1338_cfg_d_18 ;
   wire \blkinst/cluster1/FE_PHN1337_cfg_d_10 ;
   wire \blkinst/cluster9/FE_PHN1336_cfg_d_59 ;
   wire \blkinst/cluster8/FE_PHN1335_n_173 ;
   wire \blkinst/cluster8/FE_PHN1334_cluster7__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN1333_cfg_d_0 ;
   wire \blkinst/cluster3/FE_PHN1332_cfg_d_31 ;
   wire \blkinst/cluster7/FE_PHN1331_n_165 ;
   wire \blkinst/cluster4/FE_PHN1330_cfg_d_47 ;
   wire \blkinst/cluster9/FE_PHN1329_n_175 ;
   wire \blkinst/cluster3/FE_PHN1328_cfg_d_0 ;
   wire \blkinst/cluster7/FE_PHN1327_cfg_d_25 ;
   wire \blkinst/cluster5/CLKGATE_RC_CG_HIER_INST19/FE_PHN1326_n_171 ;
   wire \blkinst/cluster2/FE_PHN1325_cfg_d_64 ;
   wire \blkinst/cluster7/FE_PHN1324_cfg_d_28 ;
   wire \blkinst/cluster8/FE_PHN1323_cfg_d_81 ;
   wire \blkinst/cluster1/FE_PHN1322_cfg_d_81 ;
   wire \blkinst/cluster0/FE_PHN1321_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN1320_n_164 ;
   wire \blkinst/cluster9/FE_PHN1319_cfg_d_11 ;
   wire \blkinst/cluster0/FE_PHN1318_n_119 ;
   wire \blkinst/cluster1/FE_PHN1317_cfg_d_31 ;
   wire \blkinst/cluster2/FE_PHN1316_cfg_d_59 ;
   wire \blkinst/cluster1/FE_PHN1315_n_152 ;
   wire \blkinst/cluster6/FE_PHN1314_n_174 ;
   wire \blkinst/cluster4/FE_PHN1313_n_170 ;
   wire \blkinst/cluster4/FE_PHN1312_cfg_d_11 ;
   wire \blkinst/cluster9/FE_PHN1311_cfg_d_61 ;
   wire \blkinst/cluster5/FE_PHN1310_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN1309_cfg_d_34 ;
   wire \blkinst/cluster9/FE_PHN1308_cfg_d_0 ;
   wire \blkinst/cluster1/FE_PHN1307_n_178 ;
   wire \blkinst/cluster0/FE_PHN1306_cfg_d_4 ;
   wire \blkinst/cluster0/FE_PHN1305_cfg_d_52 ;
   wire \blkinst/cluster2/FE_PHN1304_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN1303_cfg_d_81 ;
   wire \blkinst/cluster0/FE_PHN1302_cfg_d_81 ;
   wire \blkinst/cluster3/FE_PHN1301_cfg_d_19 ;
   wire \blkinst/cluster2/FE_PHN1300_cfg_d_56 ;
   wire \blkinst/cluster5/FE_PHN1299_cfg_d_10 ;
   wire \blkinst/cluster7/FE_PHN1298_cfg_d_30 ;
   wire \blkinst/cluster8/FE_PHN1297_cfg_d_60 ;
   wire FE_PHN1296_sram_input_cfg_5;
   wire \blkinst/cluster7/FE_PHN1295_cfg_d_81 ;
   wire \blkinst/cluster6/FE_PHN1294_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN1293_cfg_d_81 ;
   wire \blkinst/cluster9/FE_PHN1292_n_165 ;
   wire \blkinst/cluster2/FE_PHN1291_cfg_d_62 ;
   wire \blkinst/cluster2/FE_PHN1290_cluster1__cfg_o_0 ;
   wire \blkinst/cluster6/FE_PHN1289_cfg_d_80 ;
   wire \blkinst/cluster6/FE_PHN1288_cfg_d_74 ;
   wire \blkinst/cluster5/FE_PHN1287_n_163 ;
   wire \blkinst/cluster0/FE_PHN1286_cfg_d_53 ;
   wire \blkinst/cluster0/FE_PHN1285_n_217 ;
   wire \blkinst/cluster8/FE_PHN1284_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN1283_n_127 ;
   wire \blkinst/cluster0/FE_PHN1282_cfg_d_26 ;
   wire \blkinst/cluster2/FE_PHN1281_n_176 ;
   wire \blkinst/cluster1/FE_PHN1280_cfg_d_68 ;
   wire \blkinst/cluster1/FE_PHN1279_cfg_d_37 ;
   wire \blkinst/cluster1/FE_PHN1278_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN1277_n_161 ;
   wire \blkinst/cluster0/FE_PHN1276_cfg_d_24 ;
   wire \blkinst/cluster1/FE_PHN1275_cfg_d_71 ;
   wire \blkinst/cluster7/FE_PHN1274_n_174 ;
   wire \blkinst/cluster0/FE_PHN1273_cfg_d_2 ;
   wire \blkinst/cluster1/FE_PHN1272_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN1271_cfg_d_3 ;
   wire \blkinst/cluster6/FE_PHN1270_cfg_d_78 ;
   wire \blkinst/cluster8/FE_PHN1269_cfg_d_78 ;
   wire \blkinst/cluster8/FE_PHN1268_cluster8__cfg_o_0 ;
   wire \blkinst/cluster3/FE_PHN1267_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN1266_cfg_d_41 ;
   wire \blkinst/cluster4/FE_PHN1265_cfg_d_61 ;
   wire \blkinst/cluster8/FE_PHN1264_cfg_d_2 ;
   wire \blkinst/cluster2/FE_PHN1263_cfg_d_76 ;
   wire \blkinst/cluster3/FE_PHN1262_cfg_d_73 ;
   wire \blkinst/cluster3/FE_PHN1261_n_173 ;
   wire \blkinst/cluster8/FE_PHN1260_cfg_d_38 ;
   wire \blkinst/cluster8/FE_PHN1259_n_165 ;
   wire \blkinst/cluster0/FE_PHN1258_cfg_d_29 ;
   wire \blkinst/cluster0/FE_PHN1257_cfg_d_73 ;
   wire \blkinst/cluster0/FE_PHN1256_cfg_d_65 ;
   wire \blkinst/cluster9/FE_PHN1255_cfg_d_75 ;
   wire \blkinst/cluster2/FE_PHN1254_cfg_d_75 ;
   wire \blkinst/cluster9/FE_PHN1253_cfg_d_67 ;
   wire \blkinst/cluster1/FE_PHN1252_cfg_d_2 ;
   wire \blkinst/cluster9/FE_PHN1251_cfg_d_66 ;
   wire \blkinst/cluster2/FE_PHN1250_cfg_d_4 ;
   wire \blkinst/cluster7/FE_PHN1249_cfg_d_10 ;
   wire \blkinst/cluster2/FE_PHN1248_n_168 ;
   wire \blkinst/cluster5/FE_PHN1247_cfg_d_80 ;
   wire \blkinst/cluster9/FE_PHN1246_cfg_d_4 ;
   wire \blkinst/cluster1/FE_PHN1245_cfg_d_49 ;
   wire \blkinst/cluster6/FE_PHN1244_cfg_d_0 ;
   wire \blkinst/cluster9/FE_PHN1243_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN1242_cluster3__cfg_o_0 ;
   wire \blkinst/cluster6/FE_PHN1241_cluster5__cfg_o_0 ;
   wire \blkinst/cluster3/FE_PHN1240_cfg_d_33 ;
   wire FE_PHN1239_blkinst__cfg_o_0;
   wire \blkinst/cluster3/FE_PHN1238_cfg_d_30 ;
   wire \blkinst/cluster1/FE_PHN1237_cfg_d_0 ;
   wire \blkinst/cluster3/FE_PHN1236_cfg_d_81 ;
   wire \blkinst/cluster5/FE_PHN1235_cfg_d_0 ;
   wire \blkinst/cluster4/FE_PHN1234_cfg_d_0 ;
   wire \blkinst/cluster8/FE_PHN1233_cfg_d_0 ;
   wire FE_PHN1232_sram_input_cfg_22;
   wire \blkinst/FE_PHN1231_cluster4__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN1230_cfg_d_82 ;
   wire \blkinst/cluster2/FE_PHN1229_cfg_d_81 ;
   wire \blkinst/cluster9/FE_PHN1228_cfg_d_81 ;
   wire FE_PHN1227_sram_input_cfg_24;
   wire FE_PHN1226_sram_input_cfg_19;
   wire \blkinst/cluster7/FE_PHN1225_cfg_d_0 ;
   wire FE_PHN1224_sram_input_cfg_28;
   wire FE_PHN1223_sram_input_cfg_21;
   wire FE_PHN1222_sram_input_cfg_30;
   wire \fake_mem/FE_PHN1221_flop_array_8_3 ;
   wire FE_PHN1220_sram_input_cfg_25;
   wire FE_PHN1219_sram_input_cfg_36;
   wire FE_PHN1218_sram_input_cfg_34;
   wire FE_PHN1217_sram_input_cfg_26;
   wire FE_PHN1216_sram_input_cfg_14;
   wire FE_PHN1215_sram_input_cfg_18;
   wire FE_PHN1214_sram_input_cfg_7;
   wire FE_PHN1213_sram_input_cfg_33;
   wire FE_PHN1212_sram_input_cfg_29;
   wire FE_PHN1211_sram_input_cfg_13;
   wire FE_PHN1210_sram_input_cfg_10;
   wire FE_PHN1209_sram_input_cfg_9;
   wire FE_PHN1208_sram_input_cfg_12;
   wire FE_PHN1207_sram_input_cfg_8;
   wire FE_PHN1206_sram_input_cfg_32;
   wire FE_PHN1205_sram_input_cfg_11;
   wire FE_PHN1204_sram_input_cfg_4;
   wire FE_PHN1203_sram_input_cfg_20;
   wire FE_PHN1202_sram_input_cfg_27;
   wire FE_PHN1201_sram_input_cfg_23;
   wire FE_PHN1200_sram_input_cfg_15;
   wire FE_PHN1199_sram_input_cfg_6;
   wire FE_PHN1198_sram_input_cfg_17;
   wire FE_PHN1197_sram_input_cfg_31;
   wire FE_PHN1196_sram_input_cfg_35;
   wire FE_PHN1195_sram_rd_data_1;
   wire FE_PHN1194_sram_rd_data_25;
   wire FE_PHN1193_sram_rd_data_30;
   wire FE_PHN1192_sram_rd_data_21;
   wire FE_PHN1191_sram_rd_data_17;
   wire FE_PHN1190_sram_rd_data_9;
   wire FE_PHN1189_n_26;
   wire FE_PHN1188_sram_rd_data_0;
   wire FE_PHN1187_sram_rd_data_5;
   wire \fake_mem/FE_PHN1186_sram_rd_data_4 ;
   wire FE_PHN1185_sram_rd_data_29;
   wire \fake_mem/FE_PHN1184_sram_rd_data_28 ;
   wire FE_PHN1183_sram_rd_data_24;
   wire FE_PHN1182_sram_rd_data_13;
   wire \fake_mem/FE_PHN1181_sram_rd_data_20 ;
   wire \fake_mem/FE_PHN1180_sram_rd_data_16 ;
   wire FE_PHN1179_sram_rd_data_18;
   wire FE_PHN1178_sram_rd_data_8;
   wire FE_PHN1177_sram_rd_data_10;
   wire \fake_mem/FE_PHN1176_sram_rd_data_22 ;
   wire \fake_mem/FE_PHN1175_sram_rd_data_26 ;
   wire \fake_mem/FE_PHN1174_sram_rd_data_15 ;
   wire \fake_mem/FE_PHN1173_sram_rd_data_12 ;
   wire FE_PHN1172_sram_rd_data_31;
   wire \fake_mem/FE_PHN1171_sram_rd_data_14 ;
   wire \fake_mem/FE_PHN1170_sram_rd_data_19 ;
   wire \fake_mem/FE_PHN1169_sram_rd_data_23 ;
   wire \fake_mem/FE_PHN1168_sram_rd_data_2 ;
   wire \fake_mem/FE_PHN1167_sram_rd_data_6 ;
   wire \fake_mem/FE_PHN1166_sram_rd_data_7 ;
   wire \fake_mem/FE_PHN1165_sram_rd_data_3 ;
   wire \fake_mem/FE_PHN1164_sram_rd_data_11 ;
   wire FE_PHN1163_sram_input_cfg_1;
   wire FE_PHN1162_sram_input_cfg_2;
   wire FE_PHN1161_sram_input_cfg_0;
   wire \blkinst/cluster2/FE_PHN1160_cluster2__cfg_o_0 ;
   wire \blkinst/cluster9/FE_PHN1159_blkinst__cfg_o_0 ;
   wire \blkinst/cluster9/FE_PHN1158_cfg_d_14 ;
   wire FE_PHN1157_sram_input_cfg_3;
   wire \blkinst/cluster0/FE_PHN1156_cfg_d_40 ;
   wire \blkinst/cluster8/CLKGATE_RC_CG_HIER_INST22/FE_PHN1155_n_173 ;
   wire \blkinst/cluster1/FE_PHN1154_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN1153_n_171 ;
   wire \blkinst/cluster3/FE_PHN1152_n_164 ;
   wire \blkinst/cluster9/FE_PHN1151_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN1150_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN1149_cfg_d_6 ;
   wire \blkinst/cluster3/FE_PHN1148_cfg_d_78 ;
   wire \blkinst/cluster7/FE_PHN1147_cfg_d_43 ;
   wire \blkinst/cluster5/FE_PHN1146_cfg_d_64 ;
   wire \blkinst/cluster4/FE_PHN1145_cfg_d_20 ;
   wire \blkinst/cluster5/FE_PHN1144_cfg_d_27 ;
   wire \blkinst/cluster6/FE_PHN1143_cfg_d_7 ;
   wire \blkinst/cluster3/FE_PHN1142_cfg_d_10 ;
   wire \blkinst/cluster2/FE_PHN1141_cfg_d_64 ;
   wire \blkinst/cluster7/FE_PHN1140_cfg_d_55 ;
   wire \blkinst/cluster7/FE_PHN1139_cfg_d_11 ;
   wire \blkinst/cluster6/FE_PHN1138_cfg_d_40 ;
   wire \blkinst/cluster6/FE_PHN1137_cfg_d_59 ;
   wire \blkinst/cluster8/FE_PHN1136_cfg_d_16 ;
   wire \blkinst/cluster8/FE_PHN1135_cfg_d_18 ;
   wire \blkinst/cluster5/FE_PHN1134_cfg_d_48 ;
   wire \blkinst/cluster0/FE_PHN1133_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN1132_cfg_d_45 ;
   wire \blkinst/cluster3/FE_PHN1131_cfg_d_58 ;
   wire \blkinst/cluster7/FE_PHN1130_n_165 ;
   wire \blkinst/cluster3/FE_PHN1129_cfg_d_1 ;
   wire \blkinst/cluster5/FE_PHN1128_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN1127_cfg_d_42 ;
   wire \blkinst/cluster6/FE_PHN1126_cfg_d_68 ;
   wire \blkinst/cluster9/FE_PHN1125_cfg_d_81 ;
   wire \blkinst/cluster2/FE_PHN1124_cfg_d_68 ;
   wire \blkinst/cluster5/FE_PHN1123_cfg_d_8 ;
   wire \blkinst/cluster5/FE_PHN1122_cfg_d_67 ;
   wire \blkinst/cluster8/FE_PHN1121_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN1120_cfg_d_34 ;
   wire \blkinst/cluster7/FE_PHN1119_cfg_d_41 ;
   wire \blkinst/cluster7/FE_PHN1118_cfg_d_61 ;
   wire \blkinst/cluster7/FE_PHN1117_cfg_d_28 ;
   wire \blkinst/cluster7/FE_PHN1116_cfg_d_32 ;
   wire \blkinst/cluster6/FE_PHN1115_cfg_d_3 ;
   wire \blkinst/cluster5/FE_PHN1114_cfg_d_58 ;
   wire \blkinst/cluster5/FE_PHN1113_cfg_d_37 ;
   wire \blkinst/cluster9/FE_PHN1112_cfg_d_13 ;
   wire \blkinst/cluster9/FE_PHN1111_cfg_d_15 ;
   wire \blkinst/cluster9/FE_PHN1110_cfg_d_16 ;
   wire \blkinst/cluster3/FE_PHN1109_cfg_d_79 ;
   wire \blkinst/cluster4/FE_PHN1108_cfg_d_11 ;
   wire \blkinst/cluster4/FE_PHN1107_cfg_d_64 ;
   wire \blkinst/cluster1/FE_PHN1106_cfg_d_41 ;
   wire \blkinst/cluster3/FE_PHN1105_cfg_d_12 ;
   wire \blkinst/cluster3/FE_PHN1104_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN1103_cfg_d_22 ;
   wire \blkinst/cluster2/FE_PHN1102_cfg_d_11 ;
   wire \blkinst/cluster7/FE_PHN1101_cfg_d_80 ;
   wire \blkinst/cluster8/FE_PHN1100_cfg_d_58 ;
   wire \blkinst/cluster1/FE_PHN1099_cfg_d_79 ;
   wire \blkinst/cluster8/FE_PHN1098_cfg_d_22 ;
   wire \blkinst/cluster8/FE_PHN1097_cfg_d_24 ;
   wire \blkinst/cluster8/FE_PHN1096_cfg_d_28 ;
   wire \blkinst/cluster8/FE_PHN1095_cfg_d_32 ;
   wire \blkinst/cluster3/FE_PHN1094_cfg_d_34 ;
   wire \blkinst/cluster9/FE_PHN1093_cfg_d_61 ;
   wire \blkinst/cluster2/FE_PHN1092_cfg_d_7 ;
   wire \blkinst/cluster7/FE_PHN1091_cfg_d_46 ;
   wire \blkinst/cluster1/FE_PHN1090_cfg_d_9 ;
   wire \blkinst/cluster1/FE_PHN1089_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN1088_cfg_d_49 ;
   wire \blkinst/cluster9/FE_PHN1087_cfg_d_11 ;
   wire \blkinst/cluster9/FE_PHN1086_cfg_d_30 ;
   wire \blkinst/cluster9/FE_PHN1085_cfg_d_60 ;
   wire \blkinst/cluster5/FE_PHN1084_cfg_d_32 ;
   wire \blkinst/cluster5/FE_PHN1083_cfg_d_40 ;
   wire \blkinst/cluster5/FE_PHN1082_cfg_d_14 ;
   wire \blkinst/cluster7/FE_PHN1081_cfg_d_15 ;
   wire \blkinst/cluster7/FE_PHN1080_cfg_d_26 ;
   wire \blkinst/cluster7/FE_PHN1079_cfg_d_22 ;
   wire \blkinst/cluster7/FE_PHN1078_cfg_d_25 ;
   wire \blkinst/cluster7/FE_PHN1077_cfg_d_29 ;
   wire \blkinst/cluster9/FE_PHN1076_cfg_d_4 ;
   wire \blkinst/cluster0/FE_PHN1075_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN1074_cfg_d_15 ;
   wire \blkinst/cluster0/FE_PHN1073_cfg_d_26 ;
   wire \blkinst/cluster8/FE_PHN1072_cfg_d_42 ;
   wire \blkinst/cluster0/FE_PHN1071_cfg_d_6 ;
   wire \blkinst/cluster0/FE_PHN1070_cfg_d_19 ;
   wire \blkinst/cluster6/FE_PHN1069_cfg_d_29 ;
   wire \blkinst/cluster6/FE_PHN1068_cfg_d_28 ;
   wire \blkinst/cluster2/FE_PHN1067_cfg_d_37 ;
   wire \blkinst/cluster4/FE_PHN1066_cfg_d_58 ;
   wire \blkinst/cluster8/FE_PHN1065_cfg_d_49 ;
   wire \blkinst/cluster8/FE_PHN1064_cfg_d_53 ;
   wire \blkinst/cluster2/FE_PHN1063_cfg_d_30 ;
   wire \blkinst/cluster6/FE_PHN1062_cfg_d_72 ;
   wire \blkinst/cluster6/FE_PHN1061_cfg_d_49 ;
   wire \blkinst/cluster6/FE_PHN1060_cfg_d_42 ;
   wire \blkinst/cluster6/FE_PHN1059_cfg_d_55 ;
   wire \blkinst/cluster8/FE_PHN1058_cfg_d_15 ;
   wire \blkinst/cluster6/FE_PHN1057_cfg_d_75 ;
   wire \blkinst/cluster6/FE_PHN1056_cfg_d_74 ;
   wire \blkinst/cluster0/FE_PHN1055_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN1054_cfg_d_58 ;
   wire \blkinst/cluster3/FE_PHN1053_cfg_d_38 ;
   wire \blkinst/cluster3/FE_PHN1052_cfg_d_39 ;
   wire \blkinst/cluster3/FE_PHN1051_cfg_d_51 ;
   wire \blkinst/cluster3/FE_PHN1050_cfg_d_59 ;
   wire \blkinst/cluster9/FE_PHN1049_cfg_d_54 ;
   wire \blkinst/cluster5/FE_PHN1048_cfg_d_28 ;
   wire \blkinst/cluster0/FE_PHN1047_cfg_d_22 ;
   wire \blkinst/cluster0/FE_PHN1046_cfg_d_30 ;
   wire \blkinst/cluster3/FE_PHN1045_cfg_d_36 ;
   wire \blkinst/cluster3/FE_PHN1044_cfg_d_37 ;
   wire \blkinst/cluster3/FE_PHN1043_cfg_d_62 ;
   wire \blkinst/cluster1/FE_PHN1042_cfg_d_33 ;
   wire \blkinst/cluster1/FE_PHN1041_cfg_d_31 ;
   wire \blkinst/cluster9/FE_PHN1040_cfg_d_47 ;
   wire \blkinst/cluster2/FE_PHN1039_cfg_d_36 ;
   wire \blkinst/cluster2/FE_PHN1038_cfg_d_56 ;
   wire \blkinst/cluster9/FE_PHN1037_cfg_d_37 ;
   wire \blkinst/cluster1/CLKGATE_RC_CG_HIER_INST15/FE_PHN1036_n_178 ;
   wire \blkinst/cluster2/FE_PHN1035_cfg_d_1 ;
   wire \blkinst/cluster5/FE_PHN1034_cfg_d_2 ;
   wire \blkinst/cluster5/FE_PHN1033_cfg_d_69 ;
   wire \blkinst/cluster9/FE_PHN1032_cfg_d_72 ;
   wire \blkinst/cluster4/FE_PHN1031_cfg_d_68 ;
   wire \blkinst/cluster0/FE_PHN1030_cfg_d_72 ;
   wire \blkinst/cluster1/FE_PHN1029_cfg_d_2 ;
   wire \blkinst/cluster3/FE_PHN1028_cfg_d_81 ;
   wire \blkinst/cluster3/FE_PHN1027_cfg_d_72 ;
   wire \blkinst/cluster4/FE_PHN1026_cfg_d_72 ;
   wire \blkinst/cluster2/FE_PHN1025_cfg_d_73 ;
   wire \blkinst/cluster2/FE_PHN1024_cfg_d_67 ;
   wire \blkinst/cluster9/FE_PHN1023_cfg_d_80 ;
   wire \blkinst/cluster5/FE_PHN1022_cfg_d_4 ;
   wire \blkinst/cluster7/FE_PHN1021_cfg_d_36 ;
   wire \blkinst/cluster7/FE_PHN1020_cfg_d_38 ;
   wire \blkinst/cluster7/FE_PHN1019_cfg_d_42 ;
   wire \blkinst/cluster7/FE_PHN1018_cfg_d_64 ;
   wire \blkinst/cluster3/FE_PHN1017_cfg_d_11 ;
   wire \blkinst/cluster9/FE_PHN1016_cfg_d_12 ;
   wire \blkinst/cluster0/FE_PHN1015_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN1014_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN1013_cfg_d_61 ;
   wire \blkinst/cluster7/FE_PHN1012_cfg_d_30 ;
   wire \blkinst/cluster7/FE_PHN1011_cfg_d_45 ;
   wire \blkinst/cluster4/FE_PHN1010_cfg_d_80 ;
   wire \blkinst/cluster8/FE_PHN1009_cfg_d_68 ;
   wire \blkinst/cluster5/FE_PHN1008_cfg_d_55 ;
   wire \blkinst/cluster9/FE_PHN1007_cfg_d_17 ;
   wire \blkinst/cluster0/FE_PHN1006_cfg_d_78 ;
   wire \blkinst/cluster3/FE_PHN1005_cfg_d_9 ;
   wire \blkinst/cluster3/FE_PHN1004_cfg_d_26 ;
   wire \blkinst/cluster3/FE_PHN1003_cfg_d_28 ;
   wire \blkinst/cluster3/FE_PHN1002_cfg_d_67 ;
   wire \blkinst/cluster3/FE_PHN1001_cfg_d_30 ;
   wire \blkinst/cluster3/FE_PHN1000_cfg_d_74 ;
   wire \blkinst/cluster4/FE_PHN999_cfg_d_67 ;
   wire \blkinst/cluster2/FE_PHN998_cfg_d_18 ;
   wire \blkinst/cluster4/FE_PHN997_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN996_cfg_d_4 ;
   wire \blkinst/cluster2/FE_PHN995_cfg_d_15 ;
   wire \blkinst/cluster2/FE_PHN994_cfg_d_16 ;
   wire \blkinst/cluster4/FE_PHN993_cfg_d_74 ;
   wire \blkinst/cluster4/FE_PHN992_cfg_d_75 ;
   wire \blkinst/cluster5/FE_PHN991_cfg_d_10 ;
   wire \blkinst/cluster5/FE_PHN990_cfg_d_19 ;
   wire \blkinst/cluster5/FE_PHN989_cfg_d_26 ;
   wire \blkinst/cluster6/FE_PHN988_cfg_d_22 ;
   wire \blkinst/cluster6/FE_PHN987_cfg_d_24 ;
   wire \blkinst/cluster6/FE_PHN986_cfg_d_67 ;
   wire \blkinst/cluster3/FE_PHN985_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN984_cfg_d_9 ;
   wire \blkinst/cluster0/FE_PHN983_cfg_d_74 ;
   wire \blkinst/cluster3/FE_PHN982_cfg_d_32 ;
   wire \blkinst/cluster0/FE_PHN981_cfg_d_4 ;
   wire \blkinst/cluster9/FE_PHN980_cfg_d_69 ;
   wire \blkinst/cluster5/FE_PHN979_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN978_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN977_cfg_d_62 ;
   wire \blkinst/cluster8/FE_PHN976_cfg_d_59 ;
   wire \blkinst/cluster8/FE_PHN975_cfg_d_31 ;
   wire \blkinst/cluster8/FE_PHN974_cfg_d_40 ;
   wire \blkinst/cluster8/FE_PHN973_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN972_cfg_d_10 ;
   wire \blkinst/cluster8/FE_PHN971_cfg_d_34 ;
   wire \blkinst/cluster8/FE_PHN970_internal_lut5_1 ;
   wire \blkinst/cluster3/FE_PHN969_cfg_d_31 ;
   wire \blkinst/cluster3/FE_PHN968_cfg_d_33 ;
   wire \blkinst/cluster3/FE_PHN967_cfg_d_64 ;
   wire \blkinst/cluster3/FE_PHN966_cfg_d_65 ;
   wire \blkinst/cluster4/FE_PHN965_cfg_d_17 ;
   wire \blkinst/cluster1/FE_PHN964_cfg_d_74 ;
   wire \blkinst/cluster2/FE_PHN963_cfg_d_66 ;
   wire \blkinst/cluster1/FE_PHN962_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN961_cfg_d_60 ;
   wire \blkinst/cluster7/FE_PHN960_cfg_d_44 ;
   wire \blkinst/cluster1/FE_PHN959_cfg_d_3 ;
   wire \blkinst/cluster2/FE_PHN958_cfg_d_65 ;
   wire \blkinst/cluster9/FE_PHN957_cfg_d_40 ;
   wire \blkinst/cluster9/FE_PHN956_cfg_d_42 ;
   wire \blkinst/cluster1/FE_PHN955_cfg_d_6 ;
   wire \blkinst/cluster1/FE_PHN954_cfg_d_51 ;
   wire \blkinst/cluster1/FE_PHN953_cfg_d_52 ;
   wire \blkinst/cluster2/FE_PHN952_cfg_d_61 ;
   wire \blkinst/cluster9/FE_PHN951_cfg_d_6 ;
   wire \blkinst/cluster9/FE_PHN950_cfg_d_18 ;
   wire \blkinst/cluster3/FE_PHN949_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN948_cfg_d_12 ;
   wire \blkinst/cluster5/FE_PHN947_cfg_d_38 ;
   wire \blkinst/cluster5/FE_PHN946_cfg_d_46 ;
   wire \blkinst/cluster7/FE_PHN945_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN944_cfg_d_7 ;
   wire \blkinst/cluster9/FE_PHN943_cfg_d_5 ;
   wire \blkinst/cluster9/FE_PHN942_cfg_d_39 ;
   wire \blkinst/cluster0/FE_PHN941_cfg_d_17 ;
   wire \blkinst/cluster0/FE_PHN940_cfg_d_14 ;
   wire \blkinst/cluster3/FE_PHN939_cfg_d_23 ;
   wire \blkinst/cluster3/FE_PHN938_cfg_d_24 ;
   wire \blkinst/cluster5/FE_PHN937_cfg_d_30 ;
   wire \blkinst/cluster7/FE_PHN936_cfg_d_14 ;
   wire \blkinst/cluster3/FE_PHN935_cfg_d_19 ;
   wire \blkinst/cluster3/FE_PHN934_cfg_d_21 ;
   wire \blkinst/cluster4/FE_PHN933_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN932_cfg_d_59 ;
   wire \blkinst/cluster6/FE_PHN931_cfg_d_13 ;
   wire \blkinst/cluster6/FE_PHN930_cfg_d_14 ;
   wire \blkinst/cluster4/FE_PHN929_cfg_d_53 ;
   wire \blkinst/cluster4/FE_PHN928_cfg_d_65 ;
   wire \blkinst/cluster8/FE_PHN927_cfg_d_43 ;
   wire \blkinst/cluster8/FE_PHN926_cfg_d_45 ;
   wire \blkinst/cluster7/FE_PHN925_cfg_d_75 ;
   wire \blkinst/cluster8/FE_PHN924_cfg_d_46 ;
   wire \blkinst/cluster2/FE_PHN923_internal_lut5_1 ;
   wire \blkinst/cluster2/FE_PHN922_cfg_d_39 ;
   wire \blkinst/cluster2/FE_PHN921_cfg_d_58 ;
   wire \blkinst/cluster4/FE_PHN920_cfg_d_60 ;
   wire \blkinst/cluster4/FE_PHN919_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN918_internal_lut5_1 ;
   wire \blkinst/cluster4/FE_PHN917_cfg_d_39 ;
   wire \blkinst/cluster4/FE_PHN916_cfg_d_43 ;
   wire \blkinst/cluster2/FE_PHN915_cfg_d_24 ;
   wire \blkinst/cluster2/FE_PHN914_cfg_d_28 ;
   wire \blkinst/cluster4/FE_PHN913_cfg_d_34 ;
   wire \blkinst/cluster1/FE_PHN912_cfg_d_13 ;
   wire \blkinst/cluster1/FE_PHN911_cfg_d_20 ;
   wire \blkinst/cluster6/FE_PHN910_cfg_d_37 ;
   wire \blkinst/cluster6/FE_PHN909_cfg_d_46 ;
   wire \blkinst/cluster6/FE_PHN908_cfg_d_52 ;
   wire \blkinst/cluster6/FE_PHN907_cfg_d_54 ;
   wire \blkinst/cluster1/FE_PHN906_cfg_d_29 ;
   wire \blkinst/cluster1/FE_PHN905_cfg_d_45 ;
   wire \blkinst/cluster6/FE_PHN904_cfg_d_64 ;
   wire \blkinst/cluster6/FE_PHN903_cfg_d_58 ;
   wire \blkinst/cluster8/FE_PHN902_cfg_d_9 ;
   wire \blkinst/cluster8/FE_PHN901_cfg_d_11 ;
   wire \blkinst/cluster8/FE_PHN900_cfg_d_14 ;
   wire \blkinst/cluster8/FE_PHN899_cfg_d_73 ;
   wire \blkinst/cluster6/FE_PHN898_cfg_d_73 ;
   wire \blkinst/cluster5/FE_PHN897_cfg_d_47 ;
   wire \blkinst/cluster5/FE_PHN896_cfg_d_51 ;
   wire \blkinst/cluster5/FE_PHN895_cfg_d_52 ;
   wire \blkinst/cluster9/FE_PHN894_cfg_d_20 ;
   wire \blkinst/cluster9/FE_PHN893_cfg_d_24 ;
   wire \blkinst/cluster0/FE_PHN892_cfg_d_57 ;
   wire \blkinst/cluster3/FE_PHN891_cfg_d_52 ;
   wire \blkinst/cluster0/FE_PHN890_cfg_d_52 ;
   wire \blkinst/cluster3/FE_PHN889_cfg_d_46 ;
   wire \blkinst/cluster3/FE_PHN888_cfg_d_48 ;
   wire \blkinst/cluster3/FE_PHN887_cfg_d_40 ;
   wire \blkinst/cluster3/FE_PHN886_cfg_d_55 ;
   wire \blkinst/cluster9/FE_PHN885_cfg_d_51 ;
   wire \blkinst/cluster9/FE_PHN884_cfg_d_50 ;
   wire \blkinst/cluster9/FE_PHN883_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN882_cfg_d_55 ;
   wire \blkinst/cluster2/FE_PHN881_cfg_d_25 ;
   wire \blkinst/cluster2/FE_PHN880_cfg_d_23 ;
   wire \blkinst/cluster0/FE_PHN879_cfg_d_28 ;
   wire \blkinst/cluster0/FE_PHN878_cfg_d_51 ;
   wire \blkinst/cluster0/FE_PHN877_cfg_d_31 ;
   wire \blkinst/cluster0/FE_PHN876_cfg_d_25 ;
   wire \blkinst/cluster0/FE_PHN875_cfg_d_54 ;
   wire \blkinst/cluster4/FE_PHN874_cfg_d_13 ;
   wire \blkinst/cluster4/FE_PHN873_cfg_d_30 ;
   wire \blkinst/cluster4/FE_PHN872_cfg_d_32 ;
   wire \blkinst/cluster4/FE_PHN871_cfg_d_33 ;
   wire \blkinst/cluster6/FE_PHN870_cfg_d_34 ;
   wire \blkinst/cluster2/FE_PHN869_cfg_d_52 ;
   wire \blkinst/cluster2/FE_PHN868_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN867_cfg_d_46 ;
   wire \blkinst/cluster9/FE_PHN866_cfg_d_49 ;
   wire \blkinst/cluster9/FE_PHN865_cfg_d_45 ;
   wire \blkinst/cluster2/FE_PHN864_cfg_d_54 ;
   wire \blkinst/cluster2/FE_PHN863_cfg_d_57 ;
   wire \blkinst/cluster1/FE_PHN862_cfg_d_15 ;
   wire \blkinst/cluster9/FE_PHN861_cfg_d_36 ;
   wire \blkinst/cluster4/FE_PHN860_cfg_d_40 ;
   wire \blkinst/cluster4/FE_PHN859_cfg_d_42 ;
   wire \blkinst/cluster4/FE_PHN858_cfg_d_38 ;
   wire \blkinst/cluster4/FE_PHN857_cfg_d_50 ;
   wire \blkinst/cluster2/FE_PHN856_cfg_d_77 ;
   wire \blkinst/cluster0/FE_PHN855_cfg_d_2 ;
   wire \blkinst/cluster1/FE_PHN854_cfg_d_36 ;
   wire \blkinst/cluster4/FE_PHN853_cfg_d_0 ;
   wire \blkinst/cluster8/FE_PHN852_cfg_d_69 ;
   wire \blkinst/cluster7/FE_PHN851_cfg_d_68 ;
   wire \blkinst/cluster7/FE_PHN850_cfg_d_69 ;
   wire \blkinst/cluster2/FE_PHN849_cfg_d_2 ;
   wire \blkinst/cluster1/FE_PHN848_cfg_d_68 ;
   wire \blkinst/cluster6/FE_PHN847_cfg_d_2 ;
   wire \blkinst/cluster6/FE_PHN846_cfg_d_1 ;
   wire \blkinst/cluster0/FE_PHN845_cfg_d_1 ;
   wire \blkinst/cluster3/FE_PHN844_cfg_d_68 ;
   wire \blkinst/cluster5/FE_PHN843_cfg_d_75 ;
   wire \blkinst/cluster2/FE_PHN842_cfg_d_78 ;
   wire \blkinst/cluster7/FE_PHN841_cfg_d_39 ;
   wire \blkinst/cluster0/FE_PHN840_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN839_cfg_d_66 ;
   wire \blkinst/cluster0/FE_PHN838_cfg_d_63 ;
   wire \blkinst/cluster7/FE_PHN837_internal_lut5_1 ;
   wire \blkinst/cluster7/FE_PHN836_cfg_d_63 ;
   wire \blkinst/cluster6/FE_PHN835_cfg_d_8 ;
   wire \blkinst/cluster6/FE_PHN834_cfg_d_9 ;
   wire \blkinst/cluster6/FE_PHN833_cfg_d_65 ;
   wire \blkinst/cluster5/FE_PHN832_cfg_d_3 ;
   wire \blkinst/cluster5/FE_PHN831_cfg_d_65 ;
   wire \blkinst/cluster3/FE_PHN830_cfg_d_6 ;
   wire \blkinst/cluster3/FE_PHN829_cfg_d_7 ;
   wire \blkinst/cluster4/FE_PHN828_cfg_d_21 ;
   wire \blkinst/cluster4/FE_PHN827_cfg_d_23 ;
   wire \blkinst/cluster8/FE_PHN826_cfg_d_77 ;
   wire \blkinst/cluster2/FE_PHN825_cfg_d_13 ;
   wire \blkinst/cluster2/FE_PHN824_cfg_d_17 ;
   wire \blkinst/cluster6/FE_PHN823_cfg_d_20 ;
   wire \blkinst/cluster2/FE_PHN822_cfg_d_14 ;
   wire \blkinst/cluster5/FE_PHN821_cfg_d_17 ;
   wire \blkinst/cluster5/FE_PHN820_cfg_d_18 ;
   wire \blkinst/cluster6/FE_PHN819_cfg_d_18 ;
   wire \blkinst/cluster1/FE_PHN818_cfg_d_37 ;
   wire \blkinst/cluster1/FE_PHN817_cfg_d_40 ;
   wire \blkinst/cluster1/FE_PHN816_cfg_d_67 ;
   wire \blkinst/cluster6/FE_PHN815_cfg_d_66 ;
   wire \blkinst/cluster5/FE_PHN814_cfg_d_59 ;
   wire \blkinst/cluster5/FE_PHN813_cfg_d_57 ;
   wire \blkinst/cluster0/FE_PHN812_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN811_cfg_d_3 ;
   wire \blkinst/cluster3/FE_PHN810_cfg_d_13 ;
   wire \blkinst/cluster3/FE_PHN809_cfg_d_80 ;
   wire \blkinst/cluster4/FE_PHN808_cfg_d_6 ;
   wire \blkinst/cluster5/FE_PHN807_cfg_d_11 ;
   wire \blkinst/cluster2/FE_PHN806_cfg_d_12 ;
   wire \blkinst/cluster2/FE_PHN805_cfg_d_20 ;
   wire \blkinst/cluster2/FE_PHN804_cfg_d_22 ;
   wire \blkinst/cluster5/FE_PHN803_cfg_d_23 ;
   wire \blkinst/cluster7/FE_PHN802_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN801_cfg_d_57 ;
   wire \blkinst/cluster8/FE_PHN800_cfg_d_5 ;
   wire \blkinst/cluster8/FE_PHN799_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN798_cfg_d_23 ;
   wire \blkinst/cluster8/FE_PHN797_cfg_d_36 ;
   wire \blkinst/cluster8/FE_PHN796_cfg_d_62 ;
   wire \blkinst/cluster7/FE_PHN795_cfg_d_79 ;
   wire \blkinst/cluster8/FE_PHN794_cfg_d_3 ;
   wire \blkinst/cluster8/FE_PHN793_cfg_d_29 ;
   wire \blkinst/cluster8/FE_PHN792_cfg_d_30 ;
   wire \blkinst/cluster3/FE_PHN791_cfg_d_18 ;
   wire \blkinst/cluster3/FE_PHN790_cfg_d_63 ;
   wire \blkinst/cluster4/FE_PHN789_cfg_d_29 ;
   wire \blkinst/cluster3/FE_PHN788_cfg_d_61 ;
   wire \blkinst/cluster2/FE_PHN787_cfg_d_9 ;
   wire \blkinst/cluster2/FE_PHN786_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN785_cfg_d_72 ;
   wire \blkinst/cluster2/FE_PHN784_cfg_d_32 ;
   wire \blkinst/cluster2/FE_PHN783_cfg_d_8 ;
   wire \blkinst/cluster7/FE_PHN782_cfg_d_74 ;
   wire \blkinst/cluster7/FE_PHN781_cfg_d_47 ;
   wire \blkinst/cluster7/FE_PHN780_cfg_d_51 ;
   wire \blkinst/cluster1/FE_PHN779_cfg_d_8 ;
   wire \blkinst/cluster1/FE_PHN778_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN777_cfg_d_63 ;
   wire \blkinst/cluster2/FE_PHN776_cfg_d_46 ;
   wire \blkinst/cluster2/FE_PHN775_cfg_d_62 ;
   wire \blkinst/cluster9/FE_PHN774_cfg_d_8 ;
   wire \blkinst/cluster9/FE_PHN773_cfg_d_67 ;
   wire \blkinst/cluster5/FE_PHN772_cfg_d_43 ;
   wire \blkinst/cluster7/FE_PHN771_cfg_d_49 ;
   wire \blkinst/cluster7/FE_PHN770_cfg_d_27 ;
   wire \blkinst/cluster7/FE_PHN769_cfg_d_20 ;
   wire \blkinst/cluster1/FE_PHN768_cfg_d_55 ;
   wire \blkinst/cluster2/FE_PHN767_cfg_d_60 ;
   wire \blkinst/cluster9/FE_PHN766_cfg_d_10 ;
   wire \blkinst/cluster9/FE_PHN765_cfg_d_41 ;
   wire \blkinst/cluster1/FE_PHN764_cfg_d_57 ;
   wire \blkinst/cluster0/FE_PHN763_cfg_d_23 ;
   wire \blkinst/cluster3/FE_PHN762_cfg_d_54 ;
   wire \blkinst/cluster7/FE_PHN761_cfg_d_16 ;
   wire \blkinst/cluster7/FE_PHN760_cfg_d_17 ;
   wire \blkinst/cluster7/FE_PHN759_cfg_d_21 ;
   wire \blkinst/cluster0/FE_PHN758_cfg_d_12 ;
   wire \blkinst/cluster0/FE_PHN757_cfg_d_20 ;
   wire \blkinst/cluster0/FE_PHN756_cfg_d_21 ;
   wire \blkinst/cluster4/FE_PHN755_cfg_d_62 ;
   wire \blkinst/cluster6/FE_PHN754_cfg_d_12 ;
   wire \blkinst/cluster6/FE_PHN753_cfg_d_16 ;
   wire \blkinst/cluster8/FE_PHN752_cfg_d_48 ;
   wire \blkinst/cluster8/FE_PHN751_cfg_d_50 ;
   wire \blkinst/cluster8/FE_PHN750_cfg_d_52 ;
   wire \blkinst/cluster8/FE_PHN749_cfg_d_54 ;
   wire \blkinst/cluster8/FE_PHN748_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN747_cfg_d_62 ;
   wire \blkinst/cluster6/FE_PHN746_cfg_d_77 ;
   wire \blkinst/cluster4/FE_PHN745_cfg_d_55 ;
   wire \blkinst/cluster4/FE_PHN744_cfg_d_9 ;
   wire \blkinst/cluster4/FE_PHN743_cfg_d_10 ;
   wire \blkinst/cluster4/FE_PHN742_cfg_d_47 ;
   wire \blkinst/cluster4/FE_PHN741_cfg_d_36 ;
   wire \blkinst/cluster2/FE_PHN740_cfg_d_34 ;
   wire \blkinst/cluster2/FE_PHN739_cfg_d_55 ;
   wire \blkinst/cluster4/FE_PHN738_cfg_d_46 ;
   wire \blkinst/cluster1/FE_PHN737_cfg_d_12 ;
   wire \blkinst/cluster6/FE_PHN736_cfg_d_51 ;
   wire \blkinst/cluster1/FE_PHN735_cfg_d_11 ;
   wire \blkinst/cluster1/FE_PHN734_cfg_d_26 ;
   wire \blkinst/cluster6/FE_PHN733_internal_lut5_1 ;
   wire \blkinst/cluster6/FE_PHN732_cfg_d_39 ;
   wire \blkinst/cluster6/FE_PHN731_cfg_d_50 ;
   wire \blkinst/cluster6/FE_PHN730_cfg_d_45 ;
   wire \blkinst/cluster1/FE_PHN729_cfg_d_22 ;
   wire \blkinst/cluster1/FE_PHN728_cfg_d_24 ;
   wire \blkinst/cluster6/FE_PHN727_cfg_d_47 ;
   wire \blkinst/cluster6/FE_PHN726_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN725_cfg_d_56 ;
   wire \blkinst/cluster8/FE_PHN724_cfg_d_7 ;
   wire \blkinst/cluster8/FE_PHN723_cfg_d_8 ;
   wire \blkinst/cluster8/FE_PHN722_cfg_d_13 ;
   wire \blkinst/cluster8/FE_PHN721_cfg_d_17 ;
   wire \blkinst/cluster1/FE_PHN720_cfg_d_19 ;
   wire \blkinst/cluster1/FE_PHN719_cfg_d_18 ;
   wire \blkinst/cluster9/FE_PHN718_cfg_d_19 ;
   wire \blkinst/cluster9/FE_PHN717_cfg_d_22 ;
   wire \blkinst/cluster0/FE_PHN716_cfg_d_43 ;
   wire \blkinst/cluster0/FE_PHN715_cfg_d_49 ;
   wire \blkinst/cluster3/FE_PHN714_cfg_d_42 ;
   wire \blkinst/cluster9/FE_PHN713_cfg_d_52 ;
   wire \blkinst/cluster5/FE_PHN712_cfg_d_15 ;
   wire \blkinst/cluster2/FE_PHN711_cfg_d_19 ;
   wire \blkinst/cluster0/FE_PHN710_cfg_d_55 ;
   wire \blkinst/cluster0/FE_PHN709_cfg_d_24 ;
   wire \blkinst/cluster0/FE_PHN708_internal_lut5_1 ;
   wire \blkinst/cluster0/FE_PHN707_cfg_d_53 ;
   wire \blkinst/cluster3/FE_PHN706_internal_lut5_1 ;
   wire \blkinst/cluster1/FE_PHN705_cfg_d_28 ;
   wire \blkinst/cluster6/FE_PHN704_cfg_d_31 ;
   wire \blkinst/cluster6/FE_PHN703_cfg_d_33 ;
   wire \blkinst/cluster6/FE_PHN702_cfg_d_32 ;
   wire \blkinst/cluster1/FE_PHN701_cfg_d_32 ;
   wire \blkinst/cluster9/FE_PHN700_cfg_d_48 ;
   wire \blkinst/cluster9/FE_PHN699_cfg_d_43 ;
   wire \blkinst/cluster9/FE_PHN698_cfg_d_23 ;
   wire \blkinst/cluster9/FE_PHN697_internal_lut5_1 ;
   wire \blkinst/cluster4/FE_PHN696_cfg_d_52 ;
   wire \blkinst/cluster4/FE_PHN695_cfg_d_45 ;
   wire \blkinst/cluster4/FE_PHN694_cfg_d_51 ;
   wire \blkinst/cluster4/FE_PHN693_cfg_d_54 ;
   wire \blkinst/cluster2/CLKGATE_RC_CG_HIER_INST16/FE_PHN692_n_176 ;
   wire \blkinst/cluster4/FE_PHN691_cfg_d_1 ;
   wire \blkinst/cluster9/FE_PHN690_cfg_d_1 ;
   wire \blkinst/cluster0/FE_PHN689_cfg_d_77 ;
   wire \blkinst/cluster5/FE_PHN688_cfg_d_74 ;
   wire \blkinst/cluster5/FE_PHN687_cfg_d_24 ;
   wire \blkinst/cluster5/FE_PHN686_cfg_d_73 ;
   wire \blkinst/cluster6/FE_PHN685_cfg_d_69 ;
   wire \blkinst/cluster5/FE_PHN684_cfg_d_78 ;
   wire \blkinst/cluster9/FE_PHN683_cfg_d_75 ;
   wire \blkinst/cluster7/FE_PHN682_cfg_d_57 ;
   wire \blkinst/cluster7/FE_PHN681_cfg_d_67 ;
   wire \blkinst/cluster9/FE_PHN680_cfg_d_3 ;
   wire \blkinst/cluster7/FE_PHN679_cfg_d_8 ;
   wire \blkinst/cluster7/FE_PHN678_cfg_d_37 ;
   wire \blkinst/cluster7/FE_PHN677_cfg_d_60 ;
   wire \blkinst/cluster9/FE_PHN676_cfg_d_28 ;
   wire \blkinst/cluster5/FE_PHN675_cfg_d_66 ;
   wire \blkinst/cluster1/FE_PHN674_cfg_d_1 ;
   wire \blkinst/cluster3/FE_PHN673_cfg_d_27 ;
   wire \blkinst/cluster4/FE_PHN672_cfg_d_19 ;
   wire \blkinst/cluster8/FE_PHN671_cfg_d_72 ;
   wire \blkinst/cluster6/FE_PHN670_cfg_d_25 ;
   wire \blkinst/cluster5/FE_PHN669_cfg_d_21 ;
   wire \blkinst/cluster5/FE_PHN668_cfg_d_25 ;
   wire \blkinst/cluster6/FE_PHN667_cfg_d_6 ;
   wire \blkinst/cluster5/FE_PHN666_cfg_d_63 ;
   wire \blkinst/cluster8/FE_PHN665_cfg_d_1 ;
   wire \blkinst/cluster4/FE_PHN664_cfg_d_4 ;
   wire \blkinst/cluster6/FE_PHN663_cfg_d_23 ;
   wire \blkinst/cluster6/FE_PHN662_cfg_d_26 ;
   wire \blkinst/cluster1/FE_PHN661_cfg_d_66 ;
   wire \blkinst/cluster8/FE_PHN660_cfg_d_61 ;
   wire \blkinst/cluster8/FE_PHN659_cfg_d_75 ;
   wire \blkinst/cluster9/FE_PHN658_cfg_d_66 ;
   wire \blkinst/cluster8/FE_PHN657_cfg_d_25 ;
   wire \blkinst/cluster4/FE_PHN656_cfg_d_28 ;
   wire \blkinst/cluster8/FE_PHN655_cfg_d_79 ;
   wire \blkinst/cluster1/FE_PHN654_cfg_d_73 ;
   wire \blkinst/cluster2/FE_PHN653_cfg_d_5 ;
   wire \blkinst/cluster7/FE_PHN652_cfg_d_54 ;
   wire \blkinst/cluster2/FE_PHN651_cfg_d_6 ;
   wire \blkinst/cluster7/FE_PHN650_cfg_d_56 ;
   wire \blkinst/cluster7/FE_PHN649_cfg_d_53 ;
   wire \blkinst/cluster5/FE_PHN648_cfg_d_39 ;
   wire \blkinst/cluster5/FE_PHN647_cfg_d_41 ;
   wire \blkinst/cluster7/FE_PHN646_cfg_d_58 ;
   wire \blkinst/cluster7/FE_PHN645_cfg_d_24 ;
   wire \blkinst/cluster7/FE_PHN644_cfg_d_31 ;
   wire \blkinst/cluster2/FE_PHN643_cfg_d_43 ;
   wire \blkinst/cluster9/FE_PHN642_cfg_d_62 ;
   wire \blkinst/cluster5/FE_PHN641_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN640_cfg_d_12 ;
   wire \blkinst/cluster0/FE_PHN639_cfg_d_16 ;
   wire \blkinst/cluster6/FE_PHN638_cfg_d_27 ;
   wire \blkinst/cluster8/FE_PHN637_cfg_d_60 ;
   wire \blkinst/cluster6/FE_PHN636_cfg_d_11 ;
   wire \blkinst/cluster4/FE_PHN635_cfg_d_56 ;
   wire \blkinst/cluster2/FE_PHN634_cfg_d_26 ;
   wire \blkinst/cluster2/FE_PHN633_cfg_d_31 ;
   wire \blkinst/cluster4/FE_PHN632_cfg_d_37 ;
   wire \blkinst/cluster1/FE_PHN631_cfg_d_17 ;
   wire \blkinst/cluster6/FE_PHN630_cfg_d_41 ;
   wire \blkinst/cluster6/FE_PHN629_cfg_d_43 ;
   wire \blkinst/cluster6/FE_PHN628_cfg_d_53 ;
   wire \blkinst/cluster6/FE_PHN627_cfg_d_63 ;
   wire \blkinst/cluster6/FE_PHN626_cfg_d_44 ;
   wire \blkinst/cluster6/FE_PHN625_cfg_d_57 ;
   wire \blkinst/cluster9/FE_PHN624_cfg_d_57 ;
   wire \blkinst/cluster8/FE_PHN623_cfg_d_4 ;
   wire \blkinst/cluster8/FE_PHN622_cfg_d_19 ;
   wire \blkinst/cluster6/FE_PHN621_cfg_d_80 ;
   wire \blkinst/cluster6/FE_PHN620_cfg_d_79 ;
   wire \blkinst/cluster5/FE_PHN619_cfg_d_53 ;
   wire \blkinst/cluster9/FE_PHN618_cfg_d_27 ;
   wire \blkinst/cluster9/FE_PHN617_cfg_d_29 ;
   wire \blkinst/cluster0/FE_PHN616_cfg_d_44 ;
   wire \blkinst/cluster3/FE_PHN615_cfg_d_44 ;
   wire \blkinst/cluster3/FE_PHN614_cfg_d_50 ;
   wire \blkinst/cluster3/FE_PHN613_cfg_d_53 ;
   wire \blkinst/cluster3/FE_PHN612_cfg_d_49 ;
   wire \blkinst/cluster9/FE_PHN611_cfg_d_58 ;
   wire \blkinst/cluster2/FE_PHN610_cfg_d_29 ;
   wire \blkinst/cluster5/FE_PHN609_cfg_d_16 ;
   wire \blkinst/cluster0/FE_PHN608_cfg_d_32 ;
   wire \blkinst/cluster0/FE_PHN607_cfg_d_33 ;
   wire \blkinst/cluster0/FE_PHN606_cfg_d_27 ;
   wire \blkinst/cluster4/FE_PHN605_cfg_d_14 ;
   wire \blkinst/cluster4/FE_PHN604_cfg_d_16 ;
   wire \blkinst/cluster1/FE_PHN603_cfg_d_27 ;
   wire \blkinst/cluster2/FE_PHN602_cfg_d_50 ;
   wire \blkinst/cluster2/FE_PHN601_cfg_d_45 ;
   wire \blkinst/cluster4/FE_PHN600_cfg_d_49 ;
   wire \blkinst/cluster8/FE_PHN599_n_165 ;
   wire \blkinst/cluster9/FE_PHN598_n_165 ;
   wire \blkinst/cluster6/FE_PHN597_n_165 ;
   wire \blkinst/cluster1/FE_PHN596_n_96 ;
   wire \blkinst/cluster5/FE_PHN595_cfg_d_22 ;
   wire \blkinst/cluster9/FE_PHN594_cfg_d_73 ;
   wire \blkinst/cluster5/FE_PHN593_cfg_d_79 ;
   wire \blkinst/cluster5/FE_PHN592_cfg_d_80 ;
   wire \blkinst/cluster7/FE_PHN591_cfg_d_6 ;
   wire \blkinst/cluster7/FE_PHN590_cfg_d_40 ;
   wire \blkinst/cluster7/FE_PHN589_cfg_d_65 ;
   wire \blkinst/cluster7/FE_PHN588_cfg_d_66 ;
   wire \blkinst/cluster5/FE_PHN587_cfg_d_62 ;
   wire \blkinst/cluster0/FE_PHN586_cfg_d_11 ;
   wire \blkinst/cluster0/FE_PHN585_cfg_d_67 ;
   wire \blkinst/cluster4/FE_PHN584_cfg_d_8 ;
   wire \blkinst/cluster5/FE_PHN583_cfg_d_20 ;
   wire \blkinst/cluster6/FE_PHN582_cfg_d_4 ;
   wire \blkinst/cluster0/FE_PHN581_cfg_d_13 ;
   wire \blkinst/cluster0/FE_PHN580_cfg_d_3 ;
   wire \blkinst/cluster7/FE_PHN579_cfg_d_78 ;
   wire \blkinst/cluster8/FE_PHN578_cfg_d_65 ;
   wire \blkinst/cluster8/FE_PHN577_cfg_d_66 ;
   wire \blkinst/cluster1/FE_PHN576_cfg_d_78 ;
   wire \blkinst/cluster8/FE_PHN575_cfg_d_26 ;
   wire \blkinst/cluster8/FE_PHN574_cfg_d_37 ;
   wire \blkinst/cluster8/FE_PHN573_cfg_d_38 ;
   wire \blkinst/cluster7/FE_PHN572_cfg_d_48 ;
   wire \blkinst/cluster9/FE_PHN571_cfg_d_68 ;
   wire \blkinst/cluster3/FE_PHN570_cfg_d_57 ;
   wire \blkinst/cluster4/FE_PHN569_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN568_cfg_d_59 ;
   wire \blkinst/cluster2/FE_PHN567_cfg_d_63 ;
   wire \blkinst/cluster1/FE_PHN566_cfg_d_65 ;
   wire \blkinst/cluster2/FE_PHN565_cfg_d_44 ;
   wire \blkinst/cluster1/FE_PHN564_cfg_d_7 ;
   wire \blkinst/cluster1/FE_PHN563_cfg_d_61 ;
   wire \blkinst/cluster2/FE_PHN562_cfg_d_47 ;
   wire \blkinst/cluster2/FE_PHN561_cfg_d_48 ;
   wire \blkinst/cluster5/FE_PHN560_cfg_d_31 ;
   wire \blkinst/cluster5/FE_PHN559_cfg_d_42 ;
   wire \blkinst/cluster1/FE_PHN558_cfg_d_49 ;
   wire \blkinst/cluster2/FE_PHN557_cfg_d_59 ;
   wire \blkinst/cluster9/FE_PHN556_cfg_d_65 ;
   wire \blkinst/cluster3/FE_PHN555_cfg_d_20 ;
   wire \blkinst/cluster6/FE_PHN554_cfg_d_30 ;
   wire \blkinst/cluster0/FE_PHN553_cfg_d_60 ;
   wire \blkinst/cluster2/FE_PHN552_cfg_d_42 ;
   wire \blkinst/cluster8/FE_PHN551_cfg_d_55 ;
   wire \blkinst/cluster8/FE_PHN550_cfg_d_47 ;
   wire \blkinst/cluster4/FE_PHN549_cfg_d_12 ;
   wire \blkinst/cluster4/FE_PHN548_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN547_cfg_d_36 ;
   wire \blkinst/cluster6/FE_PHN546_cfg_d_38 ;
   wire \blkinst/cluster6/FE_PHN545_cfg_d_60 ;
   wire \blkinst/cluster6/FE_PHN544_cfg_d_62 ;
   wire \blkinst/cluster8/FE_PHN543_cfg_d_20 ;
   wire \blkinst/cluster9/FE_PHN542_cfg_d_59 ;
   wire \blkinst/cluster5/FE_PHN541_cfg_d_49 ;
   wire \blkinst/cluster9/FE_PHN540_cfg_d_21 ;
   wire \blkinst/cluster0/FE_PHN539_cfg_d_45 ;
   wire \blkinst/cluster0/FE_PHN538_cfg_d_59 ;
   wire \blkinst/cluster3/FE_PHN537_cfg_d_43 ;
   wire \blkinst/cluster9/FE_PHN536_cfg_d_56 ;
   wire \blkinst/cluster2/FE_PHN535_cfg_d_21 ;
   wire \blkinst/cluster0/FE_PHN534_cfg_d_34 ;
   wire \blkinst/cluster2/FE_PHN533_cfg_d_51 ;
   wire \blkinst/cluster9/FE_PHN532_cfg_d_32 ;
   wire \blkinst/cluster7/FE_PHN531_cfg_d_1 ;
   wire \blkinst/cluster1/FE_PHN530_cfg_d_72 ;
   wire \blkinst/cluster9/FE_PHN529_cfg_d_2 ;
   wire \blkinst/cluster2/FE_PHN528_cfg_d_75 ;
   wire \blkinst/cluster2/FE_PHN527_cfg_d_80 ;
   wire \blkinst/cluster2/FE_PHN526_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN525_cfg_d_2 ;
   wire \blkinst/cluster4/FE_PHN524_cfg_d_69 ;
   wire \blkinst/cluster9/FE_PHN523_cfg_d_74 ;
   wire \blkinst/cluster9/FE_PHN522_cfg_d_78 ;
   wire \blkinst/cluster9/FE_PHN521_cfg_d_79 ;
   wire \blkinst/cluster3/FE_PHN520_cfg_d_77 ;
   wire \blkinst/cluster7/FE_PHN519_cfg_d_18 ;
   wire \blkinst/cluster7/FE_PHN518_cfg_d_33 ;
   wire \blkinst/cluster7/FE_PHN517_cfg_d_62 ;
   wire \blkinst/cluster4/FE_PHN516_cfg_d_78 ;
   wire \blkinst/cluster6/FE_PHN515_cfg_d_5 ;
   wire \blkinst/cluster5/FE_PHN514_cfg_d_56 ;
   wire \blkinst/cluster5/FE_PHN513_cfg_d_60 ;
   wire \blkinst/cluster0/FE_PHN512_cfg_d_10 ;
   wire \blkinst/cluster3/FE_PHN511_cfg_d_8 ;
   wire \blkinst/cluster3/FE_PHN510_cfg_d_16 ;
   wire \blkinst/cluster3/FE_PHN509_cfg_d_29 ;
   wire \blkinst/cluster4/FE_PHN508_cfg_d_7 ;
   wire \blkinst/cluster2/FE_PHN507_cfg_d_10 ;
   wire \blkinst/cluster2/FE_PHN506_cfg_d_3 ;
   wire \blkinst/cluster1/FE_PHN505_cfg_d_77 ;
   wire \blkinst/cluster3/FE_PHN504_cfg_d_25 ;
   wire \blkinst/cluster4/FE_PHN503_cfg_d_25 ;
   wire \blkinst/cluster1/FE_PHN502_cfg_d_46 ;
   wire \blkinst/cluster1/FE_PHN501_cfg_d_80 ;
   wire \blkinst/cluster8/FE_PHN500_cfg_d_41 ;
   wire \blkinst/cluster8/FE_PHN499_cfg_d_74 ;
   wire \blkinst/cluster8/FE_PHN498_cfg_d_39 ;
   wire \blkinst/cluster1/FE_PHN497_cfg_d_75 ;
   wire \blkinst/cluster4/FE_PHN496_cfg_d_15 ;
   wire \blkinst/cluster9/FE_PHN495_cfg_d_31 ;
   wire \blkinst/cluster9/FE_PHN494_cfg_d_9 ;
   wire \blkinst/cluster5/FE_PHN493_cfg_d_29 ;
   wire \blkinst/cluster5/FE_PHN492_cfg_d_34 ;
   wire \blkinst/cluster9/FE_PHN491_cfg_d_33 ;
   wire \blkinst/cluster5/FE_PHN490_cfg_d_45 ;
   wire \blkinst/cluster7/FE_PHN489_cfg_d_19 ;
   wire \blkinst/cluster7/FE_PHN488_cfg_d_73 ;
   wire \blkinst/cluster0/FE_PHN487_cfg_d_29 ;
   wire \blkinst/cluster6/FE_PHN486_cfg_d_17 ;
   wire \blkinst/cluster8/FE_PHN485_cfg_d_51 ;
   wire \blkinst/cluster4/FE_PHN484_cfg_d_31 ;
   wire \blkinst/cluster1/FE_PHN483_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN482_cfg_d_12 ;
   wire \blkinst/cluster9/FE_PHN481_cfg_d_25 ;
   wire \blkinst/cluster3/FE_PHN480_cfg_d_47 ;
   wire \blkinst/cluster0/FE_PHN479_n_127 ;
   wire \blkinst/cluster9/FE_PHN478_cfg_d_44 ;
   wire \blkinst/cluster2/FE_PHN477_cfg_d_38 ;
   wire \blkinst/cluster2/FE_PHN476_cfg_d_40 ;
   wire \blkinst/cluster1/FE_PHN475_cfg_d_14 ;
   wire \blkinst/cluster1/FE_PHN474_cfg_d_16 ;
   wire \blkinst/cluster9/FE_PHN473_cfg_d_34 ;
   wire \blkinst/cluster9/FE_PHN472_n_175 ;
   wire \blkinst/cluster5/FE_PHN471_n_163 ;
   wire \blkinst/cluster9/FE_PHN470_cfg_d_76 ;
   wire \blkinst/cluster2/FE_PHN469_cfg_d_76 ;
   wire \blkinst/cluster3/FE_PHN468_cfg_d_76 ;
   wire \blkinst/cluster5/FE_PHN467_cfg_d_77 ;
   wire \blkinst/cluster8/FE_PHN466_cfg_d_76 ;
   wire \blkinst/cluster5/FE_PHN465_cfg_d_0 ;
   wire \blkinst/cluster5/FE_PHN464_cfg_d_9 ;
   wire \blkinst/cluster7/FE_PHN463_cfg_d_59 ;
   wire \blkinst/cluster3/FE_PHN462_cfg_d_4 ;
   wire \blkinst/cluster0/FE_PHN461_cfg_d_61 ;
   wire \blkinst/cluster0/FE_PHN460_cfg_d_65 ;
   wire \blkinst/cluster5/FE_PHN459_cfg_d_61 ;
   wire \blkinst/cluster4/FE_PHN458_cfg_d_5 ;
   wire \blkinst/cluster3/FE_PHN457_cfg_d_14 ;
   wire \blkinst/cluster7/FE_PHN456_cfg_d_10 ;
   wire \blkinst/cluster4/FE_PHN455_cfg_d_79 ;
   wire \blkinst/cluster5/FE_PHN454_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN453_cfg_d_66 ;
   wire \blkinst/cluster6/FE_PHN452_cfg_d_19 ;
   wire \blkinst/cluster8/FE_PHN451_cfg_d_64 ;
   wire \blkinst/cluster8/FE_PHN450_cfg_d_67 ;
   wire \blkinst/cluster8/FE_PHN449_cfg_d_33 ;
   wire \blkinst/cluster8/FE_PHN448_cfg_d_63 ;
   wire \blkinst/cluster3/FE_PHN447_cfg_d_60 ;
   wire \blkinst/cluster8/FE_PHN446_cfg_d_78 ;
   wire \blkinst/cluster7/FE_PHN445_cfg_d_50 ;
   wire \blkinst/cluster7/FE_PHN444_cfg_d_52 ;
   wire \blkinst/cluster1/FE_PHN443_cfg_d_58 ;
   wire \blkinst/cluster1/FE_PHN442_cfg_d_56 ;
   wire \blkinst/cluster1/FE_PHN441_cfg_d_64 ;
   wire \blkinst/cluster9/FE_PHN440_cfg_d_38 ;
   wire \blkinst/cluster1/FE_PHN439_cfg_d_5 ;
   wire \blkinst/cluster5/FE_PHN438_cfg_d_44 ;
   wire \blkinst/cluster5/FE_PHN437_cfg_d_13 ;
   wire \blkinst/cluster6/FE_PHN436_cfg_d_15 ;
   wire \blkinst/cluster6/FE_PHN435_cfg_d_10 ;
   wire \blkinst/cluster1/FE_PHN434_cfg_d_50 ;
   wire \blkinst/cluster1/FE_PHN433_cfg_d_25 ;
   wire \blkinst/cluster8/FE_PHN432_cfg_d_10 ;
   wire \blkinst/cluster5/FE_PHN431_cfg_d_50 ;
   wire \blkinst/cluster5/FE_PHN430_cfg_d_54 ;
   wire \blkinst/cluster9/FE_PHN429_cfg_d_26 ;
   wire \blkinst/cluster2/FE_PHN428_cfg_d_27 ;
   wire \blkinst/cluster1/FE_PHN427_cfg_d_30 ;
   wire \blkinst/cluster1/FE_PHN426_n_111 ;
   wire \blkinst/cluster2/FE_PHN425_cfg_d_81 ;
   wire \blkinst/cluster7/FE_PHN424_cfg_d_0 ;
   wire \blkinst/cluster4/FE_PHN423_cfg_d_77 ;
   wire \blkinst/cluster2/FE_PHN422_cfg_d_74 ;
   wire \blkinst/cluster3/FE_PHN421_cfg_d_69 ;
   wire \blkinst/cluster0/FE_PHN420_cfg_d_64 ;
   wire \blkinst/cluster7/FE_PHN419_cfg_d_4 ;
   wire \blkinst/cluster3/FE_PHN418_cfg_d_15 ;
   wire \blkinst/cluster4/FE_PHN417_cfg_d_3 ;
   wire \blkinst/cluster6/FE_PHN416_cfg_d_21 ;
   wire \blkinst/cluster8/FE_PHN415_cfg_d_6 ;
   wire \blkinst/cluster3/FE_PHN414_cfg_d_17 ;
   wire \blkinst/cluster4/FE_PHN413_cfg_d_26 ;
   wire \blkinst/cluster1/FE_PHN412_cfg_d_4 ;
   wire \blkinst/cluster1/FE_PHN411_cfg_d_54 ;
   wire \blkinst/cluster5/FE_PHN410_internal_lut5_1 ;
   wire \blkinst/cluster7/FE_PHN409_cfg_d_13 ;
   wire \blkinst/cluster7/FE_PHN408_cfg_d_76 ;
   wire \blkinst/cluster0/FE_PHN407_cfg_d_18 ;
   wire \blkinst/cluster0/FE_PHN406_cfg_d_7 ;
   wire \blkinst/cluster8/FE_PHN405_cfg_d_44 ;
   wire \blkinst/cluster4/FE_PHN404_cfg_d_41 ;
   wire \blkinst/cluster2/FE_PHN403_cfg_d_41 ;
   wire \blkinst/cluster6/FE_PHN402_cfg_d_76 ;
   wire \blkinst/cluster6/FE_PHN401_cfg_d_78 ;
   wire \blkinst/cluster3/FE_PHN400_cfg_d_41 ;
   wire \blkinst/cluster4/FE_PHN399_n_161 ;
   wire \blkinst/cluster0/FE_PHN398_n_209 ;
   wire \blkinst/cluster0/FE_PHN397_n_138 ;
   wire \blkinst/cluster0/FE_PHN396_cfg_d_76 ;
   wire \blkinst/cluster5/FE_PHN395_cfg_d_68 ;
   wire \blkinst/cluster0/FE_PHN394_cfg_d_8 ;
   wire FE_PHN393_sram_input_cfg_5;
   wire \blkinst/cluster4/FE_PHN392_cfg_d_2 ;
   wire \blkinst/cluster7/FE_PHN391_cfg_d_5 ;
   wire \blkinst/cluster0/FE_PHN390_cfg_d_73 ;
   wire \blkinst/cluster1/FE_PHN389_cfg_d_76 ;
   wire \blkinst/cluster4/FE_PHN388_cfg_d_24 ;
   wire \blkinst/cluster3/FE_PHN387_cfg_d_73 ;
   wire \blkinst/cluster9/FE_PHN386_cfg_d_64 ;
   wire \blkinst/cluster5/FE_PHN385_cfg_d_36 ;
   wire \blkinst/cluster8/FE_PHN384_cfg_d_2 ;
   wire \blkinst/cluster1/FE_PHN383_cfg_d_23 ;
   wire \blkinst/cluster6/FE_PHN382_cfg_d_61 ;
   wire \blkinst/cluster3/FE_PHN381_n_146 ;
   wire \blkinst/cluster0/FE_PHN380_cfg_d_71 ;
   wire \blkinst/cluster3/FE_PHN379_cfg_d_56 ;
   wire \blkinst/cluster0/FE_PHN378_n_184 ;
   wire \blkinst/cluster5/FE_PHN377_cfg_d_1 ;
   wire \blkinst/cluster7/FE_PHN376_cfg_d_7 ;
   wire \blkinst/cluster2/FE_PHN375_cfg_d_72 ;
   wire \blkinst/cluster0/FE_PHN374_n_119 ;
   wire \blkinst/cluster6/FE_PHN373_cfg_d_0 ;
   wire \blkinst/cluster4/FE_PHN372_cfg_d_18 ;
   wire \blkinst/cluster4/FE_PHN371_cfg_d_73 ;
   wire \blkinst/cluster5/FE_PHN370_n_145 ;
   wire \blkinst/cluster2/FE_PHN369_n_168 ;
   wire \blkinst/cluster1/FE_PHN368_n_104 ;
   wire \blkinst/cluster0/FE_PHN367_n_115 ;
   wire \blkinst/cluster5/FE_PHN366_cfg_d_76 ;
   wire \blkinst/cluster0/FE_PHN365_n_188 ;
   wire \blkinst/cluster7/FE_PHN364_n_146 ;
   wire \blkinst/cluster7/FE_PHN363_cfg_d_2 ;
   wire \blkinst/cluster2/FE_PHN362_n_147 ;
   wire \blkinst/cluster7/FE_PHN361_cfg_d_3 ;
   wire \blkinst/cluster0/FE_PHN360_n_117 ;
   wire \blkinst/cluster4/FE_PHN359_n_144 ;
   wire \blkinst/cluster4/FE_PHN358_cfg_d_76 ;
   wire \blkinst/cluster3/FE_PHN357_cfg_d_66 ;
   wire \blkinst/cluster0/FE_PHN356_n_140 ;
   wire \blkinst/cluster6/CLKGATE_RC_CG_HIER_INST20/FE_PHN355_n_174 ;
   wire \blkinst/cluster4/CLKGATE_RC_CG_HIER_INST18/FE_PHN354_n_170 ;
   wire \blkinst/cluster9/FE_PHN353_n_147 ;
   wire \blkinst/cluster8/FE_PHN352_n_146 ;
   wire \blkinst/cluster7/CLKGATE_RC_CG_HIER_INST21/FE_PHN351_n_174 ;
   wire \blkinst/cluster1/FE_PHN350_n_152 ;
   wire \blkinst/cluster2/FE_PHN349_n_150 ;
   wire \blkinst/cluster1/FE_PHN348_cfg_d_48 ;
   wire \blkinst/cluster6/FE_PHN347_n_146 ;
   wire \blkinst/cluster1/FE_PHN346_cfg_d_44 ;
   wire \blkinst/cluster0/CLKGATE_RC_CG_HIER_INST14/FE_PHN345_n_217 ;
   wire \blkinst/cluster0/FE_PHN344_cfg_d_42 ;
   wire \blkinst/cluster0/FE_PHN343_cfg_d_48 ;
   wire \blkinst/cluster0/FE_PHN342_cfg_d_39 ;
   wire \blkinst/cluster3/CLKGATE_RC_CG_HIER_INST17/FE_PHN341_n_173 ;
   wire \blkinst/cluster1/FE_PHN340_n_155 ;
   wire \blkinst/cluster1/FE_PHN339_cfg_d_39 ;
   wire \blkinst/cluster1/FE_PHN338_cfg_d_71 ;
   wire \blkinst/cluster8/FE_PHN337_cluster7__cfg_o_0 ;
   wire \blkinst/cluster4/FE_PHN336_cluster3__cfg_o_0 ;
   wire \blkinst/cluster2/FE_PHN335_cluster1__cfg_o_0 ;
   wire \blkinst/cluster9/FE_PHN334_cfg_d_0 ;
   wire \blkinst/cluster6/FE_PHN333_cluster6__cfg_o_0 ;
   wire \blkinst/cluster0/FE_PHN332_cfg_d_0 ;
   wire \blkinst/cluster3/FE_PHN331_cfg_d_0 ;
   wire \blkinst/cluster8/FE_PHN330_cluster8__cfg_o_0 ;
   wire \blkinst/cluster8/FE_PHN329_cfg_d_81 ;
   wire \blkinst/cluster1/FE_PHN328_cfg_d_81 ;
   wire \blkinst/FE_PHN327_cluster0__cfg_o_0 ;
   wire \blkinst/cluster6/FE_PHN326_cfg_d_81 ;
   wire \blkinst/cluster5/FE_PHN325_cluster4__cfg_o_0 ;
   wire \blkinst/cluster4/FE_PHN324_cfg_d_81 ;
   wire \blkinst/cluster7/FE_PHN323_cfg_d_81 ;
   wire \blkinst/cluster0/FE_PHN322_cfg_d_81 ;
   wire \blkinst/cluster5/FE_PHN321_cfg_d_81 ;
   wire \blkinst/FE_PHN320_cluster5__cfg_o_0 ;
   wire \blkinst/cluster2/FE_PHN319_cfg_d_0 ;
   wire FE_PHN318_sram_input_cfg_6;
   wire FE_PHN317_sram_input_cfg_32;
   wire FE_PHN316_sram_input_cfg_9;
   wire FE_PHN315_sram_input_cfg_33;
   wire FE_PHN314_sram_input_cfg_26;
   wire FE_PHN313_sram_input_cfg_10;
   wire FE_PHN312_sram_input_cfg_28;
   wire FE_PHN311_sram_input_cfg_15;
   wire FE_PHN310_sram_input_cfg_12;
   wire FE_PHN309_sram_input_cfg_11;
   wire FE_PHN308_sram_input_cfg_7;
   wire FE_PHN307_sram_input_cfg_19;
   wire FE_PHN306_sram_input_cfg_29;
   wire FE_PHN305_sram_input_cfg_27;
   wire FE_PHN304_sram_input_cfg_4;
   wire FE_PHN303_sram_input_cfg_20;
   wire FE_PHN302_sram_input_cfg_23;
   wire FE_PHN301_sram_input_cfg_13;
   wire FE_PHN300_sram_input_cfg_17;
   wire FE_PHN299_sram_input_cfg_18;
   wire FE_PHN298_sram_input_cfg_16;
   wire FE_PHN297_sram_input_cfg_30;
   wire FE_PHN296_sram_input_cfg_25;
   wire FE_PHN295_sram_input_cfg_36;
   wire FE_PHN294_sram_input_cfg_8;
   wire FE_PHN293_sram_input_cfg_37;
   wire FE_PHN292_sram_input_cfg_14;
   wire FE_PHN291_sram_input_cfg_24;
   wire FE_PHN290_sram_input_cfg_35;
   wire FE_PHN289_sram_input_cfg_21;
   wire FE_PHN288_sram_input_cfg_31;
   wire FE_PHN287_sram_input_cfg_22;
   wire FE_PHN286_sram_input_cfg_34;
   wire \blkinst/cluster1/FE_PHN285_cfg_d_82 ;
   wire \blkinst/cluster0/FE_PSN284_n_203 ;
   wire \blkinst/cluster0/FE_OCPN283_internal_lut6 ;
   wire \blkinst/cluster0/FE_OCPN280_cluster0__cout_0 ;
   wire \blkinst/cluster8/FE_OCPN278_cluster8__cout_0 ;
   wire \blkinst/cluster9/FE_OCPN275_s ;
   wire \blkinst/cluster5/FE_OCPN273_cluster5__cout_0 ;
   wire \blkinst/cluster6/FE_OCPN272_cluster5__cout_0 ;
   wire \blkinst/cluster6/FE_RN_1_0 ;
   wire \blkinst/cluster0/FE_OCPN167_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ;
   wire \blkinst/FE_OCPN166_cluster3__cout_0 ;
   wire \blkinst/cluster4/FE_RN_0_0 ;
   wire \blkinst/FE_OCPN165_cluster6__cout_0 ;
   wire \blkinst/FE_OCPN164_cluster7__cout_0 ;
   wire \blkinst/FE_OCPN163_cluster2__cout_0 ;
   wire \blkinst/FE_OCPN162_cluster4__cout_0 ;
   wire \cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ;
   wire \cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ;
   wire \cbinst_x0y0w/FE_OFN158_arr_L1_u1y0n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFN156_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/FE_OFN155_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/FE_OFN154_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/FE_OFN153_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN152_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/FE_OFN151_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/FE_OFN150_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ;
   wire \cbinst_x0y0w/FE_OFN148_arr_L1_u1y0s_5 ;
   wire \cbinst_x0y0w/FE_OFN143_n ;
   wire \cbinst_x0y0w/FE_OFN142_n ;
   wire \cbinst_x0y0w/FE_OFN141_arr_L1_u1y0s_3 ;
   wire \cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ;
   wire \cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ;
   wire \cbinst_x0y0w/FE_OFN128_arr_L1_u1y0s_4 ;
   wire \cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ;
   wire \cbinst_x0y0w/FE_OFN124_arr_L1_u1y0s_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/FE_OFN122_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFN121_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN120_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/FE_OFN119_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/FE_OFN118_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/FE_OFN115_arr_L1_u1y0n_16 ;
   wire \cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ;
   wire \cbinst_x0y0w/FE_OFN109_arr_L1_u1y0s_18 ;
   wire \cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ;
   wire \cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ;
   wire \cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ;
   wire \cbinst_x0y0w/FE_OFN103_arr_L1_u1y0s_3 ;
   wire \cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ;
   wire \cbinst_x0y0w/FE_OFN96_arr_L1_u1y0n_6 ;
   wire \cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ;
   wire \cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ;
   wire \cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ;
   wire \cbinst_x0y0w/FE_OFN86_arr_L1_u1y0s_15 ;
   wire \cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ;
   wire \cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ;
   wire \cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ;
   wire \cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ;
   wire \cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ;
   wire \cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ;
   wire \cbinst_x0y0w/FE_OFN71_arr_L1_u1y0s_17 ;
   wire \cbinst_x0y0w/FE_OFN70_arr_L1_u1y0n_11 ;
   wire \cbinst_x0y0w/FE_OFN69_arr_L1_u1y0n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN68_sram_output_cfg_1__2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ;
   wire \blkinst/cluster0/FE_OFN66_n_46 ;
   wire \cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ;
   wire \cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ;
   wire \cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN62_arr_L1_u1y0n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFN61_sram_output_cfg_2__10 ;
   wire \cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ;
   wire \cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ;
   wire \cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ;
   wire \cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ;
   wire \cbinst_x0y0w/FE_OFN51_arr_L1_u1y0s_16 ;
   wire \cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ;
   wire \cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ;
   wire \cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ;
   wire \cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ;
   wire \cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFN42_sram_output_cfg_3__21 ;
   wire \cbinst_x0y0w/FE_OFN41_arr_L1_u1y0s_10 ;
   wire \cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ;
   wire \cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ;
   wire \cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ;
   wire \cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ;
   wire \cbinst_x0y0w/FE_OFN34_arr_L1_u1y0n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFN33_arr_L1_u1y0n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/FE_OFN32_arr_L1_u1y0n_19 ;
   wire \cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/FE_OFN30_arr_L1_u1y0n_8 ;
   wire \cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ;
   wire \cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ;
   wire \cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ;
   wire \cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFN16_sram_output_cfg_2__26 ;
   wire \blkinst/cluster5/FE_OFN15_cbinst_x0y0w__blkp_clb_x0y0_ia5_0 ;
   wire \cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ;
   wire \cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ;
   wire \cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/FE_OFN10_arr_L1_u1y0n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN9_arr_L1_u1y0n_7 ;
   wire \cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ;
   wire \blkinst/cluster2/FE_OFN4_internal_lut6 ;
   wire \blkinst/cluster9/FE_OFN3_n_183 ;
   wire \blkinst/cluster3/FE_OFN2_n_154 ;
   wire \blkinst/cluster0/FE_OFN0_n_33 ;
   wire \blkinst/cluster0/FE_DBTN42_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ;
   wire \blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ;
   wire \blkinst/cluster3/FE_DBTN40_cbinst_x0y0w__blkp_clb_x0y0_ia3_0 ;
   wire FE_DBTN39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0;
   wire FE_DBTN38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0;
   wire FE_DBTN37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0;
   wire FE_DBTN36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0;
   wire FE_DBTN35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0;
   wire FE_DBTN34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0;
   wire FE_DBTN33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTN32_sram_output_cfg_3_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_DBTN31_sram_output_cfg_2_31 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN30_sram_output_cfg_2_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN29_sram_output_cfg_2_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN28_sram_output_cfg_2_5 ;
   wire FE_DBTN27_sram_output_cfg_1_14;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTN26_sram_output_cfg_1_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN24_sram_output_cfg_1_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN23_sram_output_cfg_1_0 ;
   wire \blkinst/cluster0/FE_DBTN22_cluster0__cout_0 ;
   wire \blkinst/cluster1/FE_DBTN21_cluster1__cout_0 ;
   wire \blkinst/cluster2/FE_DBTN20_cluster2__cout_0 ;
   wire \blkinst/cluster3/FE_DBTN19_cluster3__cout_0 ;
   wire \blkinst/cluster4/FE_DBTN18_cluster4__cout_0 ;
   wire \blkinst/cluster5/FE_DBTN17_cluster5__cout_0 ;
   wire \blkinst/cluster0/FE_DBTN16_internal_lut6 ;
   wire \blkinst/cluster0/FE_DBTN15_n_52 ;
   wire \blkinst/cluster0/FE_DBTN14_n_198 ;
   wire \blkinst/cluster1/FE_DBTN13_internal_lut6 ;
   wire \blkinst/cluster2/FE_DBTN12_ffb ;
   wire \blkinst/cluster3/FE_DBTN11_ffb ;
   wire \blkinst/cluster4/FE_DBTN10_ffb ;
   wire \blkinst/cluster4/FE_DBTN9_internal_lut6 ;
   wire \blkinst/cluster5/FE_DBTN8_ffb ;
   wire \blkinst/cluster6/FE_DBTN7_ffb ;
   wire \blkinst/cluster7/FE_DBTN6_ffb ;
   wire \blkinst/cluster8/FE_DBTN5_ffb ;
   wire \blkinst/cluster9/FE_DBTN4_ffb ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN3_n_19 ;
   wire FE_DBTN2_sram_input_cfg_3;
   wire FE_DBTN1_sram_input_cfg_2;
   wire FE_DBTN0_sram_input_cfg_0;
   wire [0:0] cbinst_x0y0s__blkp_clb_x0y0_ce;
   wire [0:0] cbinst_x0y0s__blkp_clb_x0y0_sr;
   wire [0:0] cbinst_x0y0n__blkp_clb_x0y0_cin;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia0;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib0;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia1;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib1;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia2;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib2;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia3;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib3;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia4;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib4;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia5;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib5;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia6;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib6;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia7;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib7;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia8;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib8;
   wire [5:0] cbinst_x0y0w__blkp_clb_x0y0_ia9;
   wire [0:0] cbinst_x0y0w__blkp_clb_x0y0_ib9;
   wire [0:0] blkinst__ob0;
   wire [0:0] blkinst__q0;
   wire [0:0] blkinst__oa1;
   wire [0:0] blkinst__ob1;
   wire [0:0] blkinst__q1;
   wire [0:0] blkinst__oa2;
   wire [0:0] blkinst__ob2;
   wire [0:0] blkinst__q2;
   wire [0:0] blkinst__oa3;
   wire [0:0] blkinst__ob3;
   wire [0:0] blkinst__q3;
   wire [0:0] blkinst__oa4;
   wire [0:0] blkinst__ob4;
   wire [0:0] blkinst__q4;
   wire [0:0] blkinst__oa5;
   wire [0:0] blkinst__ob5;
   wire [0:0] blkinst__q5;
   wire [0:0] blkinst__oa6;
   wire [0:0] blkinst__ob6;
   wire [0:0] blkinst__q6;
   wire [0:0] blkinst__oa7;
   wire [0:0] blkinst__ob7;
   wire [0:0] blkinst__q7;
   wire [0:0] blkinst__oa8;
   wire [0:0] blkinst__ob8;
   wire [0:0] blkinst__q8;
   wire [0:0] blkinst__oa9;
   wire [0:0] blkinst__ob9;
   wire [0:0] blkinst__q9;
   wire [0:0] blkinst__cfg_o;
   wire [31:0] \sram_output_cfg[12] ;
   wire [31:0] \sram_output_cfg[11] ;
   wire [31:0] \sram_output_cfg[10] ;
   wire [31:0] \sram_output_cfg[0] ;
   wire [31:0] \sram_output_cfg[9] ;
   wire [31:0] \sram_output_cfg[8] ;
   wire [31:0] \sram_output_cfg[7] ;
   wire [31:0] \sram_output_cfg[6] ;
   wire [31:0] \sram_output_cfg[5] ;
   wire [31:0] \sram_output_cfg[4] ;
   wire [31:0] \sram_output_cfg[3] ;
   wire [31:0] \sram_output_cfg[2] ;
   wire [31:0] \sram_output_cfg[1] ;
   wire [38:0] sram_input_cfg;
   wire [31:0] sram_rd_data;
   wire CLKGATE_rc_gclk;
   wire CLKGATE_rc_gclk_1578;
   wire CLKGATE_rc_gclk_1580;
   wire CLKGATE_rc_gclk_1582;
   wire CLKGATE_rc_gclk_1584;
   wire CLKGATE_rc_gclk_1586;
   wire CLKGATE_rc_gclk_1588;
   wire CLKGATE_rc_gclk_1590;
   wire CLKGATE_rc_gclk_1592;
   wire CLKGATE_rc_gclk_1594;
   wire CLKGATE_rc_gclk_1596;
   wire CLKGATE_rc_gclk_1598;
   wire CLKGATE_rc_gclk_1600;
   wire CLKGATE_rc_gclk_1602;
   wire logic_0_1_net;
   wire logic_0_2_net;
   wire logic_0_3_net;
   wire logic_0_4_net;
   wire logic_0_5_net;
   wire logic_0_6_net;
   wire logic_0_7_net;
   wire logic_0_8_net;
   wire logic_0_9_net;
   wire logic_0_10_net;
   wire logic_0_11_net;
   wire logic_0_12_net;
   wire logic_0_13_net;
   wire logic_0_14_net;
   wire n_0;
   wire n_1;
   wire n_2;
   wire n_3;
   wire n_4;
   wire n_5;
   wire n_6;
   wire n_7;
   wire n_8;
   wire n_9;
   wire n_10;
   wire n_11;
   wire n_12;
   wire n_13;
   wire n_14;
   wire n_15;
   wire n_16;
   wire n_17;
   wire n_18;
   wire n_19;
   wire n_20;
   wire n_21;
   wire n_22;
   wire n_23;
   wire n_24;
   wire n_25;
   wire n_26;
   wire n_27;
   wire n_28;
   wire n_29;
   wire n_30;
   wire n_31;
   wire n_33;
   wire n_35;
   wire n_36;
   wire n_38;
   wire n_39;
   wire n_40;
   wire n_41;
   wire n_42;
   wire n_43;
   wire n_45;
   wire n_46;
   wire n_47;
   wire n_48;
   wire n_49;
   wire n_50;
   wire n_51;
   wire n_52;
   wire n_53;
   wire n_54;
   wire n_55;
   wire n_56;
   wire n_57;
   wire n_58;
   wire \blkinst/cluster0__cout[0] ;
   wire \blkinst/cluster0__cfg_o[0] ;
   wire \blkinst/cluster1__cout[0] ;
   wire \blkinst/cluster1__cfg_o[0] ;
   wire \blkinst/cluster2__cout[0] ;
   wire \blkinst/cluster2__cfg_o[0] ;
   wire \blkinst/cluster3__cout[0] ;
   wire \blkinst/cluster3__cfg_o[0] ;
   wire \blkinst/cluster4__cout[0] ;
   wire \blkinst/cluster4__cfg_o[0] ;
   wire \blkinst/cluster5__cout[0] ;
   wire \blkinst/cluster5__cfg_o[0] ;
   wire \blkinst/cluster6__cout[0] ;
   wire \blkinst/cluster6__cfg_o[0] ;
   wire \blkinst/cluster7__cout[0] ;
   wire \blkinst/cluster7__cfg_o[0] ;
   wire \blkinst/cluster8__cout[0] ;
   wire \blkinst/cluster8__cfg_o[0] ;
   wire \blkinst/cluster0/cfg_d[82] ;
   wire \blkinst/cluster0/cfg_d[81] ;
   wire \blkinst/cluster0/cfg_d[80] ;
   wire \blkinst/cluster0/cfg_d[79] ;
   wire \blkinst/cluster0/cfg_d[78] ;
   wire \blkinst/cluster0/cfg_d[77] ;
   wire \blkinst/cluster0/cfg_d[76] ;
   wire \blkinst/cluster0/cfg_d[75] ;
   wire \blkinst/cluster0/cfg_d[74] ;
   wire \blkinst/cluster0/cfg_d[73] ;
   wire \blkinst/cluster0/cfg_d[72] ;
   wire \blkinst/cluster0/cfg_d[71] ;
   wire \blkinst/cluster0/cfg_d[70] ;
   wire \blkinst/cluster0/cfg_d[69] ;
   wire \blkinst/cluster0/cfg_d[68] ;
   wire \blkinst/cluster0/cfg_d[67] ;
   wire \blkinst/cluster0/cfg_d[66] ;
   wire \blkinst/cluster0/cfg_d[65] ;
   wire \blkinst/cluster0/cfg_d[64] ;
   wire \blkinst/cluster0/cfg_d[63] ;
   wire \blkinst/cluster0/cfg_d[62] ;
   wire \blkinst/cluster0/cfg_d[61] ;
   wire \blkinst/cluster0/cfg_d[60] ;
   wire \blkinst/cluster0/cfg_d[59] ;
   wire \blkinst/cluster0/cfg_d[58] ;
   wire \blkinst/cluster0/cfg_d[57] ;
   wire \blkinst/cluster0/cfg_d[56] ;
   wire \blkinst/cluster0/cfg_d[55] ;
   wire \blkinst/cluster0/cfg_d[54] ;
   wire \blkinst/cluster0/cfg_d[53] ;
   wire \blkinst/cluster0/cfg_d[52] ;
   wire \blkinst/cluster0/cfg_d[51] ;
   wire \blkinst/cluster0/cfg_d[50] ;
   wire \blkinst/cluster0/cfg_d[49] ;
   wire \blkinst/cluster0/cfg_d[48] ;
   wire \blkinst/cluster0/cfg_d[47] ;
   wire \blkinst/cluster0/cfg_d[46] ;
   wire \blkinst/cluster0/cfg_d[45] ;
   wire \blkinst/cluster0/cfg_d[44] ;
   wire \blkinst/cluster0/cfg_d[43] ;
   wire \blkinst/cluster0/cfg_d[42] ;
   wire \blkinst/cluster0/cfg_d[41] ;
   wire \blkinst/cluster0/cfg_d[40] ;
   wire \blkinst/cluster0/cfg_d[39] ;
   wire \blkinst/cluster0/cfg_d[38] ;
   wire \blkinst/cluster0/cfg_d[37] ;
   wire \blkinst/cluster0/cfg_d[36] ;
   wire \blkinst/cluster0/cfg_d[34] ;
   wire \blkinst/cluster0/cfg_d[33] ;
   wire \blkinst/cluster0/cfg_d[32] ;
   wire \blkinst/cluster0/cfg_d[31] ;
   wire \blkinst/cluster0/cfg_d[30] ;
   wire \blkinst/cluster0/cfg_d[29] ;
   wire \blkinst/cluster0/cfg_d[28] ;
   wire \blkinst/cluster0/cfg_d[27] ;
   wire \blkinst/cluster0/cfg_d[26] ;
   wire \blkinst/cluster0/cfg_d[25] ;
   wire \blkinst/cluster0/cfg_d[24] ;
   wire \blkinst/cluster0/cfg_d[23] ;
   wire \blkinst/cluster0/cfg_d[22] ;
   wire \blkinst/cluster0/cfg_d[21] ;
   wire \blkinst/cluster0/cfg_d[20] ;
   wire \blkinst/cluster0/cfg_d[19] ;
   wire \blkinst/cluster0/cfg_d[18] ;
   wire \blkinst/cluster0/cfg_d[17] ;
   wire \blkinst/cluster0/cfg_d[16] ;
   wire \blkinst/cluster0/cfg_d[15] ;
   wire \blkinst/cluster0/cfg_d[14] ;
   wire \blkinst/cluster0/cfg_d[13] ;
   wire \blkinst/cluster0/cfg_d[12] ;
   wire \blkinst/cluster0/cfg_d[11] ;
   wire \blkinst/cluster0/cfg_d[10] ;
   wire \blkinst/cluster0/cfg_d[9] ;
   wire \blkinst/cluster0/cfg_d[8] ;
   wire \blkinst/cluster0/cfg_d[7] ;
   wire \blkinst/cluster0/cfg_d[6] ;
   wire \blkinst/cluster0/cfg_d[5] ;
   wire \blkinst/cluster0/cfg_d[4] ;
   wire \blkinst/cluster0/cfg_d[3] ;
   wire \blkinst/cluster0/cfg_d[2] ;
   wire \blkinst/cluster0/cfg_d[1] ;
   wire \blkinst/cluster0/cfg_d[0] ;
   wire \blkinst/cluster0/internal_lut5[1] ;
   wire \blkinst/cluster0/CLKGATE_rc_gclk ;
   wire \blkinst/cluster0/ffb ;
   wire \blkinst/cluster0/internal_lut6 ;
   wire \blkinst/cluster0/logic_0_1_net ;
   wire \blkinst/cluster0/n_0 ;
   wire \blkinst/cluster0/n_2 ;
   wire \blkinst/cluster0/n_3 ;
   wire \blkinst/cluster0/n_4 ;
   wire \blkinst/cluster0/n_5 ;
   wire \blkinst/cluster0/n_6 ;
   wire \blkinst/cluster0/n_7 ;
   wire \blkinst/cluster0/n_8 ;
   wire \blkinst/cluster0/n_9 ;
   wire \blkinst/cluster0/n_10 ;
   wire \blkinst/cluster0/n_11 ;
   wire \blkinst/cluster0/n_12 ;
   wire \blkinst/cluster0/n_13 ;
   wire \blkinst/cluster0/n_14 ;
   wire \blkinst/cluster0/n_15 ;
   wire \blkinst/cluster0/n_16 ;
   wire \blkinst/cluster0/n_17 ;
   wire \blkinst/cluster0/n_18 ;
   wire \blkinst/cluster0/n_19 ;
   wire \blkinst/cluster0/n_20 ;
   wire \blkinst/cluster0/n_21 ;
   wire \blkinst/cluster0/n_22 ;
   wire \blkinst/cluster0/n_23 ;
   wire \blkinst/cluster0/n_24 ;
   wire \blkinst/cluster0/n_25 ;
   wire \blkinst/cluster0/n_26 ;
   wire \blkinst/cluster0/n_27 ;
   wire \blkinst/cluster0/n_28 ;
   wire \blkinst/cluster0/n_30 ;
   wire \blkinst/cluster0/n_31 ;
   wire \blkinst/cluster0/n_35 ;
   wire \blkinst/cluster0/n_36 ;
   wire \blkinst/cluster0/n_37 ;
   wire \blkinst/cluster0/n_38 ;
   wire \blkinst/cluster0/n_39 ;
   wire \blkinst/cluster0/n_40 ;
   wire \blkinst/cluster0/n_41 ;
   wire \blkinst/cluster0/n_42 ;
   wire \blkinst/cluster0/n_43 ;
   wire \blkinst/cluster0/n_44 ;
   wire \blkinst/cluster0/n_46 ;
   wire \blkinst/cluster0/n_47 ;
   wire \blkinst/cluster0/n_48 ;
   wire \blkinst/cluster0/n_49 ;
   wire \blkinst/cluster0/n_50 ;
   wire \blkinst/cluster0/n_51 ;
   wire \blkinst/cluster0/n_52 ;
   wire \blkinst/cluster0/n_54 ;
   wire \blkinst/cluster0/n_55 ;
   wire \blkinst/cluster0/n_56 ;
   wire \blkinst/cluster0/n_57 ;
   wire \blkinst/cluster0/n_58 ;
   wire \blkinst/cluster0/n_59 ;
   wire \blkinst/cluster0/n_60 ;
   wire \blkinst/cluster0/n_61 ;
   wire \blkinst/cluster0/n_62 ;
   wire \blkinst/cluster0/n_63 ;
   wire \blkinst/cluster0/n_64 ;
   wire \blkinst/cluster0/n_65 ;
   wire \blkinst/cluster0/n_66 ;
   wire \blkinst/cluster0/n_67 ;
   wire \blkinst/cluster0/n_68 ;
   wire \blkinst/cluster0/n_69 ;
   wire \blkinst/cluster0/n_70 ;
   wire \blkinst/cluster0/n_71 ;
   wire \blkinst/cluster0/n_72 ;
   wire \blkinst/cluster0/n_73 ;
   wire \blkinst/cluster0/n_74 ;
   wire \blkinst/cluster0/n_75 ;
   wire \blkinst/cluster0/n_76 ;
   wire \blkinst/cluster0/n_77 ;
   wire \blkinst/cluster0/n_78 ;
   wire \blkinst/cluster0/n_79 ;
   wire \blkinst/cluster0/n_80 ;
   wire \blkinst/cluster0/n_81 ;
   wire \blkinst/cluster0/n_82 ;
   wire \blkinst/cluster0/n_83 ;
   wire \blkinst/cluster0/n_84 ;
   wire \blkinst/cluster0/n_85 ;
   wire \blkinst/cluster0/n_86 ;
   wire \blkinst/cluster0/n_87 ;
   wire \blkinst/cluster0/n_88 ;
   wire \blkinst/cluster0/n_89 ;
   wire \blkinst/cluster0/n_90 ;
   wire \blkinst/cluster0/n_91 ;
   wire \blkinst/cluster0/n_92 ;
   wire \blkinst/cluster0/n_93 ;
   wire \blkinst/cluster0/n_94 ;
   wire \blkinst/cluster0/n_95 ;
   wire \blkinst/cluster0/n_96 ;
   wire \blkinst/cluster0/n_97 ;
   wire \blkinst/cluster0/n_98 ;
   wire \blkinst/cluster0/n_99 ;
   wire \blkinst/cluster0/n_100 ;
   wire \blkinst/cluster0/n_101 ;
   wire \blkinst/cluster0/n_102 ;
   wire \blkinst/cluster0/n_103 ;
   wire \blkinst/cluster0/n_104 ;
   wire \blkinst/cluster0/n_105 ;
   wire \blkinst/cluster0/n_106 ;
   wire \blkinst/cluster0/n_107 ;
   wire \blkinst/cluster0/n_108 ;
   wire \blkinst/cluster0/n_109 ;
   wire \blkinst/cluster0/n_110 ;
   wire \blkinst/cluster0/n_111 ;
   wire \blkinst/cluster0/n_112 ;
   wire \blkinst/cluster0/n_113 ;
   wire \blkinst/cluster0/n_114 ;
   wire \blkinst/cluster0/n_115 ;
   wire \blkinst/cluster0/n_116 ;
   wire \blkinst/cluster0/n_117 ;
   wire \blkinst/cluster0/n_118 ;
   wire \blkinst/cluster0/n_119 ;
   wire \blkinst/cluster0/n_120 ;
   wire \blkinst/cluster0/n_121 ;
   wire \blkinst/cluster0/n_122 ;
   wire \blkinst/cluster0/n_123 ;
   wire \blkinst/cluster0/n_124 ;
   wire \blkinst/cluster0/n_125 ;
   wire \blkinst/cluster0/n_126 ;
   wire \blkinst/cluster0/n_127 ;
   wire \blkinst/cluster0/n_128 ;
   wire \blkinst/cluster0/n_129 ;
   wire \blkinst/cluster0/n_130 ;
   wire \blkinst/cluster0/n_131 ;
   wire \blkinst/cluster0/n_132 ;
   wire \blkinst/cluster0/n_133 ;
   wire \blkinst/cluster0/n_134 ;
   wire \blkinst/cluster0/n_135 ;
   wire \blkinst/cluster0/n_136 ;
   wire \blkinst/cluster0/n_137 ;
   wire \blkinst/cluster0/n_138 ;
   wire \blkinst/cluster0/n_139 ;
   wire \blkinst/cluster0/n_140 ;
   wire \blkinst/cluster0/n_141 ;
   wire \blkinst/cluster0/n_142 ;
   wire \blkinst/cluster0/n_143 ;
   wire \blkinst/cluster0/n_144 ;
   wire \blkinst/cluster0/n_145 ;
   wire \blkinst/cluster0/n_146 ;
   wire \blkinst/cluster0/n_147 ;
   wire \blkinst/cluster0/n_148 ;
   wire \blkinst/cluster0/n_149 ;
   wire \blkinst/cluster0/n_150 ;
   wire \blkinst/cluster0/n_151 ;
   wire \blkinst/cluster0/n_152 ;
   wire \blkinst/cluster0/n_153 ;
   wire \blkinst/cluster0/n_154 ;
   wire \blkinst/cluster0/n_155 ;
   wire \blkinst/cluster0/n_156 ;
   wire \blkinst/cluster0/n_157 ;
   wire \blkinst/cluster0/n_158 ;
   wire \blkinst/cluster0/n_159 ;
   wire \blkinst/cluster0/n_160 ;
   wire \blkinst/cluster0/n_161 ;
   wire \blkinst/cluster0/n_162 ;
   wire \blkinst/cluster0/n_163 ;
   wire \blkinst/cluster0/n_164 ;
   wire \blkinst/cluster0/n_165 ;
   wire \blkinst/cluster0/n_166 ;
   wire \blkinst/cluster0/n_167 ;
   wire \blkinst/cluster0/n_168 ;
   wire \blkinst/cluster0/n_169 ;
   wire \blkinst/cluster0/n_170 ;
   wire \blkinst/cluster0/n_171 ;
   wire \blkinst/cluster0/n_172 ;
   wire \blkinst/cluster0/n_173 ;
   wire \blkinst/cluster0/n_174 ;
   wire \blkinst/cluster0/n_175 ;
   wire \blkinst/cluster0/n_176 ;
   wire \blkinst/cluster0/n_177 ;
   wire \blkinst/cluster0/n_178 ;
   wire \blkinst/cluster0/n_179 ;
   wire \blkinst/cluster0/n_180 ;
   wire \blkinst/cluster0/n_181 ;
   wire \blkinst/cluster0/n_182 ;
   wire \blkinst/cluster0/n_183 ;
   wire \blkinst/cluster0/n_184 ;
   wire \blkinst/cluster0/n_185 ;
   wire \blkinst/cluster0/n_186 ;
   wire \blkinst/cluster0/n_187 ;
   wire \blkinst/cluster0/n_188 ;
   wire \blkinst/cluster0/n_189 ;
   wire \blkinst/cluster0/n_190 ;
   wire \blkinst/cluster0/n_191 ;
   wire \blkinst/cluster0/n_192 ;
   wire \blkinst/cluster0/n_193 ;
   wire \blkinst/cluster0/n_194 ;
   wire \blkinst/cluster0/n_195 ;
   wire \blkinst/cluster0/n_196 ;
   wire \blkinst/cluster0/n_197 ;
   wire \blkinst/cluster0/n_198 ;
   wire \blkinst/cluster0/n_199 ;
   wire \blkinst/cluster0/n_200 ;
   wire \blkinst/cluster0/n_201 ;
   wire \blkinst/cluster0/n_203 ;
   wire \blkinst/cluster0/n_204 ;
   wire \blkinst/cluster0/n_205 ;
   wire \blkinst/cluster0/n_207 ;
   wire \blkinst/cluster0/n_208 ;
   wire \blkinst/cluster0/n_209 ;
   wire \blkinst/cluster0/n_210 ;
   wire \blkinst/cluster0/n_211 ;
   wire \blkinst/cluster0/n_212 ;
   wire \blkinst/cluster0/n_213 ;
   wire \blkinst/cluster0/n_217 ;
   wire \blkinst/cluster0/s ;
   wire \blkinst/cluster1/cfg_d[82] ;
   wire \blkinst/cluster1/cfg_d[81] ;
   wire \blkinst/cluster1/cfg_d[80] ;
   wire \blkinst/cluster1/cfg_d[79] ;
   wire \blkinst/cluster1/cfg_d[78] ;
   wire \blkinst/cluster1/cfg_d[77] ;
   wire \blkinst/cluster1/cfg_d[76] ;
   wire \blkinst/cluster1/cfg_d[75] ;
   wire \blkinst/cluster1/cfg_d[74] ;
   wire \blkinst/cluster1/cfg_d[73] ;
   wire \blkinst/cluster1/cfg_d[72] ;
   wire \blkinst/cluster1/cfg_d[71] ;
   wire \blkinst/cluster1/cfg_d[70] ;
   wire \blkinst/cluster1/cfg_d[69] ;
   wire \blkinst/cluster1/cfg_d[68] ;
   wire \blkinst/cluster1/cfg_d[67] ;
   wire \blkinst/cluster1/cfg_d[66] ;
   wire \blkinst/cluster1/cfg_d[65] ;
   wire \blkinst/cluster1/cfg_d[64] ;
   wire \blkinst/cluster1/cfg_d[63] ;
   wire \blkinst/cluster1/cfg_d[62] ;
   wire \blkinst/cluster1/cfg_d[61] ;
   wire \blkinst/cluster1/cfg_d[60] ;
   wire \blkinst/cluster1/cfg_d[59] ;
   wire \blkinst/cluster1/cfg_d[58] ;
   wire \blkinst/cluster1/cfg_d[57] ;
   wire \blkinst/cluster1/cfg_d[56] ;
   wire \blkinst/cluster1/cfg_d[55] ;
   wire \blkinst/cluster1/cfg_d[54] ;
   wire \blkinst/cluster1/cfg_d[53] ;
   wire \blkinst/cluster1/cfg_d[52] ;
   wire \blkinst/cluster1/cfg_d[51] ;
   wire \blkinst/cluster1/cfg_d[50] ;
   wire \blkinst/cluster1/cfg_d[49] ;
   wire \blkinst/cluster1/cfg_d[48] ;
   wire \blkinst/cluster1/cfg_d[47] ;
   wire \blkinst/cluster1/cfg_d[46] ;
   wire \blkinst/cluster1/cfg_d[45] ;
   wire \blkinst/cluster1/cfg_d[44] ;
   wire \blkinst/cluster1/cfg_d[43] ;
   wire \blkinst/cluster1/cfg_d[42] ;
   wire \blkinst/cluster1/cfg_d[41] ;
   wire \blkinst/cluster1/cfg_d[40] ;
   wire \blkinst/cluster1/cfg_d[39] ;
   wire \blkinst/cluster1/cfg_d[38] ;
   wire \blkinst/cluster1/cfg_d[37] ;
   wire \blkinst/cluster1/cfg_d[36] ;
   wire \blkinst/cluster1/cfg_d[34] ;
   wire \blkinst/cluster1/cfg_d[33] ;
   wire \blkinst/cluster1/cfg_d[32] ;
   wire \blkinst/cluster1/cfg_d[31] ;
   wire \blkinst/cluster1/cfg_d[30] ;
   wire \blkinst/cluster1/cfg_d[29] ;
   wire \blkinst/cluster1/cfg_d[28] ;
   wire \blkinst/cluster1/cfg_d[27] ;
   wire \blkinst/cluster1/cfg_d[26] ;
   wire \blkinst/cluster1/cfg_d[25] ;
   wire \blkinst/cluster1/cfg_d[24] ;
   wire \blkinst/cluster1/cfg_d[23] ;
   wire \blkinst/cluster1/cfg_d[22] ;
   wire \blkinst/cluster1/cfg_d[21] ;
   wire \blkinst/cluster1/cfg_d[20] ;
   wire \blkinst/cluster1/cfg_d[19] ;
   wire \blkinst/cluster1/cfg_d[18] ;
   wire \blkinst/cluster1/cfg_d[17] ;
   wire \blkinst/cluster1/cfg_d[16] ;
   wire \blkinst/cluster1/cfg_d[15] ;
   wire \blkinst/cluster1/cfg_d[14] ;
   wire \blkinst/cluster1/cfg_d[13] ;
   wire \blkinst/cluster1/cfg_d[12] ;
   wire \blkinst/cluster1/cfg_d[11] ;
   wire \blkinst/cluster1/cfg_d[10] ;
   wire \blkinst/cluster1/cfg_d[9] ;
   wire \blkinst/cluster1/cfg_d[8] ;
   wire \blkinst/cluster1/cfg_d[7] ;
   wire \blkinst/cluster1/cfg_d[6] ;
   wire \blkinst/cluster1/cfg_d[5] ;
   wire \blkinst/cluster1/cfg_d[4] ;
   wire \blkinst/cluster1/cfg_d[3] ;
   wire \blkinst/cluster1/cfg_d[2] ;
   wire \blkinst/cluster1/cfg_d[1] ;
   wire \blkinst/cluster1/cfg_d[0] ;
   wire \blkinst/cluster1/internal_lut5[1] ;
   wire \blkinst/cluster1/CLKGATE_rc_gclk ;
   wire \blkinst/cluster1/ffb ;
   wire \blkinst/cluster1/internal_lut6 ;
   wire \blkinst/cluster1/logic_0_1_net ;
   wire \blkinst/cluster1/n_0 ;
   wire \blkinst/cluster1/n_2 ;
   wire \blkinst/cluster1/n_3 ;
   wire \blkinst/cluster1/n_4 ;
   wire \blkinst/cluster1/n_5 ;
   wire \blkinst/cluster1/n_6 ;
   wire \blkinst/cluster1/n_7 ;
   wire \blkinst/cluster1/n_8 ;
   wire \blkinst/cluster1/n_9 ;
   wire \blkinst/cluster1/n_10 ;
   wire \blkinst/cluster1/n_11 ;
   wire \blkinst/cluster1/n_12 ;
   wire \blkinst/cluster1/n_13 ;
   wire \blkinst/cluster1/n_14 ;
   wire \blkinst/cluster1/n_15 ;
   wire \blkinst/cluster1/n_16 ;
   wire \blkinst/cluster1/n_17 ;
   wire \blkinst/cluster1/n_18 ;
   wire \blkinst/cluster1/n_19 ;
   wire \blkinst/cluster1/n_20 ;
   wire \blkinst/cluster1/n_21 ;
   wire \blkinst/cluster1/n_22 ;
   wire \blkinst/cluster1/n_23 ;
   wire \blkinst/cluster1/n_24 ;
   wire \blkinst/cluster1/n_25 ;
   wire \blkinst/cluster1/n_26 ;
   wire \blkinst/cluster1/n_27 ;
   wire \blkinst/cluster1/n_28 ;
   wire \blkinst/cluster1/n_29 ;
   wire \blkinst/cluster1/n_30 ;
   wire \blkinst/cluster1/n_31 ;
   wire \blkinst/cluster1/n_32 ;
   wire \blkinst/cluster1/n_33 ;
   wire \blkinst/cluster1/n_34 ;
   wire \blkinst/cluster1/n_35 ;
   wire \blkinst/cluster1/n_36 ;
   wire \blkinst/cluster1/n_37 ;
   wire \blkinst/cluster1/n_38 ;
   wire \blkinst/cluster1/n_39 ;
   wire \blkinst/cluster1/n_40 ;
   wire \blkinst/cluster1/n_41 ;
   wire \blkinst/cluster1/n_42 ;
   wire \blkinst/cluster1/n_43 ;
   wire \blkinst/cluster1/n_45 ;
   wire \blkinst/cluster1/n_46 ;
   wire \blkinst/cluster1/n_48 ;
   wire \blkinst/cluster1/n_49 ;
   wire \blkinst/cluster1/n_50 ;
   wire \blkinst/cluster1/n_51 ;
   wire \blkinst/cluster1/n_52 ;
   wire \blkinst/cluster1/n_53 ;
   wire \blkinst/cluster1/n_54 ;
   wire \blkinst/cluster1/n_55 ;
   wire \blkinst/cluster1/n_56 ;
   wire \blkinst/cluster1/n_57 ;
   wire \blkinst/cluster1/n_58 ;
   wire \blkinst/cluster1/n_59 ;
   wire \blkinst/cluster1/n_60 ;
   wire \blkinst/cluster1/n_61 ;
   wire \blkinst/cluster1/n_62 ;
   wire \blkinst/cluster1/n_63 ;
   wire \blkinst/cluster1/n_64 ;
   wire \blkinst/cluster1/n_65 ;
   wire \blkinst/cluster1/n_66 ;
   wire \blkinst/cluster1/n_67 ;
   wire \blkinst/cluster1/n_68 ;
   wire \blkinst/cluster1/n_69 ;
   wire \blkinst/cluster1/n_70 ;
   wire \blkinst/cluster1/n_71 ;
   wire \blkinst/cluster1/n_72 ;
   wire \blkinst/cluster1/n_73 ;
   wire \blkinst/cluster1/n_74 ;
   wire \blkinst/cluster1/n_75 ;
   wire \blkinst/cluster1/n_76 ;
   wire \blkinst/cluster1/n_77 ;
   wire \blkinst/cluster1/n_78 ;
   wire \blkinst/cluster1/n_79 ;
   wire \blkinst/cluster1/n_80 ;
   wire \blkinst/cluster1/n_81 ;
   wire \blkinst/cluster1/n_82 ;
   wire \blkinst/cluster1/n_83 ;
   wire \blkinst/cluster1/n_84 ;
   wire \blkinst/cluster1/n_85 ;
   wire \blkinst/cluster1/n_86 ;
   wire \blkinst/cluster1/n_87 ;
   wire \blkinst/cluster1/n_88 ;
   wire \blkinst/cluster1/n_89 ;
   wire \blkinst/cluster1/n_90 ;
   wire \blkinst/cluster1/n_91 ;
   wire \blkinst/cluster1/n_92 ;
   wire \blkinst/cluster1/n_93 ;
   wire \blkinst/cluster1/n_94 ;
   wire \blkinst/cluster1/n_95 ;
   wire \blkinst/cluster1/n_96 ;
   wire \blkinst/cluster1/n_97 ;
   wire \blkinst/cluster1/n_98 ;
   wire \blkinst/cluster1/n_99 ;
   wire \blkinst/cluster1/n_100 ;
   wire \blkinst/cluster1/n_101 ;
   wire \blkinst/cluster1/n_102 ;
   wire \blkinst/cluster1/n_103 ;
   wire \blkinst/cluster1/n_104 ;
   wire \blkinst/cluster1/n_105 ;
   wire \blkinst/cluster1/n_106 ;
   wire \blkinst/cluster1/n_107 ;
   wire \blkinst/cluster1/n_108 ;
   wire \blkinst/cluster1/n_109 ;
   wire \blkinst/cluster1/n_110 ;
   wire \blkinst/cluster1/n_111 ;
   wire \blkinst/cluster1/n_112 ;
   wire \blkinst/cluster1/n_113 ;
   wire \blkinst/cluster1/n_114 ;
   wire \blkinst/cluster1/n_115 ;
   wire \blkinst/cluster1/n_116 ;
   wire \blkinst/cluster1/n_117 ;
   wire \blkinst/cluster1/n_118 ;
   wire \blkinst/cluster1/n_119 ;
   wire \blkinst/cluster1/n_120 ;
   wire \blkinst/cluster1/n_121 ;
   wire \blkinst/cluster1/n_122 ;
   wire \blkinst/cluster1/n_123 ;
   wire \blkinst/cluster1/n_124 ;
   wire \blkinst/cluster1/n_125 ;
   wire \blkinst/cluster1/n_126 ;
   wire \blkinst/cluster1/n_127 ;
   wire \blkinst/cluster1/n_128 ;
   wire \blkinst/cluster1/n_129 ;
   wire \blkinst/cluster1/n_130 ;
   wire \blkinst/cluster1/n_131 ;
   wire \blkinst/cluster1/n_132 ;
   wire \blkinst/cluster1/n_133 ;
   wire \blkinst/cluster1/n_134 ;
   wire \blkinst/cluster1/n_135 ;
   wire \blkinst/cluster1/n_136 ;
   wire \blkinst/cluster1/n_137 ;
   wire \blkinst/cluster1/n_138 ;
   wire \blkinst/cluster1/n_139 ;
   wire \blkinst/cluster1/n_140 ;
   wire \blkinst/cluster1/n_141 ;
   wire \blkinst/cluster1/n_142 ;
   wire \blkinst/cluster1/n_143 ;
   wire \blkinst/cluster1/n_144 ;
   wire \blkinst/cluster1/n_145 ;
   wire \blkinst/cluster1/n_146 ;
   wire \blkinst/cluster1/n_147 ;
   wire \blkinst/cluster1/n_148 ;
   wire \blkinst/cluster1/n_149 ;
   wire \blkinst/cluster1/n_150 ;
   wire \blkinst/cluster1/n_151 ;
   wire \blkinst/cluster1/n_152 ;
   wire \blkinst/cluster1/n_153 ;
   wire \blkinst/cluster1/n_154 ;
   wire \blkinst/cluster1/n_155 ;
   wire \blkinst/cluster1/n_156 ;
   wire \blkinst/cluster1/n_157 ;
   wire \blkinst/cluster1/n_158 ;
   wire \blkinst/cluster1/n_159 ;
   wire \blkinst/cluster1/n_160 ;
   wire \blkinst/cluster1/n_161 ;
   wire \blkinst/cluster1/n_163 ;
   wire \blkinst/cluster1/n_164 ;
   wire \blkinst/cluster1/n_165 ;
   wire \blkinst/cluster1/n_166 ;
   wire \blkinst/cluster1/n_167 ;
   wire \blkinst/cluster1/n_169 ;
   wire \blkinst/cluster1/n_170 ;
   wire \blkinst/cluster1/n_171 ;
   wire \blkinst/cluster1/n_172 ;
   wire \blkinst/cluster1/n_173 ;
   wire \blkinst/cluster1/n_174 ;
   wire \blkinst/cluster1/n_175 ;
   wire \blkinst/cluster1/n_177 ;
   wire \blkinst/cluster1/n_178 ;
   wire \blkinst/cluster1/n_212 ;
   wire \blkinst/cluster1/n_218 ;
   wire \blkinst/cluster1/s ;
   wire \blkinst/cluster2/cfg_d[82] ;
   wire \blkinst/cluster2/cfg_d[81] ;
   wire \blkinst/cluster2/cfg_d[80] ;
   wire \blkinst/cluster2/cfg_d[79] ;
   wire \blkinst/cluster2/cfg_d[78] ;
   wire \blkinst/cluster2/cfg_d[77] ;
   wire \blkinst/cluster2/cfg_d[76] ;
   wire \blkinst/cluster2/cfg_d[75] ;
   wire \blkinst/cluster2/cfg_d[74] ;
   wire \blkinst/cluster2/cfg_d[73] ;
   wire \blkinst/cluster2/cfg_d[72] ;
   wire \blkinst/cluster2/cfg_d[71] ;
   wire \blkinst/cluster2/cfg_d[70] ;
   wire \blkinst/cluster2/cfg_d[69] ;
   wire \blkinst/cluster2/cfg_d[68] ;
   wire \blkinst/cluster2/cfg_d[67] ;
   wire \blkinst/cluster2/cfg_d[66] ;
   wire \blkinst/cluster2/cfg_d[65] ;
   wire \blkinst/cluster2/cfg_d[64] ;
   wire \blkinst/cluster2/cfg_d[63] ;
   wire \blkinst/cluster2/cfg_d[62] ;
   wire \blkinst/cluster2/cfg_d[61] ;
   wire \blkinst/cluster2/cfg_d[60] ;
   wire \blkinst/cluster2/cfg_d[59] ;
   wire \blkinst/cluster2/cfg_d[58] ;
   wire \blkinst/cluster2/cfg_d[57] ;
   wire \blkinst/cluster2/cfg_d[56] ;
   wire \blkinst/cluster2/cfg_d[55] ;
   wire \blkinst/cluster2/cfg_d[54] ;
   wire \blkinst/cluster2/cfg_d[53] ;
   wire \blkinst/cluster2/cfg_d[52] ;
   wire \blkinst/cluster2/cfg_d[51] ;
   wire \blkinst/cluster2/cfg_d[50] ;
   wire \blkinst/cluster2/cfg_d[49] ;
   wire \blkinst/cluster2/cfg_d[48] ;
   wire \blkinst/cluster2/cfg_d[47] ;
   wire \blkinst/cluster2/cfg_d[46] ;
   wire \blkinst/cluster2/cfg_d[45] ;
   wire \blkinst/cluster2/cfg_d[44] ;
   wire \blkinst/cluster2/cfg_d[43] ;
   wire \blkinst/cluster2/cfg_d[42] ;
   wire \blkinst/cluster2/cfg_d[41] ;
   wire \blkinst/cluster2/cfg_d[40] ;
   wire \blkinst/cluster2/cfg_d[39] ;
   wire \blkinst/cluster2/cfg_d[38] ;
   wire \blkinst/cluster2/cfg_d[37] ;
   wire \blkinst/cluster2/cfg_d[36] ;
   wire \blkinst/cluster2/cfg_d[34] ;
   wire \blkinst/cluster2/cfg_d[33] ;
   wire \blkinst/cluster2/cfg_d[32] ;
   wire \blkinst/cluster2/cfg_d[31] ;
   wire \blkinst/cluster2/cfg_d[30] ;
   wire \blkinst/cluster2/cfg_d[29] ;
   wire \blkinst/cluster2/cfg_d[28] ;
   wire \blkinst/cluster2/cfg_d[27] ;
   wire \blkinst/cluster2/cfg_d[26] ;
   wire \blkinst/cluster2/cfg_d[25] ;
   wire \blkinst/cluster2/cfg_d[24] ;
   wire \blkinst/cluster2/cfg_d[23] ;
   wire \blkinst/cluster2/cfg_d[22] ;
   wire \blkinst/cluster2/cfg_d[21] ;
   wire \blkinst/cluster2/cfg_d[20] ;
   wire \blkinst/cluster2/cfg_d[19] ;
   wire \blkinst/cluster2/cfg_d[18] ;
   wire \blkinst/cluster2/cfg_d[17] ;
   wire \blkinst/cluster2/cfg_d[16] ;
   wire \blkinst/cluster2/cfg_d[15] ;
   wire \blkinst/cluster2/cfg_d[14] ;
   wire \blkinst/cluster2/cfg_d[13] ;
   wire \blkinst/cluster2/cfg_d[12] ;
   wire \blkinst/cluster2/cfg_d[11] ;
   wire \blkinst/cluster2/cfg_d[10] ;
   wire \blkinst/cluster2/cfg_d[9] ;
   wire \blkinst/cluster2/cfg_d[8] ;
   wire \blkinst/cluster2/cfg_d[7] ;
   wire \blkinst/cluster2/cfg_d[6] ;
   wire \blkinst/cluster2/cfg_d[5] ;
   wire \blkinst/cluster2/cfg_d[4] ;
   wire \blkinst/cluster2/cfg_d[3] ;
   wire \blkinst/cluster2/cfg_d[2] ;
   wire \blkinst/cluster2/cfg_d[1] ;
   wire \blkinst/cluster2/cfg_d[0] ;
   wire \blkinst/cluster2/internal_lut5[1] ;
   wire \blkinst/cluster2/CLKGATE_rc_gclk ;
   wire \blkinst/cluster2/ffb ;
   wire \blkinst/cluster2/internal_lut6 ;
   wire \blkinst/cluster2/logic_0_1_net ;
   wire \blkinst/cluster2/n_0 ;
   wire \blkinst/cluster2/n_2 ;
   wire \blkinst/cluster2/n_3 ;
   wire \blkinst/cluster2/n_5 ;
   wire \blkinst/cluster2/n_6 ;
   wire \blkinst/cluster2/n_7 ;
   wire \blkinst/cluster2/n_9 ;
   wire \blkinst/cluster2/n_10 ;
   wire \blkinst/cluster2/n_11 ;
   wire \blkinst/cluster2/n_12 ;
   wire \blkinst/cluster2/n_13 ;
   wire \blkinst/cluster2/n_14 ;
   wire \blkinst/cluster2/n_15 ;
   wire \blkinst/cluster2/n_16 ;
   wire \blkinst/cluster2/n_17 ;
   wire \blkinst/cluster2/n_18 ;
   wire \blkinst/cluster2/n_19 ;
   wire \blkinst/cluster2/n_20 ;
   wire \blkinst/cluster2/n_21 ;
   wire \blkinst/cluster2/n_22 ;
   wire \blkinst/cluster2/n_23 ;
   wire \blkinst/cluster2/n_24 ;
   wire \blkinst/cluster2/n_25 ;
   wire \blkinst/cluster2/n_26 ;
   wire \blkinst/cluster2/n_27 ;
   wire \blkinst/cluster2/n_28 ;
   wire \blkinst/cluster2/n_29 ;
   wire \blkinst/cluster2/n_30 ;
   wire \blkinst/cluster2/n_31 ;
   wire \blkinst/cluster2/n_33 ;
   wire \blkinst/cluster2/n_34 ;
   wire \blkinst/cluster2/n_35 ;
   wire \blkinst/cluster2/n_36 ;
   wire \blkinst/cluster2/n_37 ;
   wire \blkinst/cluster2/n_38 ;
   wire \blkinst/cluster2/n_39 ;
   wire \blkinst/cluster2/n_40 ;
   wire \blkinst/cluster2/n_41 ;
   wire \blkinst/cluster2/n_42 ;
   wire \blkinst/cluster2/n_43 ;
   wire \blkinst/cluster2/n_44 ;
   wire \blkinst/cluster2/n_45 ;
   wire \blkinst/cluster2/n_46 ;
   wire \blkinst/cluster2/n_47 ;
   wire \blkinst/cluster2/n_48 ;
   wire \blkinst/cluster2/n_49 ;
   wire \blkinst/cluster2/n_50 ;
   wire \blkinst/cluster2/n_51 ;
   wire \blkinst/cluster2/n_52 ;
   wire \blkinst/cluster2/n_53 ;
   wire \blkinst/cluster2/n_54 ;
   wire \blkinst/cluster2/n_55 ;
   wire \blkinst/cluster2/n_56 ;
   wire \blkinst/cluster2/n_57 ;
   wire \blkinst/cluster2/n_58 ;
   wire \blkinst/cluster2/n_59 ;
   wire \blkinst/cluster2/n_60 ;
   wire \blkinst/cluster2/n_61 ;
   wire \blkinst/cluster2/n_62 ;
   wire \blkinst/cluster2/n_63 ;
   wire \blkinst/cluster2/n_64 ;
   wire \blkinst/cluster2/n_65 ;
   wire \blkinst/cluster2/n_66 ;
   wire \blkinst/cluster2/n_67 ;
   wire \blkinst/cluster2/n_68 ;
   wire \blkinst/cluster2/n_69 ;
   wire \blkinst/cluster2/n_70 ;
   wire \blkinst/cluster2/n_71 ;
   wire \blkinst/cluster2/n_72 ;
   wire \blkinst/cluster2/n_73 ;
   wire \blkinst/cluster2/n_74 ;
   wire \blkinst/cluster2/n_75 ;
   wire \blkinst/cluster2/n_76 ;
   wire \blkinst/cluster2/n_77 ;
   wire \blkinst/cluster2/n_78 ;
   wire \blkinst/cluster2/n_79 ;
   wire \blkinst/cluster2/n_80 ;
   wire \blkinst/cluster2/n_81 ;
   wire \blkinst/cluster2/n_82 ;
   wire \blkinst/cluster2/n_83 ;
   wire \blkinst/cluster2/n_84 ;
   wire \blkinst/cluster2/n_85 ;
   wire \blkinst/cluster2/n_86 ;
   wire \blkinst/cluster2/n_87 ;
   wire \blkinst/cluster2/n_88 ;
   wire \blkinst/cluster2/n_89 ;
   wire \blkinst/cluster2/n_90 ;
   wire \blkinst/cluster2/n_91 ;
   wire \blkinst/cluster2/n_92 ;
   wire \blkinst/cluster2/n_93 ;
   wire \blkinst/cluster2/n_94 ;
   wire \blkinst/cluster2/n_95 ;
   wire \blkinst/cluster2/n_96 ;
   wire \blkinst/cluster2/n_97 ;
   wire \blkinst/cluster2/n_98 ;
   wire \blkinst/cluster2/n_99 ;
   wire \blkinst/cluster2/n_100 ;
   wire \blkinst/cluster2/n_101 ;
   wire \blkinst/cluster2/n_102 ;
   wire \blkinst/cluster2/n_103 ;
   wire \blkinst/cluster2/n_104 ;
   wire \blkinst/cluster2/n_105 ;
   wire \blkinst/cluster2/n_106 ;
   wire \blkinst/cluster2/n_107 ;
   wire \blkinst/cluster2/n_108 ;
   wire \blkinst/cluster2/n_109 ;
   wire \blkinst/cluster2/n_110 ;
   wire \blkinst/cluster2/n_111 ;
   wire \blkinst/cluster2/n_112 ;
   wire \blkinst/cluster2/n_113 ;
   wire \blkinst/cluster2/n_114 ;
   wire \blkinst/cluster2/n_115 ;
   wire \blkinst/cluster2/n_116 ;
   wire \blkinst/cluster2/n_117 ;
   wire \blkinst/cluster2/n_118 ;
   wire \blkinst/cluster2/n_119 ;
   wire \blkinst/cluster2/n_120 ;
   wire \blkinst/cluster2/n_121 ;
   wire \blkinst/cluster2/n_122 ;
   wire \blkinst/cluster2/n_123 ;
   wire \blkinst/cluster2/n_124 ;
   wire \blkinst/cluster2/n_125 ;
   wire \blkinst/cluster2/n_126 ;
   wire \blkinst/cluster2/n_127 ;
   wire \blkinst/cluster2/n_128 ;
   wire \blkinst/cluster2/n_129 ;
   wire \blkinst/cluster2/n_130 ;
   wire \blkinst/cluster2/n_131 ;
   wire \blkinst/cluster2/n_132 ;
   wire \blkinst/cluster2/n_133 ;
   wire \blkinst/cluster2/n_134 ;
   wire \blkinst/cluster2/n_135 ;
   wire \blkinst/cluster2/n_136 ;
   wire \blkinst/cluster2/n_137 ;
   wire \blkinst/cluster2/n_138 ;
   wire \blkinst/cluster2/n_139 ;
   wire \blkinst/cluster2/n_140 ;
   wire \blkinst/cluster2/n_141 ;
   wire \blkinst/cluster2/n_142 ;
   wire \blkinst/cluster2/n_143 ;
   wire \blkinst/cluster2/n_144 ;
   wire \blkinst/cluster2/n_145 ;
   wire \blkinst/cluster2/n_146 ;
   wire \blkinst/cluster2/n_147 ;
   wire \blkinst/cluster2/n_148 ;
   wire \blkinst/cluster2/n_149 ;
   wire \blkinst/cluster2/n_150 ;
   wire \blkinst/cluster2/n_151 ;
   wire \blkinst/cluster2/n_152 ;
   wire \blkinst/cluster2/n_153 ;
   wire \blkinst/cluster2/n_154 ;
   wire \blkinst/cluster2/n_155 ;
   wire \blkinst/cluster2/n_156 ;
   wire \blkinst/cluster2/n_157 ;
   wire \blkinst/cluster2/n_159 ;
   wire \blkinst/cluster2/n_160 ;
   wire \blkinst/cluster2/n_161 ;
   wire \blkinst/cluster2/n_162 ;
   wire \blkinst/cluster2/n_163 ;
   wire \blkinst/cluster2/n_164 ;
   wire \blkinst/cluster2/n_166 ;
   wire \blkinst/cluster2/n_167 ;
   wire \blkinst/cluster2/n_168 ;
   wire \blkinst/cluster2/n_169 ;
   wire \blkinst/cluster2/n_170 ;
   wire \blkinst/cluster2/n_171 ;
   wire \blkinst/cluster2/n_172 ;
   wire \blkinst/cluster2/n_173 ;
   wire \blkinst/cluster2/n_175 ;
   wire \blkinst/cluster2/n_176 ;
   wire \blkinst/cluster2/n_199 ;
   wire \blkinst/cluster2/n_203 ;
   wire \blkinst/cluster2/s ;
   wire \blkinst/cluster3/cfg_d[82] ;
   wire \blkinst/cluster3/cfg_d[81] ;
   wire \blkinst/cluster3/cfg_d[80] ;
   wire \blkinst/cluster3/cfg_d[79] ;
   wire \blkinst/cluster3/cfg_d[78] ;
   wire \blkinst/cluster3/cfg_d[77] ;
   wire \blkinst/cluster3/cfg_d[76] ;
   wire \blkinst/cluster3/cfg_d[75] ;
   wire \blkinst/cluster3/cfg_d[74] ;
   wire \blkinst/cluster3/cfg_d[73] ;
   wire \blkinst/cluster3/cfg_d[72] ;
   wire \blkinst/cluster3/cfg_d[71] ;
   wire \blkinst/cluster3/cfg_d[70] ;
   wire \blkinst/cluster3/cfg_d[69] ;
   wire \blkinst/cluster3/cfg_d[68] ;
   wire \blkinst/cluster3/cfg_d[67] ;
   wire \blkinst/cluster3/cfg_d[66] ;
   wire \blkinst/cluster3/cfg_d[65] ;
   wire \blkinst/cluster3/cfg_d[64] ;
   wire \blkinst/cluster3/cfg_d[63] ;
   wire \blkinst/cluster3/cfg_d[62] ;
   wire \blkinst/cluster3/cfg_d[61] ;
   wire \blkinst/cluster3/cfg_d[60] ;
   wire \blkinst/cluster3/cfg_d[59] ;
   wire \blkinst/cluster3/cfg_d[58] ;
   wire \blkinst/cluster3/cfg_d[57] ;
   wire \blkinst/cluster3/cfg_d[56] ;
   wire \blkinst/cluster3/cfg_d[55] ;
   wire \blkinst/cluster3/cfg_d[54] ;
   wire \blkinst/cluster3/cfg_d[53] ;
   wire \blkinst/cluster3/cfg_d[52] ;
   wire \blkinst/cluster3/cfg_d[51] ;
   wire \blkinst/cluster3/cfg_d[50] ;
   wire \blkinst/cluster3/cfg_d[49] ;
   wire \blkinst/cluster3/cfg_d[48] ;
   wire \blkinst/cluster3/cfg_d[47] ;
   wire \blkinst/cluster3/cfg_d[46] ;
   wire \blkinst/cluster3/cfg_d[45] ;
   wire \blkinst/cluster3/cfg_d[44] ;
   wire \blkinst/cluster3/cfg_d[43] ;
   wire \blkinst/cluster3/cfg_d[42] ;
   wire \blkinst/cluster3/cfg_d[41] ;
   wire \blkinst/cluster3/cfg_d[40] ;
   wire \blkinst/cluster3/cfg_d[39] ;
   wire \blkinst/cluster3/cfg_d[38] ;
   wire \blkinst/cluster3/cfg_d[37] ;
   wire \blkinst/cluster3/cfg_d[36] ;
   wire \blkinst/cluster3/cfg_d[34] ;
   wire \blkinst/cluster3/cfg_d[33] ;
   wire \blkinst/cluster3/cfg_d[32] ;
   wire \blkinst/cluster3/cfg_d[31] ;
   wire \blkinst/cluster3/cfg_d[30] ;
   wire \blkinst/cluster3/cfg_d[29] ;
   wire \blkinst/cluster3/cfg_d[28] ;
   wire \blkinst/cluster3/cfg_d[27] ;
   wire \blkinst/cluster3/cfg_d[26] ;
   wire \blkinst/cluster3/cfg_d[25] ;
   wire \blkinst/cluster3/cfg_d[24] ;
   wire \blkinst/cluster3/cfg_d[23] ;
   wire \blkinst/cluster3/cfg_d[22] ;
   wire \blkinst/cluster3/cfg_d[21] ;
   wire \blkinst/cluster3/cfg_d[20] ;
   wire \blkinst/cluster3/cfg_d[19] ;
   wire \blkinst/cluster3/cfg_d[18] ;
   wire \blkinst/cluster3/cfg_d[17] ;
   wire \blkinst/cluster3/cfg_d[16] ;
   wire \blkinst/cluster3/cfg_d[15] ;
   wire \blkinst/cluster3/cfg_d[14] ;
   wire \blkinst/cluster3/cfg_d[13] ;
   wire \blkinst/cluster3/cfg_d[12] ;
   wire \blkinst/cluster3/cfg_d[11] ;
   wire \blkinst/cluster3/cfg_d[10] ;
   wire \blkinst/cluster3/cfg_d[9] ;
   wire \blkinst/cluster3/cfg_d[8] ;
   wire \blkinst/cluster3/cfg_d[7] ;
   wire \blkinst/cluster3/cfg_d[6] ;
   wire \blkinst/cluster3/cfg_d[5] ;
   wire \blkinst/cluster3/cfg_d[4] ;
   wire \blkinst/cluster3/cfg_d[3] ;
   wire \blkinst/cluster3/cfg_d[2] ;
   wire \blkinst/cluster3/cfg_d[1] ;
   wire \blkinst/cluster3/cfg_d[0] ;
   wire \blkinst/cluster3/internal_lut5[1] ;
   wire \blkinst/cluster3/CLKGATE_rc_gclk ;
   wire \blkinst/cluster3/ffb ;
   wire \blkinst/cluster3/logic_0_1_net ;
   wire \blkinst/cluster3/n_0 ;
   wire \blkinst/cluster3/n_3 ;
   wire \blkinst/cluster3/n_5 ;
   wire \blkinst/cluster3/n_6 ;
   wire \blkinst/cluster3/n_7 ;
   wire \blkinst/cluster3/n_8 ;
   wire \blkinst/cluster3/n_9 ;
   wire \blkinst/cluster3/n_10 ;
   wire \blkinst/cluster3/n_11 ;
   wire \blkinst/cluster3/n_12 ;
   wire \blkinst/cluster3/n_13 ;
   wire \blkinst/cluster3/n_14 ;
   wire \blkinst/cluster3/n_15 ;
   wire \blkinst/cluster3/n_16 ;
   wire \blkinst/cluster3/n_17 ;
   wire \blkinst/cluster3/n_18 ;
   wire \blkinst/cluster3/n_19 ;
   wire \blkinst/cluster3/n_20 ;
   wire \blkinst/cluster3/n_21 ;
   wire \blkinst/cluster3/n_22 ;
   wire \blkinst/cluster3/n_23 ;
   wire \blkinst/cluster3/n_24 ;
   wire \blkinst/cluster3/n_25 ;
   wire \blkinst/cluster3/n_26 ;
   wire \blkinst/cluster3/n_27 ;
   wire \blkinst/cluster3/n_28 ;
   wire \blkinst/cluster3/n_29 ;
   wire \blkinst/cluster3/n_30 ;
   wire \blkinst/cluster3/n_32 ;
   wire \blkinst/cluster3/n_33 ;
   wire \blkinst/cluster3/n_35 ;
   wire \blkinst/cluster3/n_36 ;
   wire \blkinst/cluster3/n_37 ;
   wire \blkinst/cluster3/n_38 ;
   wire \blkinst/cluster3/n_39 ;
   wire \blkinst/cluster3/n_40 ;
   wire \blkinst/cluster3/n_41 ;
   wire \blkinst/cluster3/n_42 ;
   wire \blkinst/cluster3/n_43 ;
   wire \blkinst/cluster3/n_44 ;
   wire \blkinst/cluster3/n_45 ;
   wire \blkinst/cluster3/n_46 ;
   wire \blkinst/cluster3/n_47 ;
   wire \blkinst/cluster3/n_48 ;
   wire \blkinst/cluster3/n_49 ;
   wire \blkinst/cluster3/n_50 ;
   wire \blkinst/cluster3/n_51 ;
   wire \blkinst/cluster3/n_52 ;
   wire \blkinst/cluster3/n_53 ;
   wire \blkinst/cluster3/n_54 ;
   wire \blkinst/cluster3/n_55 ;
   wire \blkinst/cluster3/n_56 ;
   wire \blkinst/cluster3/n_57 ;
   wire \blkinst/cluster3/n_58 ;
   wire \blkinst/cluster3/n_59 ;
   wire \blkinst/cluster3/n_60 ;
   wire \blkinst/cluster3/n_61 ;
   wire \blkinst/cluster3/n_62 ;
   wire \blkinst/cluster3/n_63 ;
   wire \blkinst/cluster3/n_64 ;
   wire \blkinst/cluster3/n_65 ;
   wire \blkinst/cluster3/n_66 ;
   wire \blkinst/cluster3/n_67 ;
   wire \blkinst/cluster3/n_68 ;
   wire \blkinst/cluster3/n_69 ;
   wire \blkinst/cluster3/n_70 ;
   wire \blkinst/cluster3/n_71 ;
   wire \blkinst/cluster3/n_72 ;
   wire \blkinst/cluster3/n_73 ;
   wire \blkinst/cluster3/n_74 ;
   wire \blkinst/cluster3/n_75 ;
   wire \blkinst/cluster3/n_76 ;
   wire \blkinst/cluster3/n_77 ;
   wire \blkinst/cluster3/n_78 ;
   wire \blkinst/cluster3/n_79 ;
   wire \blkinst/cluster3/n_80 ;
   wire \blkinst/cluster3/n_81 ;
   wire \blkinst/cluster3/n_82 ;
   wire \blkinst/cluster3/n_83 ;
   wire \blkinst/cluster3/n_84 ;
   wire \blkinst/cluster3/n_85 ;
   wire \blkinst/cluster3/n_86 ;
   wire \blkinst/cluster3/n_87 ;
   wire \blkinst/cluster3/n_88 ;
   wire \blkinst/cluster3/n_89 ;
   wire \blkinst/cluster3/n_90 ;
   wire \blkinst/cluster3/n_91 ;
   wire \blkinst/cluster3/n_92 ;
   wire \blkinst/cluster3/n_93 ;
   wire \blkinst/cluster3/n_94 ;
   wire \blkinst/cluster3/n_95 ;
   wire \blkinst/cluster3/n_96 ;
   wire \blkinst/cluster3/n_97 ;
   wire \blkinst/cluster3/n_98 ;
   wire \blkinst/cluster3/n_99 ;
   wire \blkinst/cluster3/n_100 ;
   wire \blkinst/cluster3/n_101 ;
   wire \blkinst/cluster3/n_102 ;
   wire \blkinst/cluster3/n_103 ;
   wire \blkinst/cluster3/n_104 ;
   wire \blkinst/cluster3/n_105 ;
   wire \blkinst/cluster3/n_106 ;
   wire \blkinst/cluster3/n_107 ;
   wire \blkinst/cluster3/n_108 ;
   wire \blkinst/cluster3/n_109 ;
   wire \blkinst/cluster3/n_110 ;
   wire \blkinst/cluster3/n_111 ;
   wire \blkinst/cluster3/n_112 ;
   wire \blkinst/cluster3/n_113 ;
   wire \blkinst/cluster3/n_114 ;
   wire \blkinst/cluster3/n_115 ;
   wire \blkinst/cluster3/n_116 ;
   wire \blkinst/cluster3/n_117 ;
   wire \blkinst/cluster3/n_118 ;
   wire \blkinst/cluster3/n_119 ;
   wire \blkinst/cluster3/n_120 ;
   wire \blkinst/cluster3/n_121 ;
   wire \blkinst/cluster3/n_122 ;
   wire \blkinst/cluster3/n_123 ;
   wire \blkinst/cluster3/n_124 ;
   wire \blkinst/cluster3/n_125 ;
   wire \blkinst/cluster3/n_126 ;
   wire \blkinst/cluster3/n_127 ;
   wire \blkinst/cluster3/n_128 ;
   wire \blkinst/cluster3/n_129 ;
   wire \blkinst/cluster3/n_130 ;
   wire \blkinst/cluster3/n_131 ;
   wire \blkinst/cluster3/n_132 ;
   wire \blkinst/cluster3/n_133 ;
   wire \blkinst/cluster3/n_134 ;
   wire \blkinst/cluster3/n_135 ;
   wire \blkinst/cluster3/n_136 ;
   wire \blkinst/cluster3/n_137 ;
   wire \blkinst/cluster3/n_138 ;
   wire \blkinst/cluster3/n_139 ;
   wire \blkinst/cluster3/n_140 ;
   wire \blkinst/cluster3/n_141 ;
   wire \blkinst/cluster3/n_142 ;
   wire \blkinst/cluster3/n_143 ;
   wire \blkinst/cluster3/n_144 ;
   wire \blkinst/cluster3/n_145 ;
   wire \blkinst/cluster3/n_146 ;
   wire \blkinst/cluster3/n_147 ;
   wire \blkinst/cluster3/n_148 ;
   wire \blkinst/cluster3/n_149 ;
   wire \blkinst/cluster3/n_150 ;
   wire \blkinst/cluster3/n_151 ;
   wire \blkinst/cluster3/n_152 ;
   wire \blkinst/cluster3/n_153 ;
   wire \blkinst/cluster3/n_154 ;
   wire \blkinst/cluster3/n_155 ;
   wire \blkinst/cluster3/n_156 ;
   wire \blkinst/cluster3/n_157 ;
   wire \blkinst/cluster3/n_158 ;
   wire \blkinst/cluster3/n_159 ;
   wire \blkinst/cluster3/n_160 ;
   wire \blkinst/cluster3/n_162 ;
   wire \blkinst/cluster3/n_163 ;
   wire \blkinst/cluster3/n_164 ;
   wire \blkinst/cluster3/n_165 ;
   wire \blkinst/cluster3/n_166 ;
   wire \blkinst/cluster3/n_167 ;
   wire \blkinst/cluster3/n_168 ;
   wire \blkinst/cluster3/n_169 ;
   wire \blkinst/cluster3/n_173 ;
   wire \blkinst/cluster3/n_200 ;
   wire \blkinst/cluster3/s ;
   wire \blkinst/cluster4/cfg_d[82] ;
   wire \blkinst/cluster4/cfg_d[81] ;
   wire \blkinst/cluster4/cfg_d[80] ;
   wire \blkinst/cluster4/cfg_d[79] ;
   wire \blkinst/cluster4/cfg_d[78] ;
   wire \blkinst/cluster4/cfg_d[77] ;
   wire \blkinst/cluster4/cfg_d[76] ;
   wire \blkinst/cluster4/cfg_d[75] ;
   wire \blkinst/cluster4/cfg_d[74] ;
   wire \blkinst/cluster4/cfg_d[73] ;
   wire \blkinst/cluster4/cfg_d[72] ;
   wire \blkinst/cluster4/cfg_d[71] ;
   wire \blkinst/cluster4/cfg_d[70] ;
   wire \blkinst/cluster4/cfg_d[69] ;
   wire \blkinst/cluster4/cfg_d[68] ;
   wire \blkinst/cluster4/cfg_d[67] ;
   wire \blkinst/cluster4/cfg_d[66] ;
   wire \blkinst/cluster4/cfg_d[65] ;
   wire \blkinst/cluster4/cfg_d[64] ;
   wire \blkinst/cluster4/cfg_d[63] ;
   wire \blkinst/cluster4/cfg_d[62] ;
   wire \blkinst/cluster4/cfg_d[61] ;
   wire \blkinst/cluster4/cfg_d[60] ;
   wire \blkinst/cluster4/cfg_d[59] ;
   wire \blkinst/cluster4/cfg_d[58] ;
   wire \blkinst/cluster4/cfg_d[57] ;
   wire \blkinst/cluster4/cfg_d[56] ;
   wire \blkinst/cluster4/cfg_d[55] ;
   wire \blkinst/cluster4/cfg_d[54] ;
   wire \blkinst/cluster4/cfg_d[53] ;
   wire \blkinst/cluster4/cfg_d[52] ;
   wire \blkinst/cluster4/cfg_d[51] ;
   wire \blkinst/cluster4/cfg_d[50] ;
   wire \blkinst/cluster4/cfg_d[49] ;
   wire \blkinst/cluster4/cfg_d[48] ;
   wire \blkinst/cluster4/cfg_d[47] ;
   wire \blkinst/cluster4/cfg_d[46] ;
   wire \blkinst/cluster4/cfg_d[45] ;
   wire \blkinst/cluster4/cfg_d[44] ;
   wire \blkinst/cluster4/cfg_d[43] ;
   wire \blkinst/cluster4/cfg_d[42] ;
   wire \blkinst/cluster4/cfg_d[41] ;
   wire \blkinst/cluster4/cfg_d[40] ;
   wire \blkinst/cluster4/cfg_d[39] ;
   wire \blkinst/cluster4/cfg_d[38] ;
   wire \blkinst/cluster4/cfg_d[37] ;
   wire \blkinst/cluster4/cfg_d[36] ;
   wire \blkinst/cluster4/cfg_d[34] ;
   wire \blkinst/cluster4/cfg_d[33] ;
   wire \blkinst/cluster4/cfg_d[32] ;
   wire \blkinst/cluster4/cfg_d[31] ;
   wire \blkinst/cluster4/cfg_d[30] ;
   wire \blkinst/cluster4/cfg_d[29] ;
   wire \blkinst/cluster4/cfg_d[28] ;
   wire \blkinst/cluster4/cfg_d[27] ;
   wire \blkinst/cluster4/cfg_d[26] ;
   wire \blkinst/cluster4/cfg_d[25] ;
   wire \blkinst/cluster4/cfg_d[24] ;
   wire \blkinst/cluster4/cfg_d[23] ;
   wire \blkinst/cluster4/cfg_d[22] ;
   wire \blkinst/cluster4/cfg_d[21] ;
   wire \blkinst/cluster4/cfg_d[20] ;
   wire \blkinst/cluster4/cfg_d[19] ;
   wire \blkinst/cluster4/cfg_d[18] ;
   wire \blkinst/cluster4/cfg_d[17] ;
   wire \blkinst/cluster4/cfg_d[16] ;
   wire \blkinst/cluster4/cfg_d[15] ;
   wire \blkinst/cluster4/cfg_d[14] ;
   wire \blkinst/cluster4/cfg_d[13] ;
   wire \blkinst/cluster4/cfg_d[12] ;
   wire \blkinst/cluster4/cfg_d[11] ;
   wire \blkinst/cluster4/cfg_d[10] ;
   wire \blkinst/cluster4/cfg_d[9] ;
   wire \blkinst/cluster4/cfg_d[8] ;
   wire \blkinst/cluster4/cfg_d[7] ;
   wire \blkinst/cluster4/cfg_d[6] ;
   wire \blkinst/cluster4/cfg_d[5] ;
   wire \blkinst/cluster4/cfg_d[4] ;
   wire \blkinst/cluster4/cfg_d[3] ;
   wire \blkinst/cluster4/cfg_d[2] ;
   wire \blkinst/cluster4/cfg_d[1] ;
   wire \blkinst/cluster4/cfg_d[0] ;
   wire \blkinst/cluster4/internal_lut5[1] ;
   wire \blkinst/cluster4/CLKGATE_rc_gclk ;
   wire \blkinst/cluster4/ffb ;
   wire \blkinst/cluster4/internal_lut6 ;
   wire \blkinst/cluster4/logic_0_1_net ;
   wire \blkinst/cluster4/n_0 ;
   wire \blkinst/cluster4/n_3 ;
   wire \blkinst/cluster4/n_5 ;
   wire \blkinst/cluster4/n_6 ;
   wire \blkinst/cluster4/n_7 ;
   wire \blkinst/cluster4/n_8 ;
   wire \blkinst/cluster4/n_9 ;
   wire \blkinst/cluster4/n_10 ;
   wire \blkinst/cluster4/n_11 ;
   wire \blkinst/cluster4/n_12 ;
   wire \blkinst/cluster4/n_13 ;
   wire \blkinst/cluster4/n_14 ;
   wire \blkinst/cluster4/n_15 ;
   wire \blkinst/cluster4/n_16 ;
   wire \blkinst/cluster4/n_17 ;
   wire \blkinst/cluster4/n_18 ;
   wire \blkinst/cluster4/n_19 ;
   wire \blkinst/cluster4/n_20 ;
   wire \blkinst/cluster4/n_21 ;
   wire \blkinst/cluster4/n_22 ;
   wire \blkinst/cluster4/n_23 ;
   wire \blkinst/cluster4/n_24 ;
   wire \blkinst/cluster4/n_25 ;
   wire \blkinst/cluster4/n_26 ;
   wire \blkinst/cluster4/n_27 ;
   wire \blkinst/cluster4/n_28 ;
   wire \blkinst/cluster4/n_30 ;
   wire \blkinst/cluster4/n_33 ;
   wire \blkinst/cluster4/n_34 ;
   wire \blkinst/cluster4/n_35 ;
   wire \blkinst/cluster4/n_36 ;
   wire \blkinst/cluster4/n_37 ;
   wire \blkinst/cluster4/n_38 ;
   wire \blkinst/cluster4/n_39 ;
   wire \blkinst/cluster4/n_40 ;
   wire \blkinst/cluster4/n_41 ;
   wire \blkinst/cluster4/n_42 ;
   wire \blkinst/cluster4/n_43 ;
   wire \blkinst/cluster4/n_44 ;
   wire \blkinst/cluster4/n_45 ;
   wire \blkinst/cluster4/n_46 ;
   wire \blkinst/cluster4/n_47 ;
   wire \blkinst/cluster4/n_48 ;
   wire \blkinst/cluster4/n_49 ;
   wire \blkinst/cluster4/n_50 ;
   wire \blkinst/cluster4/n_51 ;
   wire \blkinst/cluster4/n_52 ;
   wire \blkinst/cluster4/n_53 ;
   wire \blkinst/cluster4/n_54 ;
   wire \blkinst/cluster4/n_55 ;
   wire \blkinst/cluster4/n_56 ;
   wire \blkinst/cluster4/n_57 ;
   wire \blkinst/cluster4/n_58 ;
   wire \blkinst/cluster4/n_59 ;
   wire \blkinst/cluster4/n_60 ;
   wire \blkinst/cluster4/n_61 ;
   wire \blkinst/cluster4/n_62 ;
   wire \blkinst/cluster4/n_63 ;
   wire \blkinst/cluster4/n_64 ;
   wire \blkinst/cluster4/n_65 ;
   wire \blkinst/cluster4/n_66 ;
   wire \blkinst/cluster4/n_67 ;
   wire \blkinst/cluster4/n_68 ;
   wire \blkinst/cluster4/n_69 ;
   wire \blkinst/cluster4/n_70 ;
   wire \blkinst/cluster4/n_71 ;
   wire \blkinst/cluster4/n_72 ;
   wire \blkinst/cluster4/n_73 ;
   wire \blkinst/cluster4/n_74 ;
   wire \blkinst/cluster4/n_75 ;
   wire \blkinst/cluster4/n_76 ;
   wire \blkinst/cluster4/n_77 ;
   wire \blkinst/cluster4/n_78 ;
   wire \blkinst/cluster4/n_79 ;
   wire \blkinst/cluster4/n_80 ;
   wire \blkinst/cluster4/n_81 ;
   wire \blkinst/cluster4/n_82 ;
   wire \blkinst/cluster4/n_83 ;
   wire \blkinst/cluster4/n_84 ;
   wire \blkinst/cluster4/n_85 ;
   wire \blkinst/cluster4/n_86 ;
   wire \blkinst/cluster4/n_87 ;
   wire \blkinst/cluster4/n_88 ;
   wire \blkinst/cluster4/n_89 ;
   wire \blkinst/cluster4/n_90 ;
   wire \blkinst/cluster4/n_91 ;
   wire \blkinst/cluster4/n_92 ;
   wire \blkinst/cluster4/n_93 ;
   wire \blkinst/cluster4/n_94 ;
   wire \blkinst/cluster4/n_95 ;
   wire \blkinst/cluster4/n_96 ;
   wire \blkinst/cluster4/n_97 ;
   wire \blkinst/cluster4/n_98 ;
   wire \blkinst/cluster4/n_99 ;
   wire \blkinst/cluster4/n_100 ;
   wire \blkinst/cluster4/n_101 ;
   wire \blkinst/cluster4/n_102 ;
   wire \blkinst/cluster4/n_103 ;
   wire \blkinst/cluster4/n_104 ;
   wire \blkinst/cluster4/n_105 ;
   wire \blkinst/cluster4/n_106 ;
   wire \blkinst/cluster4/n_107 ;
   wire \blkinst/cluster4/n_108 ;
   wire \blkinst/cluster4/n_109 ;
   wire \blkinst/cluster4/n_110 ;
   wire \blkinst/cluster4/n_111 ;
   wire \blkinst/cluster4/n_112 ;
   wire \blkinst/cluster4/n_113 ;
   wire \blkinst/cluster4/n_114 ;
   wire \blkinst/cluster4/n_115 ;
   wire \blkinst/cluster4/n_116 ;
   wire \blkinst/cluster4/n_117 ;
   wire \blkinst/cluster4/n_118 ;
   wire \blkinst/cluster4/n_119 ;
   wire \blkinst/cluster4/n_120 ;
   wire \blkinst/cluster4/n_121 ;
   wire \blkinst/cluster4/n_122 ;
   wire \blkinst/cluster4/n_123 ;
   wire \blkinst/cluster4/n_124 ;
   wire \blkinst/cluster4/n_125 ;
   wire \blkinst/cluster4/n_126 ;
   wire \blkinst/cluster4/n_127 ;
   wire \blkinst/cluster4/n_128 ;
   wire \blkinst/cluster4/n_129 ;
   wire \blkinst/cluster4/n_130 ;
   wire \blkinst/cluster4/n_131 ;
   wire \blkinst/cluster4/n_132 ;
   wire \blkinst/cluster4/n_133 ;
   wire \blkinst/cluster4/n_134 ;
   wire \blkinst/cluster4/n_135 ;
   wire \blkinst/cluster4/n_136 ;
   wire \blkinst/cluster4/n_137 ;
   wire \blkinst/cluster4/n_138 ;
   wire \blkinst/cluster4/n_139 ;
   wire \blkinst/cluster4/n_140 ;
   wire \blkinst/cluster4/n_141 ;
   wire \blkinst/cluster4/n_142 ;
   wire \blkinst/cluster4/n_143 ;
   wire \blkinst/cluster4/n_144 ;
   wire \blkinst/cluster4/n_145 ;
   wire \blkinst/cluster4/n_146 ;
   wire \blkinst/cluster4/n_147 ;
   wire \blkinst/cluster4/n_148 ;
   wire \blkinst/cluster4/n_149 ;
   wire \blkinst/cluster4/n_150 ;
   wire \blkinst/cluster4/n_151 ;
   wire \blkinst/cluster4/n_153 ;
   wire \blkinst/cluster4/n_154 ;
   wire \blkinst/cluster4/n_155 ;
   wire \blkinst/cluster4/n_156 ;
   wire \blkinst/cluster4/n_157 ;
   wire \blkinst/cluster4/n_159 ;
   wire \blkinst/cluster4/n_160 ;
   wire \blkinst/cluster4/n_161 ;
   wire \blkinst/cluster4/n_162 ;
   wire \blkinst/cluster4/n_163 ;
   wire \blkinst/cluster4/n_164 ;
   wire \blkinst/cluster4/n_165 ;
   wire \blkinst/cluster4/n_166 ;
   wire \blkinst/cluster4/n_170 ;
   wire \blkinst/cluster4/n_190 ;
   wire \blkinst/cluster4/n_192 ;
   wire \blkinst/cluster4/n_195 ;
   wire \blkinst/cluster4/s ;
   wire \blkinst/cluster5/cfg_d[82] ;
   wire \blkinst/cluster5/cfg_d[81] ;
   wire \blkinst/cluster5/cfg_d[80] ;
   wire \blkinst/cluster5/cfg_d[79] ;
   wire \blkinst/cluster5/cfg_d[78] ;
   wire \blkinst/cluster5/cfg_d[77] ;
   wire \blkinst/cluster5/cfg_d[76] ;
   wire \blkinst/cluster5/cfg_d[75] ;
   wire \blkinst/cluster5/cfg_d[74] ;
   wire \blkinst/cluster5/cfg_d[73] ;
   wire \blkinst/cluster5/cfg_d[72] ;
   wire \blkinst/cluster5/cfg_d[71] ;
   wire \blkinst/cluster5/cfg_d[70] ;
   wire \blkinst/cluster5/cfg_d[69] ;
   wire \blkinst/cluster5/cfg_d[68] ;
   wire \blkinst/cluster5/cfg_d[67] ;
   wire \blkinst/cluster5/cfg_d[66] ;
   wire \blkinst/cluster5/cfg_d[65] ;
   wire \blkinst/cluster5/cfg_d[64] ;
   wire \blkinst/cluster5/cfg_d[63] ;
   wire \blkinst/cluster5/cfg_d[62] ;
   wire \blkinst/cluster5/cfg_d[61] ;
   wire \blkinst/cluster5/cfg_d[60] ;
   wire \blkinst/cluster5/cfg_d[59] ;
   wire \blkinst/cluster5/cfg_d[58] ;
   wire \blkinst/cluster5/cfg_d[57] ;
   wire \blkinst/cluster5/cfg_d[56] ;
   wire \blkinst/cluster5/cfg_d[55] ;
   wire \blkinst/cluster5/cfg_d[54] ;
   wire \blkinst/cluster5/cfg_d[53] ;
   wire \blkinst/cluster5/cfg_d[52] ;
   wire \blkinst/cluster5/cfg_d[51] ;
   wire \blkinst/cluster5/cfg_d[50] ;
   wire \blkinst/cluster5/cfg_d[49] ;
   wire \blkinst/cluster5/cfg_d[48] ;
   wire \blkinst/cluster5/cfg_d[47] ;
   wire \blkinst/cluster5/cfg_d[46] ;
   wire \blkinst/cluster5/cfg_d[45] ;
   wire \blkinst/cluster5/cfg_d[44] ;
   wire \blkinst/cluster5/cfg_d[43] ;
   wire \blkinst/cluster5/cfg_d[42] ;
   wire \blkinst/cluster5/cfg_d[41] ;
   wire \blkinst/cluster5/cfg_d[40] ;
   wire \blkinst/cluster5/cfg_d[39] ;
   wire \blkinst/cluster5/cfg_d[38] ;
   wire \blkinst/cluster5/cfg_d[37] ;
   wire \blkinst/cluster5/cfg_d[36] ;
   wire \blkinst/cluster5/cfg_d[34] ;
   wire \blkinst/cluster5/cfg_d[33] ;
   wire \blkinst/cluster5/cfg_d[32] ;
   wire \blkinst/cluster5/cfg_d[31] ;
   wire \blkinst/cluster5/cfg_d[30] ;
   wire \blkinst/cluster5/cfg_d[29] ;
   wire \blkinst/cluster5/cfg_d[28] ;
   wire \blkinst/cluster5/cfg_d[27] ;
   wire \blkinst/cluster5/cfg_d[26] ;
   wire \blkinst/cluster5/cfg_d[25] ;
   wire \blkinst/cluster5/cfg_d[24] ;
   wire \blkinst/cluster5/cfg_d[23] ;
   wire \blkinst/cluster5/cfg_d[22] ;
   wire \blkinst/cluster5/cfg_d[21] ;
   wire \blkinst/cluster5/cfg_d[20] ;
   wire \blkinst/cluster5/cfg_d[19] ;
   wire \blkinst/cluster5/cfg_d[18] ;
   wire \blkinst/cluster5/cfg_d[17] ;
   wire \blkinst/cluster5/cfg_d[16] ;
   wire \blkinst/cluster5/cfg_d[15] ;
   wire \blkinst/cluster5/cfg_d[14] ;
   wire \blkinst/cluster5/cfg_d[13] ;
   wire \blkinst/cluster5/cfg_d[12] ;
   wire \blkinst/cluster5/cfg_d[11] ;
   wire \blkinst/cluster5/cfg_d[10] ;
   wire \blkinst/cluster5/cfg_d[9] ;
   wire \blkinst/cluster5/cfg_d[8] ;
   wire \blkinst/cluster5/cfg_d[7] ;
   wire \blkinst/cluster5/cfg_d[6] ;
   wire \blkinst/cluster5/cfg_d[5] ;
   wire \blkinst/cluster5/cfg_d[4] ;
   wire \blkinst/cluster5/cfg_d[3] ;
   wire \blkinst/cluster5/cfg_d[2] ;
   wire \blkinst/cluster5/cfg_d[1] ;
   wire \blkinst/cluster5/cfg_d[0] ;
   wire \blkinst/cluster5/internal_lut5[1] ;
   wire \blkinst/cluster5/CLKGATE_rc_gclk ;
   wire \blkinst/cluster5/ffb ;
   wire \blkinst/cluster5/logic_0_1_net ;
   wire \blkinst/cluster5/n_0 ;
   wire \blkinst/cluster5/n_3 ;
   wire \blkinst/cluster5/n_5 ;
   wire \blkinst/cluster5/n_6 ;
   wire \blkinst/cluster5/n_7 ;
   wire \blkinst/cluster5/n_9 ;
   wire \blkinst/cluster5/n_10 ;
   wire \blkinst/cluster5/n_11 ;
   wire \blkinst/cluster5/n_12 ;
   wire \blkinst/cluster5/n_13 ;
   wire \blkinst/cluster5/n_14 ;
   wire \blkinst/cluster5/n_15 ;
   wire \blkinst/cluster5/n_16 ;
   wire \blkinst/cluster5/n_17 ;
   wire \blkinst/cluster5/n_18 ;
   wire \blkinst/cluster5/n_19 ;
   wire \blkinst/cluster5/n_20 ;
   wire \blkinst/cluster5/n_21 ;
   wire \blkinst/cluster5/n_22 ;
   wire \blkinst/cluster5/n_23 ;
   wire \blkinst/cluster5/n_24 ;
   wire \blkinst/cluster5/n_25 ;
   wire \blkinst/cluster5/n_26 ;
   wire \blkinst/cluster5/n_27 ;
   wire \blkinst/cluster5/n_28 ;
   wire \blkinst/cluster5/n_29 ;
   wire \blkinst/cluster5/n_30 ;
   wire \blkinst/cluster5/n_31 ;
   wire \blkinst/cluster5/n_34 ;
   wire \blkinst/cluster5/n_35 ;
   wire \blkinst/cluster5/n_36 ;
   wire \blkinst/cluster5/n_37 ;
   wire \blkinst/cluster5/n_38 ;
   wire \blkinst/cluster5/n_39 ;
   wire \blkinst/cluster5/n_40 ;
   wire \blkinst/cluster5/n_41 ;
   wire \blkinst/cluster5/n_42 ;
   wire \blkinst/cluster5/n_43 ;
   wire \blkinst/cluster5/n_44 ;
   wire \blkinst/cluster5/n_45 ;
   wire \blkinst/cluster5/n_46 ;
   wire \blkinst/cluster5/n_47 ;
   wire \blkinst/cluster5/n_48 ;
   wire \blkinst/cluster5/n_49 ;
   wire \blkinst/cluster5/n_50 ;
   wire \blkinst/cluster5/n_51 ;
   wire \blkinst/cluster5/n_52 ;
   wire \blkinst/cluster5/n_53 ;
   wire \blkinst/cluster5/n_54 ;
   wire \blkinst/cluster5/n_55 ;
   wire \blkinst/cluster5/n_56 ;
   wire \blkinst/cluster5/n_57 ;
   wire \blkinst/cluster5/n_58 ;
   wire \blkinst/cluster5/n_59 ;
   wire \blkinst/cluster5/n_60 ;
   wire \blkinst/cluster5/n_61 ;
   wire \blkinst/cluster5/n_62 ;
   wire \blkinst/cluster5/n_63 ;
   wire \blkinst/cluster5/n_64 ;
   wire \blkinst/cluster5/n_65 ;
   wire \blkinst/cluster5/n_66 ;
   wire \blkinst/cluster5/n_67 ;
   wire \blkinst/cluster5/n_68 ;
   wire \blkinst/cluster5/n_69 ;
   wire \blkinst/cluster5/n_70 ;
   wire \blkinst/cluster5/n_71 ;
   wire \blkinst/cluster5/n_72 ;
   wire \blkinst/cluster5/n_73 ;
   wire \blkinst/cluster5/n_74 ;
   wire \blkinst/cluster5/n_75 ;
   wire \blkinst/cluster5/n_76 ;
   wire \blkinst/cluster5/n_77 ;
   wire \blkinst/cluster5/n_78 ;
   wire \blkinst/cluster5/n_79 ;
   wire \blkinst/cluster5/n_80 ;
   wire \blkinst/cluster5/n_81 ;
   wire \blkinst/cluster5/n_82 ;
   wire \blkinst/cluster5/n_83 ;
   wire \blkinst/cluster5/n_84 ;
   wire \blkinst/cluster5/n_85 ;
   wire \blkinst/cluster5/n_86 ;
   wire \blkinst/cluster5/n_87 ;
   wire \blkinst/cluster5/n_88 ;
   wire \blkinst/cluster5/n_89 ;
   wire \blkinst/cluster5/n_90 ;
   wire \blkinst/cluster5/n_91 ;
   wire \blkinst/cluster5/n_92 ;
   wire \blkinst/cluster5/n_93 ;
   wire \blkinst/cluster5/n_94 ;
   wire \blkinst/cluster5/n_95 ;
   wire \blkinst/cluster5/n_96 ;
   wire \blkinst/cluster5/n_97 ;
   wire \blkinst/cluster5/n_98 ;
   wire \blkinst/cluster5/n_99 ;
   wire \blkinst/cluster5/n_100 ;
   wire \blkinst/cluster5/n_101 ;
   wire \blkinst/cluster5/n_102 ;
   wire \blkinst/cluster5/n_103 ;
   wire \blkinst/cluster5/n_104 ;
   wire \blkinst/cluster5/n_105 ;
   wire \blkinst/cluster5/n_106 ;
   wire \blkinst/cluster5/n_107 ;
   wire \blkinst/cluster5/n_108 ;
   wire \blkinst/cluster5/n_109 ;
   wire \blkinst/cluster5/n_110 ;
   wire \blkinst/cluster5/n_111 ;
   wire \blkinst/cluster5/n_112 ;
   wire \blkinst/cluster5/n_113 ;
   wire \blkinst/cluster5/n_114 ;
   wire \blkinst/cluster5/n_115 ;
   wire \blkinst/cluster5/n_116 ;
   wire \blkinst/cluster5/n_117 ;
   wire \blkinst/cluster5/n_118 ;
   wire \blkinst/cluster5/n_119 ;
   wire \blkinst/cluster5/n_120 ;
   wire \blkinst/cluster5/n_121 ;
   wire \blkinst/cluster5/n_122 ;
   wire \blkinst/cluster5/n_123 ;
   wire \blkinst/cluster5/n_124 ;
   wire \blkinst/cluster5/n_125 ;
   wire \blkinst/cluster5/n_126 ;
   wire \blkinst/cluster5/n_127 ;
   wire \blkinst/cluster5/n_128 ;
   wire \blkinst/cluster5/n_129 ;
   wire \blkinst/cluster5/n_130 ;
   wire \blkinst/cluster5/n_131 ;
   wire \blkinst/cluster5/n_132 ;
   wire \blkinst/cluster5/n_133 ;
   wire \blkinst/cluster5/n_134 ;
   wire \blkinst/cluster5/n_135 ;
   wire \blkinst/cluster5/n_136 ;
   wire \blkinst/cluster5/n_137 ;
   wire \blkinst/cluster5/n_138 ;
   wire \blkinst/cluster5/n_139 ;
   wire \blkinst/cluster5/n_140 ;
   wire \blkinst/cluster5/n_141 ;
   wire \blkinst/cluster5/n_142 ;
   wire \blkinst/cluster5/n_143 ;
   wire \blkinst/cluster5/n_144 ;
   wire \blkinst/cluster5/n_145 ;
   wire \blkinst/cluster5/n_146 ;
   wire \blkinst/cluster5/n_147 ;
   wire \blkinst/cluster5/n_148 ;
   wire \blkinst/cluster5/n_149 ;
   wire \blkinst/cluster5/n_150 ;
   wire \blkinst/cluster5/n_151 ;
   wire \blkinst/cluster5/n_152 ;
   wire \blkinst/cluster5/n_153 ;
   wire \blkinst/cluster5/n_154 ;
   wire \blkinst/cluster5/n_155 ;
   wire \blkinst/cluster5/n_156 ;
   wire \blkinst/cluster5/n_157 ;
   wire \blkinst/cluster5/n_158 ;
   wire \blkinst/cluster5/n_159 ;
   wire \blkinst/cluster5/n_161 ;
   wire \blkinst/cluster5/n_162 ;
   wire \blkinst/cluster5/n_163 ;
   wire \blkinst/cluster5/n_164 ;
   wire \blkinst/cluster5/n_165 ;
   wire \blkinst/cluster5/n_166 ;
   wire \blkinst/cluster5/n_167 ;
   wire \blkinst/cluster5/n_168 ;
   wire \blkinst/cluster5/n_170 ;
   wire \blkinst/cluster5/n_171 ;
   wire \blkinst/cluster5/n_196 ;
   wire \blkinst/cluster5/s ;
   wire \blkinst/cluster6/cfg_d[82] ;
   wire \blkinst/cluster6/cfg_d[81] ;
   wire \blkinst/cluster6/cfg_d[80] ;
   wire \blkinst/cluster6/cfg_d[79] ;
   wire \blkinst/cluster6/cfg_d[78] ;
   wire \blkinst/cluster6/cfg_d[77] ;
   wire \blkinst/cluster6/cfg_d[76] ;
   wire \blkinst/cluster6/cfg_d[75] ;
   wire \blkinst/cluster6/cfg_d[74] ;
   wire \blkinst/cluster6/cfg_d[73] ;
   wire \blkinst/cluster6/cfg_d[72] ;
   wire \blkinst/cluster6/cfg_d[71] ;
   wire \blkinst/cluster6/cfg_d[70] ;
   wire \blkinst/cluster6/cfg_d[69] ;
   wire \blkinst/cluster6/cfg_d[68] ;
   wire \blkinst/cluster6/cfg_d[67] ;
   wire \blkinst/cluster6/cfg_d[66] ;
   wire \blkinst/cluster6/cfg_d[65] ;
   wire \blkinst/cluster6/cfg_d[64] ;
   wire \blkinst/cluster6/cfg_d[63] ;
   wire \blkinst/cluster6/cfg_d[62] ;
   wire \blkinst/cluster6/cfg_d[61] ;
   wire \blkinst/cluster6/cfg_d[60] ;
   wire \blkinst/cluster6/cfg_d[59] ;
   wire \blkinst/cluster6/cfg_d[58] ;
   wire \blkinst/cluster6/cfg_d[57] ;
   wire \blkinst/cluster6/cfg_d[56] ;
   wire \blkinst/cluster6/cfg_d[55] ;
   wire \blkinst/cluster6/cfg_d[54] ;
   wire \blkinst/cluster6/cfg_d[53] ;
   wire \blkinst/cluster6/cfg_d[52] ;
   wire \blkinst/cluster6/cfg_d[51] ;
   wire \blkinst/cluster6/cfg_d[50] ;
   wire \blkinst/cluster6/cfg_d[49] ;
   wire \blkinst/cluster6/cfg_d[48] ;
   wire \blkinst/cluster6/cfg_d[47] ;
   wire \blkinst/cluster6/cfg_d[46] ;
   wire \blkinst/cluster6/cfg_d[45] ;
   wire \blkinst/cluster6/cfg_d[44] ;
   wire \blkinst/cluster6/cfg_d[43] ;
   wire \blkinst/cluster6/cfg_d[42] ;
   wire \blkinst/cluster6/cfg_d[41] ;
   wire \blkinst/cluster6/cfg_d[40] ;
   wire \blkinst/cluster6/cfg_d[39] ;
   wire \blkinst/cluster6/cfg_d[38] ;
   wire \blkinst/cluster6/cfg_d[37] ;
   wire \blkinst/cluster6/cfg_d[36] ;
   wire \blkinst/cluster6/cfg_d[34] ;
   wire \blkinst/cluster6/cfg_d[33] ;
   wire \blkinst/cluster6/cfg_d[32] ;
   wire \blkinst/cluster6/cfg_d[31] ;
   wire \blkinst/cluster6/cfg_d[30] ;
   wire \blkinst/cluster6/cfg_d[29] ;
   wire \blkinst/cluster6/cfg_d[28] ;
   wire \blkinst/cluster6/cfg_d[27] ;
   wire \blkinst/cluster6/cfg_d[26] ;
   wire \blkinst/cluster6/cfg_d[25] ;
   wire \blkinst/cluster6/cfg_d[24] ;
   wire \blkinst/cluster6/cfg_d[23] ;
   wire \blkinst/cluster6/cfg_d[22] ;
   wire \blkinst/cluster6/cfg_d[21] ;
   wire \blkinst/cluster6/cfg_d[20] ;
   wire \blkinst/cluster6/cfg_d[19] ;
   wire \blkinst/cluster6/cfg_d[18] ;
   wire \blkinst/cluster6/cfg_d[17] ;
   wire \blkinst/cluster6/cfg_d[16] ;
   wire \blkinst/cluster6/cfg_d[15] ;
   wire \blkinst/cluster6/cfg_d[14] ;
   wire \blkinst/cluster6/cfg_d[13] ;
   wire \blkinst/cluster6/cfg_d[12] ;
   wire \blkinst/cluster6/cfg_d[11] ;
   wire \blkinst/cluster6/cfg_d[10] ;
   wire \blkinst/cluster6/cfg_d[9] ;
   wire \blkinst/cluster6/cfg_d[8] ;
   wire \blkinst/cluster6/cfg_d[7] ;
   wire \blkinst/cluster6/cfg_d[6] ;
   wire \blkinst/cluster6/cfg_d[5] ;
   wire \blkinst/cluster6/cfg_d[4] ;
   wire \blkinst/cluster6/cfg_d[3] ;
   wire \blkinst/cluster6/cfg_d[2] ;
   wire \blkinst/cluster6/cfg_d[1] ;
   wire \blkinst/cluster6/cfg_d[0] ;
   wire \blkinst/cluster6/internal_lut5[1] ;
   wire \blkinst/cluster6/CLKGATE_rc_gclk ;
   wire \blkinst/cluster6/ffb ;
   wire \blkinst/cluster6/internal_lut6 ;
   wire \blkinst/cluster6/logic_0_1_net ;
   wire \blkinst/cluster6/n_0 ;
   wire \blkinst/cluster6/n_1 ;
   wire \blkinst/cluster6/n_2 ;
   wire \blkinst/cluster6/n_4 ;
   wire \blkinst/cluster6/n_5 ;
   wire \blkinst/cluster6/n_7 ;
   wire \blkinst/cluster6/n_8 ;
   wire \blkinst/cluster6/n_9 ;
   wire \blkinst/cluster6/n_11 ;
   wire \blkinst/cluster6/n_12 ;
   wire \blkinst/cluster6/n_13 ;
   wire \blkinst/cluster6/n_14 ;
   wire \blkinst/cluster6/n_15 ;
   wire \blkinst/cluster6/n_16 ;
   wire \blkinst/cluster6/n_17 ;
   wire \blkinst/cluster6/n_18 ;
   wire \blkinst/cluster6/n_19 ;
   wire \blkinst/cluster6/n_20 ;
   wire \blkinst/cluster6/n_21 ;
   wire \blkinst/cluster6/n_22 ;
   wire \blkinst/cluster6/n_23 ;
   wire \blkinst/cluster6/n_24 ;
   wire \blkinst/cluster6/n_25 ;
   wire \blkinst/cluster6/n_26 ;
   wire \blkinst/cluster6/n_27 ;
   wire \blkinst/cluster6/n_28 ;
   wire \blkinst/cluster6/n_29 ;
   wire \blkinst/cluster6/n_30 ;
   wire \blkinst/cluster6/n_31 ;
   wire \blkinst/cluster6/n_32 ;
   wire \blkinst/cluster6/n_33 ;
   wire \blkinst/cluster6/n_35 ;
   wire \blkinst/cluster6/n_36 ;
   wire \blkinst/cluster6/n_37 ;
   wire \blkinst/cluster6/n_38 ;
   wire \blkinst/cluster6/n_39 ;
   wire \blkinst/cluster6/n_40 ;
   wire \blkinst/cluster6/n_41 ;
   wire \blkinst/cluster6/n_42 ;
   wire \blkinst/cluster6/n_43 ;
   wire \blkinst/cluster6/n_44 ;
   wire \blkinst/cluster6/n_45 ;
   wire \blkinst/cluster6/n_46 ;
   wire \blkinst/cluster6/n_47 ;
   wire \blkinst/cluster6/n_48 ;
   wire \blkinst/cluster6/n_49 ;
   wire \blkinst/cluster6/n_50 ;
   wire \blkinst/cluster6/n_51 ;
   wire \blkinst/cluster6/n_52 ;
   wire \blkinst/cluster6/n_53 ;
   wire \blkinst/cluster6/n_54 ;
   wire \blkinst/cluster6/n_55 ;
   wire \blkinst/cluster6/n_56 ;
   wire \blkinst/cluster6/n_57 ;
   wire \blkinst/cluster6/n_58 ;
   wire \blkinst/cluster6/n_59 ;
   wire \blkinst/cluster6/n_60 ;
   wire \blkinst/cluster6/n_61 ;
   wire \blkinst/cluster6/n_62 ;
   wire \blkinst/cluster6/n_63 ;
   wire \blkinst/cluster6/n_64 ;
   wire \blkinst/cluster6/n_65 ;
   wire \blkinst/cluster6/n_66 ;
   wire \blkinst/cluster6/n_67 ;
   wire \blkinst/cluster6/n_68 ;
   wire \blkinst/cluster6/n_69 ;
   wire \blkinst/cluster6/n_70 ;
   wire \blkinst/cluster6/n_71 ;
   wire \blkinst/cluster6/n_72 ;
   wire \blkinst/cluster6/n_73 ;
   wire \blkinst/cluster6/n_74 ;
   wire \blkinst/cluster6/n_75 ;
   wire \blkinst/cluster6/n_76 ;
   wire \blkinst/cluster6/n_77 ;
   wire \blkinst/cluster6/n_78 ;
   wire \blkinst/cluster6/n_79 ;
   wire \blkinst/cluster6/n_80 ;
   wire \blkinst/cluster6/n_81 ;
   wire \blkinst/cluster6/n_82 ;
   wire \blkinst/cluster6/n_83 ;
   wire \blkinst/cluster6/n_84 ;
   wire \blkinst/cluster6/n_85 ;
   wire \blkinst/cluster6/n_86 ;
   wire \blkinst/cluster6/n_87 ;
   wire \blkinst/cluster6/n_88 ;
   wire \blkinst/cluster6/n_89 ;
   wire \blkinst/cluster6/n_90 ;
   wire \blkinst/cluster6/n_91 ;
   wire \blkinst/cluster6/n_92 ;
   wire \blkinst/cluster6/n_93 ;
   wire \blkinst/cluster6/n_94 ;
   wire \blkinst/cluster6/n_95 ;
   wire \blkinst/cluster6/n_96 ;
   wire \blkinst/cluster6/n_97 ;
   wire \blkinst/cluster6/n_98 ;
   wire \blkinst/cluster6/n_99 ;
   wire \blkinst/cluster6/n_100 ;
   wire \blkinst/cluster6/n_101 ;
   wire \blkinst/cluster6/n_102 ;
   wire \blkinst/cluster6/n_103 ;
   wire \blkinst/cluster6/n_104 ;
   wire \blkinst/cluster6/n_105 ;
   wire \blkinst/cluster6/n_106 ;
   wire \blkinst/cluster6/n_107 ;
   wire \blkinst/cluster6/n_108 ;
   wire \blkinst/cluster6/n_109 ;
   wire \blkinst/cluster6/n_110 ;
   wire \blkinst/cluster6/n_111 ;
   wire \blkinst/cluster6/n_112 ;
   wire \blkinst/cluster6/n_113 ;
   wire \blkinst/cluster6/n_114 ;
   wire \blkinst/cluster6/n_115 ;
   wire \blkinst/cluster6/n_116 ;
   wire \blkinst/cluster6/n_117 ;
   wire \blkinst/cluster6/n_118 ;
   wire \blkinst/cluster6/n_119 ;
   wire \blkinst/cluster6/n_120 ;
   wire \blkinst/cluster6/n_121 ;
   wire \blkinst/cluster6/n_122 ;
   wire \blkinst/cluster6/n_123 ;
   wire \blkinst/cluster6/n_124 ;
   wire \blkinst/cluster6/n_125 ;
   wire \blkinst/cluster6/n_126 ;
   wire \blkinst/cluster6/n_127 ;
   wire \blkinst/cluster6/n_128 ;
   wire \blkinst/cluster6/n_129 ;
   wire \blkinst/cluster6/n_130 ;
   wire \blkinst/cluster6/n_131 ;
   wire \blkinst/cluster6/n_132 ;
   wire \blkinst/cluster6/n_133 ;
   wire \blkinst/cluster6/n_134 ;
   wire \blkinst/cluster6/n_135 ;
   wire \blkinst/cluster6/n_136 ;
   wire \blkinst/cluster6/n_137 ;
   wire \blkinst/cluster6/n_138 ;
   wire \blkinst/cluster6/n_139 ;
   wire \blkinst/cluster6/n_140 ;
   wire \blkinst/cluster6/n_141 ;
   wire \blkinst/cluster6/n_142 ;
   wire \blkinst/cluster6/n_143 ;
   wire \blkinst/cluster6/n_144 ;
   wire \blkinst/cluster6/n_145 ;
   wire \blkinst/cluster6/n_146 ;
   wire \blkinst/cluster6/n_147 ;
   wire \blkinst/cluster6/n_148 ;
   wire \blkinst/cluster6/n_149 ;
   wire \blkinst/cluster6/n_150 ;
   wire \blkinst/cluster6/n_151 ;
   wire \blkinst/cluster6/n_152 ;
   wire \blkinst/cluster6/n_153 ;
   wire \blkinst/cluster6/n_154 ;
   wire \blkinst/cluster6/n_155 ;
   wire \blkinst/cluster6/n_156 ;
   wire \blkinst/cluster6/n_157 ;
   wire \blkinst/cluster6/n_158 ;
   wire \blkinst/cluster6/n_159 ;
   wire \blkinst/cluster6/n_160 ;
   wire \blkinst/cluster6/n_161 ;
   wire \blkinst/cluster6/n_163 ;
   wire \blkinst/cluster6/n_164 ;
   wire \blkinst/cluster6/n_165 ;
   wire \blkinst/cluster6/n_166 ;
   wire \blkinst/cluster6/n_167 ;
   wire \blkinst/cluster6/n_168 ;
   wire \blkinst/cluster6/n_169 ;
   wire \blkinst/cluster6/n_170 ;
   wire \blkinst/cluster6/n_173 ;
   wire \blkinst/cluster6/n_174 ;
   wire \blkinst/cluster6/n_187 ;
   wire \blkinst/cluster6/s ;
   wire \blkinst/cluster7/cfg_d[82] ;
   wire \blkinst/cluster7/cfg_d[81] ;
   wire \blkinst/cluster7/cfg_d[80] ;
   wire \blkinst/cluster7/cfg_d[79] ;
   wire \blkinst/cluster7/cfg_d[78] ;
   wire \blkinst/cluster7/cfg_d[77] ;
   wire \blkinst/cluster7/cfg_d[76] ;
   wire \blkinst/cluster7/cfg_d[75] ;
   wire \blkinst/cluster7/cfg_d[74] ;
   wire \blkinst/cluster7/cfg_d[73] ;
   wire \blkinst/cluster7/cfg_d[72] ;
   wire \blkinst/cluster7/cfg_d[71] ;
   wire \blkinst/cluster7/cfg_d[70] ;
   wire \blkinst/cluster7/cfg_d[69] ;
   wire \blkinst/cluster7/cfg_d[68] ;
   wire \blkinst/cluster7/cfg_d[67] ;
   wire \blkinst/cluster7/cfg_d[66] ;
   wire \blkinst/cluster7/cfg_d[65] ;
   wire \blkinst/cluster7/cfg_d[64] ;
   wire \blkinst/cluster7/cfg_d[63] ;
   wire \blkinst/cluster7/cfg_d[62] ;
   wire \blkinst/cluster7/cfg_d[61] ;
   wire \blkinst/cluster7/cfg_d[60] ;
   wire \blkinst/cluster7/cfg_d[59] ;
   wire \blkinst/cluster7/cfg_d[58] ;
   wire \blkinst/cluster7/cfg_d[57] ;
   wire \blkinst/cluster7/cfg_d[56] ;
   wire \blkinst/cluster7/cfg_d[55] ;
   wire \blkinst/cluster7/cfg_d[54] ;
   wire \blkinst/cluster7/cfg_d[53] ;
   wire \blkinst/cluster7/cfg_d[52] ;
   wire \blkinst/cluster7/cfg_d[51] ;
   wire \blkinst/cluster7/cfg_d[50] ;
   wire \blkinst/cluster7/cfg_d[49] ;
   wire \blkinst/cluster7/cfg_d[48] ;
   wire \blkinst/cluster7/cfg_d[47] ;
   wire \blkinst/cluster7/cfg_d[46] ;
   wire \blkinst/cluster7/cfg_d[45] ;
   wire \blkinst/cluster7/cfg_d[44] ;
   wire \blkinst/cluster7/cfg_d[43] ;
   wire \blkinst/cluster7/cfg_d[42] ;
   wire \blkinst/cluster7/cfg_d[41] ;
   wire \blkinst/cluster7/cfg_d[40] ;
   wire \blkinst/cluster7/cfg_d[39] ;
   wire \blkinst/cluster7/cfg_d[38] ;
   wire \blkinst/cluster7/cfg_d[37] ;
   wire \blkinst/cluster7/cfg_d[36] ;
   wire \blkinst/cluster7/cfg_d[34] ;
   wire \blkinst/cluster7/cfg_d[33] ;
   wire \blkinst/cluster7/cfg_d[32] ;
   wire \blkinst/cluster7/cfg_d[31] ;
   wire \blkinst/cluster7/cfg_d[30] ;
   wire \blkinst/cluster7/cfg_d[29] ;
   wire \blkinst/cluster7/cfg_d[28] ;
   wire \blkinst/cluster7/cfg_d[27] ;
   wire \blkinst/cluster7/cfg_d[26] ;
   wire \blkinst/cluster7/cfg_d[25] ;
   wire \blkinst/cluster7/cfg_d[24] ;
   wire \blkinst/cluster7/cfg_d[23] ;
   wire \blkinst/cluster7/cfg_d[22] ;
   wire \blkinst/cluster7/cfg_d[21] ;
   wire \blkinst/cluster7/cfg_d[20] ;
   wire \blkinst/cluster7/cfg_d[19] ;
   wire \blkinst/cluster7/cfg_d[18] ;
   wire \blkinst/cluster7/cfg_d[17] ;
   wire \blkinst/cluster7/cfg_d[16] ;
   wire \blkinst/cluster7/cfg_d[15] ;
   wire \blkinst/cluster7/cfg_d[14] ;
   wire \blkinst/cluster7/cfg_d[13] ;
   wire \blkinst/cluster7/cfg_d[12] ;
   wire \blkinst/cluster7/cfg_d[11] ;
   wire \blkinst/cluster7/cfg_d[10] ;
   wire \blkinst/cluster7/cfg_d[9] ;
   wire \blkinst/cluster7/cfg_d[8] ;
   wire \blkinst/cluster7/cfg_d[7] ;
   wire \blkinst/cluster7/cfg_d[6] ;
   wire \blkinst/cluster7/cfg_d[5] ;
   wire \blkinst/cluster7/cfg_d[4] ;
   wire \blkinst/cluster7/cfg_d[3] ;
   wire \blkinst/cluster7/cfg_d[2] ;
   wire \blkinst/cluster7/cfg_d[1] ;
   wire \blkinst/cluster7/cfg_d[0] ;
   wire \blkinst/cluster7/internal_lut5[1] ;
   wire \blkinst/cluster7/CLKGATE_rc_gclk ;
   wire \blkinst/cluster7/ffb ;
   wire \blkinst/cluster7/internal_lut6 ;
   wire \blkinst/cluster7/logic_0_1_net ;
   wire \blkinst/cluster7/n_0 ;
   wire \blkinst/cluster7/n_1 ;
   wire \blkinst/cluster7/n_2 ;
   wire \blkinst/cluster7/n_4 ;
   wire \blkinst/cluster7/n_5 ;
   wire \blkinst/cluster7/n_7 ;
   wire \blkinst/cluster7/n_8 ;
   wire \blkinst/cluster7/n_9 ;
   wire \blkinst/cluster7/n_11 ;
   wire \blkinst/cluster7/n_12 ;
   wire \blkinst/cluster7/n_13 ;
   wire \blkinst/cluster7/n_14 ;
   wire \blkinst/cluster7/n_15 ;
   wire \blkinst/cluster7/n_16 ;
   wire \blkinst/cluster7/n_17 ;
   wire \blkinst/cluster7/n_18 ;
   wire \blkinst/cluster7/n_19 ;
   wire \blkinst/cluster7/n_20 ;
   wire \blkinst/cluster7/n_21 ;
   wire \blkinst/cluster7/n_22 ;
   wire \blkinst/cluster7/n_23 ;
   wire \blkinst/cluster7/n_24 ;
   wire \blkinst/cluster7/n_25 ;
   wire \blkinst/cluster7/n_26 ;
   wire \blkinst/cluster7/n_27 ;
   wire \blkinst/cluster7/n_28 ;
   wire \blkinst/cluster7/n_29 ;
   wire \blkinst/cluster7/n_30 ;
   wire \blkinst/cluster7/n_31 ;
   wire \blkinst/cluster7/n_32 ;
   wire \blkinst/cluster7/n_33 ;
   wire \blkinst/cluster7/n_34 ;
   wire \blkinst/cluster7/n_36 ;
   wire \blkinst/cluster7/n_37 ;
   wire \blkinst/cluster7/n_38 ;
   wire \blkinst/cluster7/n_39 ;
   wire \blkinst/cluster7/n_40 ;
   wire \blkinst/cluster7/n_41 ;
   wire \blkinst/cluster7/n_42 ;
   wire \blkinst/cluster7/n_43 ;
   wire \blkinst/cluster7/n_44 ;
   wire \blkinst/cluster7/n_45 ;
   wire \blkinst/cluster7/n_46 ;
   wire \blkinst/cluster7/n_47 ;
   wire \blkinst/cluster7/n_48 ;
   wire \blkinst/cluster7/n_49 ;
   wire \blkinst/cluster7/n_50 ;
   wire \blkinst/cluster7/n_51 ;
   wire \blkinst/cluster7/n_52 ;
   wire \blkinst/cluster7/n_53 ;
   wire \blkinst/cluster7/n_54 ;
   wire \blkinst/cluster7/n_55 ;
   wire \blkinst/cluster7/n_56 ;
   wire \blkinst/cluster7/n_57 ;
   wire \blkinst/cluster7/n_58 ;
   wire \blkinst/cluster7/n_59 ;
   wire \blkinst/cluster7/n_60 ;
   wire \blkinst/cluster7/n_61 ;
   wire \blkinst/cluster7/n_62 ;
   wire \blkinst/cluster7/n_63 ;
   wire \blkinst/cluster7/n_64 ;
   wire \blkinst/cluster7/n_65 ;
   wire \blkinst/cluster7/n_66 ;
   wire \blkinst/cluster7/n_67 ;
   wire \blkinst/cluster7/n_68 ;
   wire \blkinst/cluster7/n_69 ;
   wire \blkinst/cluster7/n_70 ;
   wire \blkinst/cluster7/n_71 ;
   wire \blkinst/cluster7/n_72 ;
   wire \blkinst/cluster7/n_73 ;
   wire \blkinst/cluster7/n_74 ;
   wire \blkinst/cluster7/n_75 ;
   wire \blkinst/cluster7/n_76 ;
   wire \blkinst/cluster7/n_77 ;
   wire \blkinst/cluster7/n_78 ;
   wire \blkinst/cluster7/n_79 ;
   wire \blkinst/cluster7/n_80 ;
   wire \blkinst/cluster7/n_81 ;
   wire \blkinst/cluster7/n_82 ;
   wire \blkinst/cluster7/n_83 ;
   wire \blkinst/cluster7/n_84 ;
   wire \blkinst/cluster7/n_85 ;
   wire \blkinst/cluster7/n_86 ;
   wire \blkinst/cluster7/n_87 ;
   wire \blkinst/cluster7/n_88 ;
   wire \blkinst/cluster7/n_89 ;
   wire \blkinst/cluster7/n_90 ;
   wire \blkinst/cluster7/n_91 ;
   wire \blkinst/cluster7/n_92 ;
   wire \blkinst/cluster7/n_93 ;
   wire \blkinst/cluster7/n_94 ;
   wire \blkinst/cluster7/n_95 ;
   wire \blkinst/cluster7/n_96 ;
   wire \blkinst/cluster7/n_97 ;
   wire \blkinst/cluster7/n_98 ;
   wire \blkinst/cluster7/n_99 ;
   wire \blkinst/cluster7/n_100 ;
   wire \blkinst/cluster7/n_101 ;
   wire \blkinst/cluster7/n_102 ;
   wire \blkinst/cluster7/n_103 ;
   wire \blkinst/cluster7/n_104 ;
   wire \blkinst/cluster7/n_105 ;
   wire \blkinst/cluster7/n_106 ;
   wire \blkinst/cluster7/n_107 ;
   wire \blkinst/cluster7/n_108 ;
   wire \blkinst/cluster7/n_109 ;
   wire \blkinst/cluster7/n_110 ;
   wire \blkinst/cluster7/n_111 ;
   wire \blkinst/cluster7/n_112 ;
   wire \blkinst/cluster7/n_113 ;
   wire \blkinst/cluster7/n_114 ;
   wire \blkinst/cluster7/n_115 ;
   wire \blkinst/cluster7/n_116 ;
   wire \blkinst/cluster7/n_117 ;
   wire \blkinst/cluster7/n_118 ;
   wire \blkinst/cluster7/n_119 ;
   wire \blkinst/cluster7/n_120 ;
   wire \blkinst/cluster7/n_121 ;
   wire \blkinst/cluster7/n_122 ;
   wire \blkinst/cluster7/n_123 ;
   wire \blkinst/cluster7/n_124 ;
   wire \blkinst/cluster7/n_125 ;
   wire \blkinst/cluster7/n_126 ;
   wire \blkinst/cluster7/n_127 ;
   wire \blkinst/cluster7/n_128 ;
   wire \blkinst/cluster7/n_129 ;
   wire \blkinst/cluster7/n_130 ;
   wire \blkinst/cluster7/n_131 ;
   wire \blkinst/cluster7/n_132 ;
   wire \blkinst/cluster7/n_133 ;
   wire \blkinst/cluster7/n_134 ;
   wire \blkinst/cluster7/n_135 ;
   wire \blkinst/cluster7/n_136 ;
   wire \blkinst/cluster7/n_137 ;
   wire \blkinst/cluster7/n_138 ;
   wire \blkinst/cluster7/n_139 ;
   wire \blkinst/cluster7/n_140 ;
   wire \blkinst/cluster7/n_141 ;
   wire \blkinst/cluster7/n_142 ;
   wire \blkinst/cluster7/n_143 ;
   wire \blkinst/cluster7/n_144 ;
   wire \blkinst/cluster7/n_145 ;
   wire \blkinst/cluster7/n_146 ;
   wire \blkinst/cluster7/n_147 ;
   wire \blkinst/cluster7/n_148 ;
   wire \blkinst/cluster7/n_149 ;
   wire \blkinst/cluster7/n_150 ;
   wire \blkinst/cluster7/n_151 ;
   wire \blkinst/cluster7/n_152 ;
   wire \blkinst/cluster7/n_153 ;
   wire \blkinst/cluster7/n_154 ;
   wire \blkinst/cluster7/n_155 ;
   wire \blkinst/cluster7/n_156 ;
   wire \blkinst/cluster7/n_157 ;
   wire \blkinst/cluster7/n_158 ;
   wire \blkinst/cluster7/n_159 ;
   wire \blkinst/cluster7/n_160 ;
   wire \blkinst/cluster7/n_161 ;
   wire \blkinst/cluster7/n_163 ;
   wire \blkinst/cluster7/n_164 ;
   wire \blkinst/cluster7/n_165 ;
   wire \blkinst/cluster7/n_166 ;
   wire \blkinst/cluster7/n_167 ;
   wire \blkinst/cluster7/n_168 ;
   wire \blkinst/cluster7/n_169 ;
   wire \blkinst/cluster7/n_170 ;
   wire \blkinst/cluster7/n_173 ;
   wire \blkinst/cluster7/n_174 ;
   wire \blkinst/cluster7/n_187 ;
   wire \blkinst/cluster7/s ;
   wire \blkinst/cluster8/cfg_d[82] ;
   wire \blkinst/cluster8/cfg_d[81] ;
   wire \blkinst/cluster8/cfg_d[80] ;
   wire \blkinst/cluster8/cfg_d[79] ;
   wire \blkinst/cluster8/cfg_d[78] ;
   wire \blkinst/cluster8/cfg_d[77] ;
   wire \blkinst/cluster8/cfg_d[76] ;
   wire \blkinst/cluster8/cfg_d[75] ;
   wire \blkinst/cluster8/cfg_d[74] ;
   wire \blkinst/cluster8/cfg_d[73] ;
   wire \blkinst/cluster8/cfg_d[72] ;
   wire \blkinst/cluster8/cfg_d[71] ;
   wire \blkinst/cluster8/cfg_d[70] ;
   wire \blkinst/cluster8/cfg_d[69] ;
   wire \blkinst/cluster8/cfg_d[68] ;
   wire \blkinst/cluster8/cfg_d[67] ;
   wire \blkinst/cluster8/cfg_d[66] ;
   wire \blkinst/cluster8/cfg_d[65] ;
   wire \blkinst/cluster8/cfg_d[64] ;
   wire \blkinst/cluster8/cfg_d[63] ;
   wire \blkinst/cluster8/cfg_d[62] ;
   wire \blkinst/cluster8/cfg_d[61] ;
   wire \blkinst/cluster8/cfg_d[60] ;
   wire \blkinst/cluster8/cfg_d[59] ;
   wire \blkinst/cluster8/cfg_d[58] ;
   wire \blkinst/cluster8/cfg_d[57] ;
   wire \blkinst/cluster8/cfg_d[56] ;
   wire \blkinst/cluster8/cfg_d[55] ;
   wire \blkinst/cluster8/cfg_d[54] ;
   wire \blkinst/cluster8/cfg_d[53] ;
   wire \blkinst/cluster8/cfg_d[52] ;
   wire \blkinst/cluster8/cfg_d[51] ;
   wire \blkinst/cluster8/cfg_d[50] ;
   wire \blkinst/cluster8/cfg_d[49] ;
   wire \blkinst/cluster8/cfg_d[48] ;
   wire \blkinst/cluster8/cfg_d[47] ;
   wire \blkinst/cluster8/cfg_d[46] ;
   wire \blkinst/cluster8/cfg_d[45] ;
   wire \blkinst/cluster8/cfg_d[44] ;
   wire \blkinst/cluster8/cfg_d[43] ;
   wire \blkinst/cluster8/cfg_d[42] ;
   wire \blkinst/cluster8/cfg_d[41] ;
   wire \blkinst/cluster8/cfg_d[40] ;
   wire \blkinst/cluster8/cfg_d[39] ;
   wire \blkinst/cluster8/cfg_d[38] ;
   wire \blkinst/cluster8/cfg_d[37] ;
   wire \blkinst/cluster8/cfg_d[36] ;
   wire \blkinst/cluster8/cfg_d[34] ;
   wire \blkinst/cluster8/cfg_d[33] ;
   wire \blkinst/cluster8/cfg_d[32] ;
   wire \blkinst/cluster8/cfg_d[31] ;
   wire \blkinst/cluster8/cfg_d[30] ;
   wire \blkinst/cluster8/cfg_d[29] ;
   wire \blkinst/cluster8/cfg_d[28] ;
   wire \blkinst/cluster8/cfg_d[27] ;
   wire \blkinst/cluster8/cfg_d[26] ;
   wire \blkinst/cluster8/cfg_d[25] ;
   wire \blkinst/cluster8/cfg_d[24] ;
   wire \blkinst/cluster8/cfg_d[23] ;
   wire \blkinst/cluster8/cfg_d[22] ;
   wire \blkinst/cluster8/cfg_d[21] ;
   wire \blkinst/cluster8/cfg_d[20] ;
   wire \blkinst/cluster8/cfg_d[19] ;
   wire \blkinst/cluster8/cfg_d[18] ;
   wire \blkinst/cluster8/cfg_d[17] ;
   wire \blkinst/cluster8/cfg_d[16] ;
   wire \blkinst/cluster8/cfg_d[15] ;
   wire \blkinst/cluster8/cfg_d[14] ;
   wire \blkinst/cluster8/cfg_d[13] ;
   wire \blkinst/cluster8/cfg_d[12] ;
   wire \blkinst/cluster8/cfg_d[11] ;
   wire \blkinst/cluster8/cfg_d[10] ;
   wire \blkinst/cluster8/cfg_d[9] ;
   wire \blkinst/cluster8/cfg_d[8] ;
   wire \blkinst/cluster8/cfg_d[7] ;
   wire \blkinst/cluster8/cfg_d[6] ;
   wire \blkinst/cluster8/cfg_d[5] ;
   wire \blkinst/cluster8/cfg_d[4] ;
   wire \blkinst/cluster8/cfg_d[3] ;
   wire \blkinst/cluster8/cfg_d[2] ;
   wire \blkinst/cluster8/cfg_d[1] ;
   wire \blkinst/cluster8/cfg_d[0] ;
   wire \blkinst/cluster8/internal_lut5[1] ;
   wire \blkinst/cluster8/CLKGATE_rc_gclk ;
   wire \blkinst/cluster8/ffb ;
   wire \blkinst/cluster8/internal_lut6 ;
   wire \blkinst/cluster8/logic_0_1_net ;
   wire \blkinst/cluster8/n_0 ;
   wire \blkinst/cluster8/n_1 ;
   wire \blkinst/cluster8/n_2 ;
   wire \blkinst/cluster8/n_4 ;
   wire \blkinst/cluster8/n_5 ;
   wire \blkinst/cluster8/n_7 ;
   wire \blkinst/cluster8/n_8 ;
   wire \blkinst/cluster8/n_9 ;
   wire \blkinst/cluster8/n_11 ;
   wire \blkinst/cluster8/n_12 ;
   wire \blkinst/cluster8/n_13 ;
   wire \blkinst/cluster8/n_14 ;
   wire \blkinst/cluster8/n_15 ;
   wire \blkinst/cluster8/n_16 ;
   wire \blkinst/cluster8/n_17 ;
   wire \blkinst/cluster8/n_18 ;
   wire \blkinst/cluster8/n_19 ;
   wire \blkinst/cluster8/n_20 ;
   wire \blkinst/cluster8/n_21 ;
   wire \blkinst/cluster8/n_22 ;
   wire \blkinst/cluster8/n_23 ;
   wire \blkinst/cluster8/n_24 ;
   wire \blkinst/cluster8/n_25 ;
   wire \blkinst/cluster8/n_26 ;
   wire \blkinst/cluster8/n_27 ;
   wire \blkinst/cluster8/n_28 ;
   wire \blkinst/cluster8/n_29 ;
   wire \blkinst/cluster8/n_30 ;
   wire \blkinst/cluster8/n_31 ;
   wire \blkinst/cluster8/n_32 ;
   wire \blkinst/cluster8/n_33 ;
   wire \blkinst/cluster8/n_34 ;
   wire \blkinst/cluster8/n_36 ;
   wire \blkinst/cluster8/n_37 ;
   wire \blkinst/cluster8/n_38 ;
   wire \blkinst/cluster8/n_39 ;
   wire \blkinst/cluster8/n_40 ;
   wire \blkinst/cluster8/n_41 ;
   wire \blkinst/cluster8/n_42 ;
   wire \blkinst/cluster8/n_43 ;
   wire \blkinst/cluster8/n_44 ;
   wire \blkinst/cluster8/n_45 ;
   wire \blkinst/cluster8/n_46 ;
   wire \blkinst/cluster8/n_47 ;
   wire \blkinst/cluster8/n_48 ;
   wire \blkinst/cluster8/n_49 ;
   wire \blkinst/cluster8/n_50 ;
   wire \blkinst/cluster8/n_51 ;
   wire \blkinst/cluster8/n_52 ;
   wire \blkinst/cluster8/n_53 ;
   wire \blkinst/cluster8/n_54 ;
   wire \blkinst/cluster8/n_55 ;
   wire \blkinst/cluster8/n_56 ;
   wire \blkinst/cluster8/n_57 ;
   wire \blkinst/cluster8/n_58 ;
   wire \blkinst/cluster8/n_59 ;
   wire \blkinst/cluster8/n_60 ;
   wire \blkinst/cluster8/n_61 ;
   wire \blkinst/cluster8/n_62 ;
   wire \blkinst/cluster8/n_63 ;
   wire \blkinst/cluster8/n_64 ;
   wire \blkinst/cluster8/n_65 ;
   wire \blkinst/cluster8/n_66 ;
   wire \blkinst/cluster8/n_67 ;
   wire \blkinst/cluster8/n_68 ;
   wire \blkinst/cluster8/n_69 ;
   wire \blkinst/cluster8/n_70 ;
   wire \blkinst/cluster8/n_71 ;
   wire \blkinst/cluster8/n_72 ;
   wire \blkinst/cluster8/n_73 ;
   wire \blkinst/cluster8/n_74 ;
   wire \blkinst/cluster8/n_75 ;
   wire \blkinst/cluster8/n_76 ;
   wire \blkinst/cluster8/n_77 ;
   wire \blkinst/cluster8/n_78 ;
   wire \blkinst/cluster8/n_79 ;
   wire \blkinst/cluster8/n_80 ;
   wire \blkinst/cluster8/n_81 ;
   wire \blkinst/cluster8/n_82 ;
   wire \blkinst/cluster8/n_83 ;
   wire \blkinst/cluster8/n_84 ;
   wire \blkinst/cluster8/n_85 ;
   wire \blkinst/cluster8/n_86 ;
   wire \blkinst/cluster8/n_87 ;
   wire \blkinst/cluster8/n_88 ;
   wire \blkinst/cluster8/n_89 ;
   wire \blkinst/cluster8/n_90 ;
   wire \blkinst/cluster8/n_91 ;
   wire \blkinst/cluster8/n_92 ;
   wire \blkinst/cluster8/n_93 ;
   wire \blkinst/cluster8/n_94 ;
   wire \blkinst/cluster8/n_95 ;
   wire \blkinst/cluster8/n_96 ;
   wire \blkinst/cluster8/n_97 ;
   wire \blkinst/cluster8/n_98 ;
   wire \blkinst/cluster8/n_99 ;
   wire \blkinst/cluster8/n_100 ;
   wire \blkinst/cluster8/n_101 ;
   wire \blkinst/cluster8/n_102 ;
   wire \blkinst/cluster8/n_103 ;
   wire \blkinst/cluster8/n_104 ;
   wire \blkinst/cluster8/n_105 ;
   wire \blkinst/cluster8/n_106 ;
   wire \blkinst/cluster8/n_107 ;
   wire \blkinst/cluster8/n_108 ;
   wire \blkinst/cluster8/n_109 ;
   wire \blkinst/cluster8/n_110 ;
   wire \blkinst/cluster8/n_111 ;
   wire \blkinst/cluster8/n_112 ;
   wire \blkinst/cluster8/n_113 ;
   wire \blkinst/cluster8/n_114 ;
   wire \blkinst/cluster8/n_115 ;
   wire \blkinst/cluster8/n_116 ;
   wire \blkinst/cluster8/n_117 ;
   wire \blkinst/cluster8/n_118 ;
   wire \blkinst/cluster8/n_119 ;
   wire \blkinst/cluster8/n_120 ;
   wire \blkinst/cluster8/n_121 ;
   wire \blkinst/cluster8/n_122 ;
   wire \blkinst/cluster8/n_123 ;
   wire \blkinst/cluster8/n_124 ;
   wire \blkinst/cluster8/n_125 ;
   wire \blkinst/cluster8/n_126 ;
   wire \blkinst/cluster8/n_127 ;
   wire \blkinst/cluster8/n_128 ;
   wire \blkinst/cluster8/n_129 ;
   wire \blkinst/cluster8/n_130 ;
   wire \blkinst/cluster8/n_131 ;
   wire \blkinst/cluster8/n_132 ;
   wire \blkinst/cluster8/n_133 ;
   wire \blkinst/cluster8/n_134 ;
   wire \blkinst/cluster8/n_135 ;
   wire \blkinst/cluster8/n_136 ;
   wire \blkinst/cluster8/n_137 ;
   wire \blkinst/cluster8/n_138 ;
   wire \blkinst/cluster8/n_139 ;
   wire \blkinst/cluster8/n_140 ;
   wire \blkinst/cluster8/n_141 ;
   wire \blkinst/cluster8/n_142 ;
   wire \blkinst/cluster8/n_143 ;
   wire \blkinst/cluster8/n_144 ;
   wire \blkinst/cluster8/n_145 ;
   wire \blkinst/cluster8/n_146 ;
   wire \blkinst/cluster8/n_147 ;
   wire \blkinst/cluster8/n_148 ;
   wire \blkinst/cluster8/n_149 ;
   wire \blkinst/cluster8/n_150 ;
   wire \blkinst/cluster8/n_151 ;
   wire \blkinst/cluster8/n_152 ;
   wire \blkinst/cluster8/n_153 ;
   wire \blkinst/cluster8/n_154 ;
   wire \blkinst/cluster8/n_155 ;
   wire \blkinst/cluster8/n_156 ;
   wire \blkinst/cluster8/n_157 ;
   wire \blkinst/cluster8/n_158 ;
   wire \blkinst/cluster8/n_159 ;
   wire \blkinst/cluster8/n_160 ;
   wire \blkinst/cluster8/n_161 ;
   wire \blkinst/cluster8/n_163 ;
   wire \blkinst/cluster8/n_164 ;
   wire \blkinst/cluster8/n_165 ;
   wire \blkinst/cluster8/n_166 ;
   wire \blkinst/cluster8/n_167 ;
   wire \blkinst/cluster8/n_168 ;
   wire \blkinst/cluster8/n_169 ;
   wire \blkinst/cluster8/n_170 ;
   wire \blkinst/cluster8/n_172 ;
   wire \blkinst/cluster8/n_173 ;
   wire \blkinst/cluster8/n_188 ;
   wire \blkinst/cluster8/s ;
   wire \blkinst/cluster9/cfg_d[82] ;
   wire \blkinst/cluster9/cfg_d[81] ;
   wire \blkinst/cluster9/cfg_d[80] ;
   wire \blkinst/cluster9/cfg_d[79] ;
   wire \blkinst/cluster9/cfg_d[78] ;
   wire \blkinst/cluster9/cfg_d[77] ;
   wire \blkinst/cluster9/cfg_d[76] ;
   wire \blkinst/cluster9/cfg_d[75] ;
   wire \blkinst/cluster9/cfg_d[74] ;
   wire \blkinst/cluster9/cfg_d[73] ;
   wire \blkinst/cluster9/cfg_d[72] ;
   wire \blkinst/cluster9/cfg_d[71] ;
   wire \blkinst/cluster9/cfg_d[70] ;
   wire \blkinst/cluster9/cfg_d[69] ;
   wire \blkinst/cluster9/cfg_d[68] ;
   wire \blkinst/cluster9/cfg_d[67] ;
   wire \blkinst/cluster9/cfg_d[66] ;
   wire \blkinst/cluster9/cfg_d[65] ;
   wire \blkinst/cluster9/cfg_d[64] ;
   wire \blkinst/cluster9/cfg_d[63] ;
   wire \blkinst/cluster9/cfg_d[62] ;
   wire \blkinst/cluster9/cfg_d[61] ;
   wire \blkinst/cluster9/cfg_d[60] ;
   wire \blkinst/cluster9/cfg_d[59] ;
   wire \blkinst/cluster9/cfg_d[58] ;
   wire \blkinst/cluster9/cfg_d[57] ;
   wire \blkinst/cluster9/cfg_d[56] ;
   wire \blkinst/cluster9/cfg_d[55] ;
   wire \blkinst/cluster9/cfg_d[54] ;
   wire \blkinst/cluster9/cfg_d[53] ;
   wire \blkinst/cluster9/cfg_d[52] ;
   wire \blkinst/cluster9/cfg_d[51] ;
   wire \blkinst/cluster9/cfg_d[50] ;
   wire \blkinst/cluster9/cfg_d[49] ;
   wire \blkinst/cluster9/cfg_d[48] ;
   wire \blkinst/cluster9/cfg_d[47] ;
   wire \blkinst/cluster9/cfg_d[46] ;
   wire \blkinst/cluster9/cfg_d[45] ;
   wire \blkinst/cluster9/cfg_d[44] ;
   wire \blkinst/cluster9/cfg_d[43] ;
   wire \blkinst/cluster9/cfg_d[42] ;
   wire \blkinst/cluster9/cfg_d[41] ;
   wire \blkinst/cluster9/cfg_d[40] ;
   wire \blkinst/cluster9/cfg_d[39] ;
   wire \blkinst/cluster9/cfg_d[38] ;
   wire \blkinst/cluster9/cfg_d[37] ;
   wire \blkinst/cluster9/cfg_d[36] ;
   wire \blkinst/cluster9/cfg_d[34] ;
   wire \blkinst/cluster9/cfg_d[33] ;
   wire \blkinst/cluster9/cfg_d[32] ;
   wire \blkinst/cluster9/cfg_d[31] ;
   wire \blkinst/cluster9/cfg_d[30] ;
   wire \blkinst/cluster9/cfg_d[29] ;
   wire \blkinst/cluster9/cfg_d[28] ;
   wire \blkinst/cluster9/cfg_d[27] ;
   wire \blkinst/cluster9/cfg_d[26] ;
   wire \blkinst/cluster9/cfg_d[25] ;
   wire \blkinst/cluster9/cfg_d[24] ;
   wire \blkinst/cluster9/cfg_d[23] ;
   wire \blkinst/cluster9/cfg_d[22] ;
   wire \blkinst/cluster9/cfg_d[21] ;
   wire \blkinst/cluster9/cfg_d[20] ;
   wire \blkinst/cluster9/cfg_d[19] ;
   wire \blkinst/cluster9/cfg_d[18] ;
   wire \blkinst/cluster9/cfg_d[17] ;
   wire \blkinst/cluster9/cfg_d[16] ;
   wire \blkinst/cluster9/cfg_d[15] ;
   wire \blkinst/cluster9/cfg_d[14] ;
   wire \blkinst/cluster9/cfg_d[13] ;
   wire \blkinst/cluster9/cfg_d[12] ;
   wire \blkinst/cluster9/cfg_d[11] ;
   wire \blkinst/cluster9/cfg_d[10] ;
   wire \blkinst/cluster9/cfg_d[9] ;
   wire \blkinst/cluster9/cfg_d[8] ;
   wire \blkinst/cluster9/cfg_d[7] ;
   wire \blkinst/cluster9/cfg_d[6] ;
   wire \blkinst/cluster9/cfg_d[5] ;
   wire \blkinst/cluster9/cfg_d[4] ;
   wire \blkinst/cluster9/cfg_d[3] ;
   wire \blkinst/cluster9/cfg_d[2] ;
   wire \blkinst/cluster9/cfg_d[1] ;
   wire \blkinst/cluster9/cfg_d[0] ;
   wire \blkinst/cluster9/internal_lut5[1] ;
   wire \blkinst/cluster9/CLKGATE_rc_gclk ;
   wire \blkinst/cluster9/ffb ;
   wire \blkinst/cluster9/internal_lut6 ;
   wire \blkinst/cluster9/logic_0_1_net ;
   wire \blkinst/cluster9/n_0 ;
   wire \blkinst/cluster9/n_3 ;
   wire \blkinst/cluster9/n_5 ;
   wire \blkinst/cluster9/n_6 ;
   wire \blkinst/cluster9/n_7 ;
   wire \blkinst/cluster9/n_8 ;
   wire \blkinst/cluster9/n_9 ;
   wire \blkinst/cluster9/n_10 ;
   wire \blkinst/cluster9/n_11 ;
   wire \blkinst/cluster9/n_12 ;
   wire \blkinst/cluster9/n_13 ;
   wire \blkinst/cluster9/n_14 ;
   wire \blkinst/cluster9/n_15 ;
   wire \blkinst/cluster9/n_16 ;
   wire \blkinst/cluster9/n_17 ;
   wire \blkinst/cluster9/n_18 ;
   wire \blkinst/cluster9/n_19 ;
   wire \blkinst/cluster9/n_20 ;
   wire \blkinst/cluster9/n_21 ;
   wire \blkinst/cluster9/n_22 ;
   wire \blkinst/cluster9/n_23 ;
   wire \blkinst/cluster9/n_24 ;
   wire \blkinst/cluster9/n_25 ;
   wire \blkinst/cluster9/n_26 ;
   wire \blkinst/cluster9/n_27 ;
   wire \blkinst/cluster9/n_28 ;
   wire \blkinst/cluster9/n_29 ;
   wire \blkinst/cluster9/n_30 ;
   wire \blkinst/cluster9/n_32 ;
   wire \blkinst/cluster9/n_33 ;
   wire \blkinst/cluster9/n_34 ;
   wire \blkinst/cluster9/n_35 ;
   wire \blkinst/cluster9/n_36 ;
   wire \blkinst/cluster9/n_37 ;
   wire \blkinst/cluster9/n_38 ;
   wire \blkinst/cluster9/n_39 ;
   wire \blkinst/cluster9/n_40 ;
   wire \blkinst/cluster9/n_41 ;
   wire \blkinst/cluster9/n_42 ;
   wire \blkinst/cluster9/n_43 ;
   wire \blkinst/cluster9/n_44 ;
   wire \blkinst/cluster9/n_45 ;
   wire \blkinst/cluster9/n_46 ;
   wire \blkinst/cluster9/n_47 ;
   wire \blkinst/cluster9/n_48 ;
   wire \blkinst/cluster9/n_49 ;
   wire \blkinst/cluster9/n_50 ;
   wire \blkinst/cluster9/n_51 ;
   wire \blkinst/cluster9/n_52 ;
   wire \blkinst/cluster9/n_53 ;
   wire \blkinst/cluster9/n_54 ;
   wire \blkinst/cluster9/n_55 ;
   wire \blkinst/cluster9/n_56 ;
   wire \blkinst/cluster9/n_57 ;
   wire \blkinst/cluster9/n_58 ;
   wire \blkinst/cluster9/n_59 ;
   wire \blkinst/cluster9/n_60 ;
   wire \blkinst/cluster9/n_61 ;
   wire \blkinst/cluster9/n_62 ;
   wire \blkinst/cluster9/n_63 ;
   wire \blkinst/cluster9/n_64 ;
   wire \blkinst/cluster9/n_65 ;
   wire \blkinst/cluster9/n_66 ;
   wire \blkinst/cluster9/n_67 ;
   wire \blkinst/cluster9/n_68 ;
   wire \blkinst/cluster9/n_69 ;
   wire \blkinst/cluster9/n_70 ;
   wire \blkinst/cluster9/n_71 ;
   wire \blkinst/cluster9/n_72 ;
   wire \blkinst/cluster9/n_73 ;
   wire \blkinst/cluster9/n_74 ;
   wire \blkinst/cluster9/n_75 ;
   wire \blkinst/cluster9/n_76 ;
   wire \blkinst/cluster9/n_77 ;
   wire \blkinst/cluster9/n_78 ;
   wire \blkinst/cluster9/n_79 ;
   wire \blkinst/cluster9/n_80 ;
   wire \blkinst/cluster9/n_81 ;
   wire \blkinst/cluster9/n_82 ;
   wire \blkinst/cluster9/n_83 ;
   wire \blkinst/cluster9/n_84 ;
   wire \blkinst/cluster9/n_85 ;
   wire \blkinst/cluster9/n_86 ;
   wire \blkinst/cluster9/n_87 ;
   wire \blkinst/cluster9/n_88 ;
   wire \blkinst/cluster9/n_89 ;
   wire \blkinst/cluster9/n_90 ;
   wire \blkinst/cluster9/n_91 ;
   wire \blkinst/cluster9/n_92 ;
   wire \blkinst/cluster9/n_93 ;
   wire \blkinst/cluster9/n_94 ;
   wire \blkinst/cluster9/n_95 ;
   wire \blkinst/cluster9/n_96 ;
   wire \blkinst/cluster9/n_97 ;
   wire \blkinst/cluster9/n_98 ;
   wire \blkinst/cluster9/n_99 ;
   wire \blkinst/cluster9/n_100 ;
   wire \blkinst/cluster9/n_101 ;
   wire \blkinst/cluster9/n_102 ;
   wire \blkinst/cluster9/n_103 ;
   wire \blkinst/cluster9/n_104 ;
   wire \blkinst/cluster9/n_105 ;
   wire \blkinst/cluster9/n_106 ;
   wire \blkinst/cluster9/n_107 ;
   wire \blkinst/cluster9/n_108 ;
   wire \blkinst/cluster9/n_109 ;
   wire \blkinst/cluster9/n_110 ;
   wire \blkinst/cluster9/n_111 ;
   wire \blkinst/cluster9/n_112 ;
   wire \blkinst/cluster9/n_113 ;
   wire \blkinst/cluster9/n_114 ;
   wire \blkinst/cluster9/n_115 ;
   wire \blkinst/cluster9/n_116 ;
   wire \blkinst/cluster9/n_117 ;
   wire \blkinst/cluster9/n_118 ;
   wire \blkinst/cluster9/n_119 ;
   wire \blkinst/cluster9/n_120 ;
   wire \blkinst/cluster9/n_121 ;
   wire \blkinst/cluster9/n_122 ;
   wire \blkinst/cluster9/n_123 ;
   wire \blkinst/cluster9/n_124 ;
   wire \blkinst/cluster9/n_125 ;
   wire \blkinst/cluster9/n_126 ;
   wire \blkinst/cluster9/n_127 ;
   wire \blkinst/cluster9/n_128 ;
   wire \blkinst/cluster9/n_129 ;
   wire \blkinst/cluster9/n_130 ;
   wire \blkinst/cluster9/n_131 ;
   wire \blkinst/cluster9/n_132 ;
   wire \blkinst/cluster9/n_133 ;
   wire \blkinst/cluster9/n_134 ;
   wire \blkinst/cluster9/n_135 ;
   wire \blkinst/cluster9/n_136 ;
   wire \blkinst/cluster9/n_137 ;
   wire \blkinst/cluster9/n_138 ;
   wire \blkinst/cluster9/n_139 ;
   wire \blkinst/cluster9/n_140 ;
   wire \blkinst/cluster9/n_141 ;
   wire \blkinst/cluster9/n_142 ;
   wire \blkinst/cluster9/n_143 ;
   wire \blkinst/cluster9/n_144 ;
   wire \blkinst/cluster9/n_145 ;
   wire \blkinst/cluster9/n_146 ;
   wire \blkinst/cluster9/n_147 ;
   wire \blkinst/cluster9/n_148 ;
   wire \blkinst/cluster9/n_149 ;
   wire \blkinst/cluster9/n_150 ;
   wire \blkinst/cluster9/n_151 ;
   wire \blkinst/cluster9/n_152 ;
   wire \blkinst/cluster9/n_153 ;
   wire \blkinst/cluster9/n_154 ;
   wire \blkinst/cluster9/n_155 ;
   wire \blkinst/cluster9/n_156 ;
   wire \blkinst/cluster9/n_157 ;
   wire \blkinst/cluster9/n_158 ;
   wire \blkinst/cluster9/n_159 ;
   wire \blkinst/cluster9/n_160 ;
   wire \blkinst/cluster9/n_163 ;
   wire \blkinst/cluster9/n_164 ;
   wire \blkinst/cluster9/n_165 ;
   wire \blkinst/cluster9/n_166 ;
   wire \blkinst/cluster9/n_167 ;
   wire \blkinst/cluster9/n_168 ;
   wire \blkinst/cluster9/n_169 ;
   wire \blkinst/cluster9/n_170 ;
   wire \blkinst/cluster9/n_174 ;
   wire \blkinst/cluster9/n_175 ;
   wire \blkinst/cluster9/n_183 ;
   wire \blkinst/cluster9/n_190 ;
   wire \blkinst/cluster9/s ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_5 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_6 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_5 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_6 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_5 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_6 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_5 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_6 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_4 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_0 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_1 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_2 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_3 ;
   wire \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_4 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_0 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_1 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_3 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_4 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_5 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_6 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_7 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_8 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_9 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_10 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_11 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_12 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_13 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_14 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_15 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_16 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_17 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_18 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_19 ;
   wire \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_20 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_0 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_1 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_2 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_3 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_4 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_5 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_6 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_7 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_8 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_9 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_10 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_11 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_12 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_13 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_14 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_15 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_16 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_17 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_18 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_19 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_20 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_21 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_0 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_1 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_2 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_3 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_4 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_5 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_6 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_7 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_8 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_9 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_10 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_11 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_12 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_13 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_14 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_15 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_16 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_17 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_18 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_19 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_20 ;
   wire \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_29 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_30 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_29 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_30 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_31 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_32 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_29 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_30 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_31 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_32 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_33 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_34 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_35 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_36 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_37 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_38 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_39 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_52 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_29 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_30 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_31 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_32 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_33 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_34 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_35 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_36 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_28 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_29 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_30 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_31 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_32 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_26 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_27 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_50 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_25 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_24 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_23 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_22 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_21 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_0 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_1 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_2 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_3 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_4 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_5 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_6 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_7 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_8 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_9 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_10 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_11 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_12 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_13 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_14 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_15 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_16 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_17 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_18 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_19 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_20 ;
   wire \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_21 ;
   wire \fake_mem/flop_array[0][31] ;
   wire \fake_mem/flop_array[0][30] ;
   wire \fake_mem/flop_array[0][29] ;
   wire \fake_mem/flop_array[0][28] ;
   wire \fake_mem/flop_array[0][27] ;
   wire \fake_mem/flop_array[0][26] ;
   wire \fake_mem/flop_array[0][25] ;
   wire \fake_mem/flop_array[0][24] ;
   wire \fake_mem/flop_array[0][23] ;
   wire \fake_mem/flop_array[0][22] ;
   wire \fake_mem/flop_array[0][21] ;
   wire \fake_mem/flop_array[0][20] ;
   wire \fake_mem/flop_array[0][19] ;
   wire \fake_mem/flop_array[0][18] ;
   wire \fake_mem/flop_array[0][17] ;
   wire \fake_mem/flop_array[0][16] ;
   wire \fake_mem/flop_array[0][15] ;
   wire \fake_mem/flop_array[0][14] ;
   wire \fake_mem/flop_array[0][13] ;
   wire \fake_mem/flop_array[0][12] ;
   wire \fake_mem/flop_array[0][11] ;
   wire \fake_mem/flop_array[0][10] ;
   wire \fake_mem/flop_array[0][9] ;
   wire \fake_mem/flop_array[0][8] ;
   wire \fake_mem/flop_array[0][7] ;
   wire \fake_mem/flop_array[0][6] ;
   wire \fake_mem/flop_array[0][5] ;
   wire \fake_mem/flop_array[0][4] ;
   wire \fake_mem/flop_array[0][3] ;
   wire \fake_mem/flop_array[0][2] ;
   wire \fake_mem/flop_array[0][1] ;
   wire \fake_mem/flop_array[0][0] ;
   wire \fake_mem/flop_array[1][31] ;
   wire \fake_mem/flop_array[1][30] ;
   wire \fake_mem/flop_array[1][29] ;
   wire \fake_mem/flop_array[1][28] ;
   wire \fake_mem/flop_array[1][27] ;
   wire \fake_mem/flop_array[1][26] ;
   wire \fake_mem/flop_array[1][25] ;
   wire \fake_mem/flop_array[1][24] ;
   wire \fake_mem/flop_array[1][23] ;
   wire \fake_mem/flop_array[1][22] ;
   wire \fake_mem/flop_array[1][21] ;
   wire \fake_mem/flop_array[1][20] ;
   wire \fake_mem/flop_array[1][19] ;
   wire \fake_mem/flop_array[1][18] ;
   wire \fake_mem/flop_array[1][17] ;
   wire \fake_mem/flop_array[1][16] ;
   wire \fake_mem/flop_array[1][15] ;
   wire \fake_mem/flop_array[1][14] ;
   wire \fake_mem/flop_array[1][13] ;
   wire \fake_mem/flop_array[1][12] ;
   wire \fake_mem/flop_array[1][11] ;
   wire \fake_mem/flop_array[1][10] ;
   wire \fake_mem/flop_array[1][9] ;
   wire \fake_mem/flop_array[1][8] ;
   wire \fake_mem/flop_array[1][7] ;
   wire \fake_mem/flop_array[1][6] ;
   wire \fake_mem/flop_array[1][5] ;
   wire \fake_mem/flop_array[1][4] ;
   wire \fake_mem/flop_array[1][3] ;
   wire \fake_mem/flop_array[1][2] ;
   wire \fake_mem/flop_array[1][1] ;
   wire \fake_mem/flop_array[1][0] ;
   wire \fake_mem/flop_array[2][31] ;
   wire \fake_mem/flop_array[2][30] ;
   wire \fake_mem/flop_array[2][29] ;
   wire \fake_mem/flop_array[2][28] ;
   wire \fake_mem/flop_array[2][27] ;
   wire \fake_mem/flop_array[2][26] ;
   wire \fake_mem/flop_array[2][25] ;
   wire \fake_mem/flop_array[2][24] ;
   wire \fake_mem/flop_array[2][23] ;
   wire \fake_mem/flop_array[2][22] ;
   wire \fake_mem/flop_array[2][21] ;
   wire \fake_mem/flop_array[2][20] ;
   wire \fake_mem/flop_array[2][19] ;
   wire \fake_mem/flop_array[2][18] ;
   wire \fake_mem/flop_array[2][17] ;
   wire \fake_mem/flop_array[2][16] ;
   wire \fake_mem/flop_array[2][15] ;
   wire \fake_mem/flop_array[2][14] ;
   wire \fake_mem/flop_array[2][13] ;
   wire \fake_mem/flop_array[2][12] ;
   wire \fake_mem/flop_array[2][11] ;
   wire \fake_mem/flop_array[2][10] ;
   wire \fake_mem/flop_array[2][9] ;
   wire \fake_mem/flop_array[2][8] ;
   wire \fake_mem/flop_array[2][7] ;
   wire \fake_mem/flop_array[2][6] ;
   wire \fake_mem/flop_array[2][5] ;
   wire \fake_mem/flop_array[2][4] ;
   wire \fake_mem/flop_array[2][3] ;
   wire \fake_mem/flop_array[2][2] ;
   wire \fake_mem/flop_array[2][1] ;
   wire \fake_mem/flop_array[2][0] ;
   wire \fake_mem/flop_array[3][31] ;
   wire \fake_mem/flop_array[3][30] ;
   wire \fake_mem/flop_array[3][29] ;
   wire \fake_mem/flop_array[3][28] ;
   wire \fake_mem/flop_array[3][27] ;
   wire \fake_mem/flop_array[3][26] ;
   wire \fake_mem/flop_array[3][25] ;
   wire \fake_mem/flop_array[3][24] ;
   wire \fake_mem/flop_array[3][23] ;
   wire \fake_mem/flop_array[3][22] ;
   wire \fake_mem/flop_array[3][21] ;
   wire \fake_mem/flop_array[3][20] ;
   wire \fake_mem/flop_array[3][19] ;
   wire \fake_mem/flop_array[3][18] ;
   wire \fake_mem/flop_array[3][17] ;
   wire \fake_mem/flop_array[3][16] ;
   wire \fake_mem/flop_array[3][15] ;
   wire \fake_mem/flop_array[3][14] ;
   wire \fake_mem/flop_array[3][13] ;
   wire \fake_mem/flop_array[3][12] ;
   wire \fake_mem/flop_array[3][11] ;
   wire \fake_mem/flop_array[3][10] ;
   wire \fake_mem/flop_array[3][9] ;
   wire \fake_mem/flop_array[3][8] ;
   wire \fake_mem/flop_array[3][7] ;
   wire \fake_mem/flop_array[3][6] ;
   wire \fake_mem/flop_array[3][5] ;
   wire \fake_mem/flop_array[3][4] ;
   wire \fake_mem/flop_array[3][3] ;
   wire \fake_mem/flop_array[3][2] ;
   wire \fake_mem/flop_array[3][1] ;
   wire \fake_mem/flop_array[3][0] ;
   wire \fake_mem/flop_array[4][31] ;
   wire \fake_mem/flop_array[4][30] ;
   wire \fake_mem/flop_array[4][29] ;
   wire \fake_mem/flop_array[4][28] ;
   wire \fake_mem/flop_array[4][27] ;
   wire \fake_mem/flop_array[4][26] ;
   wire \fake_mem/flop_array[4][25] ;
   wire \fake_mem/flop_array[4][24] ;
   wire \fake_mem/flop_array[4][23] ;
   wire \fake_mem/flop_array[4][22] ;
   wire \fake_mem/flop_array[4][21] ;
   wire \fake_mem/flop_array[4][20] ;
   wire \fake_mem/flop_array[4][19] ;
   wire \fake_mem/flop_array[4][18] ;
   wire \fake_mem/flop_array[4][17] ;
   wire \fake_mem/flop_array[4][16] ;
   wire \fake_mem/flop_array[4][15] ;
   wire \fake_mem/flop_array[4][14] ;
   wire \fake_mem/flop_array[4][13] ;
   wire \fake_mem/flop_array[4][12] ;
   wire \fake_mem/flop_array[4][11] ;
   wire \fake_mem/flop_array[4][10] ;
   wire \fake_mem/flop_array[4][9] ;
   wire \fake_mem/flop_array[4][8] ;
   wire \fake_mem/flop_array[4][7] ;
   wire \fake_mem/flop_array[4][6] ;
   wire \fake_mem/flop_array[4][5] ;
   wire \fake_mem/flop_array[4][4] ;
   wire \fake_mem/flop_array[4][3] ;
   wire \fake_mem/flop_array[4][2] ;
   wire \fake_mem/flop_array[4][1] ;
   wire \fake_mem/flop_array[4][0] ;
   wire \fake_mem/flop_array[5][31] ;
   wire \fake_mem/flop_array[5][30] ;
   wire \fake_mem/flop_array[5][29] ;
   wire \fake_mem/flop_array[5][28] ;
   wire \fake_mem/flop_array[5][27] ;
   wire \fake_mem/flop_array[5][26] ;
   wire \fake_mem/flop_array[5][25] ;
   wire \fake_mem/flop_array[5][24] ;
   wire \fake_mem/flop_array[5][23] ;
   wire \fake_mem/flop_array[5][22] ;
   wire \fake_mem/flop_array[5][21] ;
   wire \fake_mem/flop_array[5][20] ;
   wire \fake_mem/flop_array[5][19] ;
   wire \fake_mem/flop_array[5][18] ;
   wire \fake_mem/flop_array[5][17] ;
   wire \fake_mem/flop_array[5][16] ;
   wire \fake_mem/flop_array[5][15] ;
   wire \fake_mem/flop_array[5][14] ;
   wire \fake_mem/flop_array[5][13] ;
   wire \fake_mem/flop_array[5][12] ;
   wire \fake_mem/flop_array[5][11] ;
   wire \fake_mem/flop_array[5][10] ;
   wire \fake_mem/flop_array[5][9] ;
   wire \fake_mem/flop_array[5][8] ;
   wire \fake_mem/flop_array[5][7] ;
   wire \fake_mem/flop_array[5][6] ;
   wire \fake_mem/flop_array[5][5] ;
   wire \fake_mem/flop_array[5][4] ;
   wire \fake_mem/flop_array[5][3] ;
   wire \fake_mem/flop_array[5][2] ;
   wire \fake_mem/flop_array[5][1] ;
   wire \fake_mem/flop_array[5][0] ;
   wire \fake_mem/flop_array[6][31] ;
   wire \fake_mem/flop_array[6][30] ;
   wire \fake_mem/flop_array[6][29] ;
   wire \fake_mem/flop_array[6][28] ;
   wire \fake_mem/flop_array[6][27] ;
   wire \fake_mem/flop_array[6][26] ;
   wire \fake_mem/flop_array[6][25] ;
   wire \fake_mem/flop_array[6][24] ;
   wire \fake_mem/flop_array[6][23] ;
   wire \fake_mem/flop_array[6][22] ;
   wire \fake_mem/flop_array[6][21] ;
   wire \fake_mem/flop_array[6][20] ;
   wire \fake_mem/flop_array[6][19] ;
   wire \fake_mem/flop_array[6][18] ;
   wire \fake_mem/flop_array[6][17] ;
   wire \fake_mem/flop_array[6][16] ;
   wire \fake_mem/flop_array[6][15] ;
   wire \fake_mem/flop_array[6][14] ;
   wire \fake_mem/flop_array[6][13] ;
   wire \fake_mem/flop_array[6][12] ;
   wire \fake_mem/flop_array[6][11] ;
   wire \fake_mem/flop_array[6][10] ;
   wire \fake_mem/flop_array[6][9] ;
   wire \fake_mem/flop_array[6][8] ;
   wire \fake_mem/flop_array[6][7] ;
   wire \fake_mem/flop_array[6][6] ;
   wire \fake_mem/flop_array[6][5] ;
   wire \fake_mem/flop_array[6][4] ;
   wire \fake_mem/flop_array[6][3] ;
   wire \fake_mem/flop_array[6][2] ;
   wire \fake_mem/flop_array[6][1] ;
   wire \fake_mem/flop_array[6][0] ;
   wire \fake_mem/flop_array[7][31] ;
   wire \fake_mem/flop_array[7][30] ;
   wire \fake_mem/flop_array[7][29] ;
   wire \fake_mem/flop_array[7][28] ;
   wire \fake_mem/flop_array[7][27] ;
   wire \fake_mem/flop_array[7][26] ;
   wire \fake_mem/flop_array[7][25] ;
   wire \fake_mem/flop_array[7][24] ;
   wire \fake_mem/flop_array[7][23] ;
   wire \fake_mem/flop_array[7][22] ;
   wire \fake_mem/flop_array[7][21] ;
   wire \fake_mem/flop_array[7][20] ;
   wire \fake_mem/flop_array[7][19] ;
   wire \fake_mem/flop_array[7][18] ;
   wire \fake_mem/flop_array[7][17] ;
   wire \fake_mem/flop_array[7][16] ;
   wire \fake_mem/flop_array[7][15] ;
   wire \fake_mem/flop_array[7][14] ;
   wire \fake_mem/flop_array[7][13] ;
   wire \fake_mem/flop_array[7][12] ;
   wire \fake_mem/flop_array[7][11] ;
   wire \fake_mem/flop_array[7][10] ;
   wire \fake_mem/flop_array[7][9] ;
   wire \fake_mem/flop_array[7][8] ;
   wire \fake_mem/flop_array[7][7] ;
   wire \fake_mem/flop_array[7][6] ;
   wire \fake_mem/flop_array[7][5] ;
   wire \fake_mem/flop_array[7][4] ;
   wire \fake_mem/flop_array[7][3] ;
   wire \fake_mem/flop_array[7][2] ;
   wire \fake_mem/flop_array[7][1] ;
   wire \fake_mem/flop_array[7][0] ;
   wire \fake_mem/flop_array[8][31] ;
   wire \fake_mem/flop_array[8][30] ;
   wire \fake_mem/flop_array[8][29] ;
   wire \fake_mem/flop_array[8][28] ;
   wire \fake_mem/flop_array[8][27] ;
   wire \fake_mem/flop_array[8][26] ;
   wire \fake_mem/flop_array[8][25] ;
   wire \fake_mem/flop_array[8][24] ;
   wire \fake_mem/flop_array[8][23] ;
   wire \fake_mem/flop_array[8][22] ;
   wire \fake_mem/flop_array[8][21] ;
   wire \fake_mem/flop_array[8][20] ;
   wire \fake_mem/flop_array[8][19] ;
   wire \fake_mem/flop_array[8][18] ;
   wire \fake_mem/flop_array[8][17] ;
   wire \fake_mem/flop_array[8][16] ;
   wire \fake_mem/flop_array[8][15] ;
   wire \fake_mem/flop_array[8][14] ;
   wire \fake_mem/flop_array[8][13] ;
   wire \fake_mem/flop_array[8][12] ;
   wire \fake_mem/flop_array[8][11] ;
   wire \fake_mem/flop_array[8][10] ;
   wire \fake_mem/flop_array[8][9] ;
   wire \fake_mem/flop_array[8][8] ;
   wire \fake_mem/flop_array[8][7] ;
   wire \fake_mem/flop_array[8][6] ;
   wire \fake_mem/flop_array[8][5] ;
   wire \fake_mem/flop_array[8][4] ;
   wire \fake_mem/flop_array[8][3] ;
   wire \fake_mem/flop_array[8][2] ;
   wire \fake_mem/flop_array[8][1] ;
   wire \fake_mem/flop_array[8][0] ;
   wire \fake_mem/flop_array[9][31] ;
   wire \fake_mem/flop_array[9][30] ;
   wire \fake_mem/flop_array[9][29] ;
   wire \fake_mem/flop_array[9][28] ;
   wire \fake_mem/flop_array[9][27] ;
   wire \fake_mem/flop_array[9][26] ;
   wire \fake_mem/flop_array[9][25] ;
   wire \fake_mem/flop_array[9][24] ;
   wire \fake_mem/flop_array[9][23] ;
   wire \fake_mem/flop_array[9][22] ;
   wire \fake_mem/flop_array[9][21] ;
   wire \fake_mem/flop_array[9][20] ;
   wire \fake_mem/flop_array[9][19] ;
   wire \fake_mem/flop_array[9][18] ;
   wire \fake_mem/flop_array[9][17] ;
   wire \fake_mem/flop_array[9][16] ;
   wire \fake_mem/flop_array[9][15] ;
   wire \fake_mem/flop_array[9][14] ;
   wire \fake_mem/flop_array[9][13] ;
   wire \fake_mem/flop_array[9][12] ;
   wire \fake_mem/flop_array[9][11] ;
   wire \fake_mem/flop_array[9][10] ;
   wire \fake_mem/flop_array[9][9] ;
   wire \fake_mem/flop_array[9][8] ;
   wire \fake_mem/flop_array[9][7] ;
   wire \fake_mem/flop_array[9][6] ;
   wire \fake_mem/flop_array[9][5] ;
   wire \fake_mem/flop_array[9][4] ;
   wire \fake_mem/flop_array[9][3] ;
   wire \fake_mem/flop_array[9][2] ;
   wire \fake_mem/flop_array[9][1] ;
   wire \fake_mem/flop_array[9][0] ;
   wire \fake_mem/flop_array[10][31] ;
   wire \fake_mem/flop_array[10][30] ;
   wire \fake_mem/flop_array[10][29] ;
   wire \fake_mem/flop_array[10][28] ;
   wire \fake_mem/flop_array[10][27] ;
   wire \fake_mem/flop_array[10][26] ;
   wire \fake_mem/flop_array[10][25] ;
   wire \fake_mem/flop_array[10][24] ;
   wire \fake_mem/flop_array[10][23] ;
   wire \fake_mem/flop_array[10][22] ;
   wire \fake_mem/flop_array[10][21] ;
   wire \fake_mem/flop_array[10][20] ;
   wire \fake_mem/flop_array[10][19] ;
   wire \fake_mem/flop_array[10][18] ;
   wire \fake_mem/flop_array[10][17] ;
   wire \fake_mem/flop_array[10][16] ;
   wire \fake_mem/flop_array[10][15] ;
   wire \fake_mem/flop_array[10][14] ;
   wire \fake_mem/flop_array[10][13] ;
   wire \fake_mem/flop_array[10][12] ;
   wire \fake_mem/flop_array[10][11] ;
   wire \fake_mem/flop_array[10][10] ;
   wire \fake_mem/flop_array[10][9] ;
   wire \fake_mem/flop_array[10][8] ;
   wire \fake_mem/flop_array[10][7] ;
   wire \fake_mem/flop_array[10][6] ;
   wire \fake_mem/flop_array[10][5] ;
   wire \fake_mem/flop_array[10][4] ;
   wire \fake_mem/flop_array[10][3] ;
   wire \fake_mem/flop_array[10][2] ;
   wire \fake_mem/flop_array[10][1] ;
   wire \fake_mem/flop_array[10][0] ;
   wire \fake_mem/flop_array[11][31] ;
   wire \fake_mem/flop_array[11][30] ;
   wire \fake_mem/flop_array[11][29] ;
   wire \fake_mem/flop_array[11][28] ;
   wire \fake_mem/flop_array[11][27] ;
   wire \fake_mem/flop_array[11][26] ;
   wire \fake_mem/flop_array[11][25] ;
   wire \fake_mem/flop_array[11][24] ;
   wire \fake_mem/flop_array[11][23] ;
   wire \fake_mem/flop_array[11][22] ;
   wire \fake_mem/flop_array[11][21] ;
   wire \fake_mem/flop_array[11][20] ;
   wire \fake_mem/flop_array[11][19] ;
   wire \fake_mem/flop_array[11][18] ;
   wire \fake_mem/flop_array[11][17] ;
   wire \fake_mem/flop_array[11][16] ;
   wire \fake_mem/flop_array[11][15] ;
   wire \fake_mem/flop_array[11][14] ;
   wire \fake_mem/flop_array[11][13] ;
   wire \fake_mem/flop_array[11][12] ;
   wire \fake_mem/flop_array[11][11] ;
   wire \fake_mem/flop_array[11][10] ;
   wire \fake_mem/flop_array[11][9] ;
   wire \fake_mem/flop_array[11][8] ;
   wire \fake_mem/flop_array[11][7] ;
   wire \fake_mem/flop_array[11][6] ;
   wire \fake_mem/flop_array[11][5] ;
   wire \fake_mem/flop_array[11][4] ;
   wire \fake_mem/flop_array[11][3] ;
   wire \fake_mem/flop_array[11][2] ;
   wire \fake_mem/flop_array[11][1] ;
   wire \fake_mem/flop_array[11][0] ;
   wire \fake_mem/flop_array[12][31] ;
   wire \fake_mem/flop_array[12][30] ;
   wire \fake_mem/flop_array[12][29] ;
   wire \fake_mem/flop_array[12][28] ;
   wire \fake_mem/flop_array[12][27] ;
   wire \fake_mem/flop_array[12][26] ;
   wire \fake_mem/flop_array[12][25] ;
   wire \fake_mem/flop_array[12][24] ;
   wire \fake_mem/flop_array[12][23] ;
   wire \fake_mem/flop_array[12][22] ;
   wire \fake_mem/flop_array[12][21] ;
   wire \fake_mem/flop_array[12][20] ;
   wire \fake_mem/flop_array[12][19] ;
   wire \fake_mem/flop_array[12][18] ;
   wire \fake_mem/flop_array[12][17] ;
   wire \fake_mem/flop_array[12][16] ;
   wire \fake_mem/flop_array[12][15] ;
   wire \fake_mem/flop_array[12][14] ;
   wire \fake_mem/flop_array[12][13] ;
   wire \fake_mem/flop_array[12][12] ;
   wire \fake_mem/flop_array[12][11] ;
   wire \fake_mem/flop_array[12][10] ;
   wire \fake_mem/flop_array[12][9] ;
   wire \fake_mem/flop_array[12][8] ;
   wire \fake_mem/flop_array[12][7] ;
   wire \fake_mem/flop_array[12][6] ;
   wire \fake_mem/flop_array[12][5] ;
   wire \fake_mem/flop_array[12][4] ;
   wire \fake_mem/flop_array[12][3] ;
   wire \fake_mem/flop_array[12][2] ;
   wire \fake_mem/flop_array[12][1] ;
   wire \fake_mem/flop_array[12][0] ;
   wire \fake_mem/flop_array[13][31] ;
   wire \fake_mem/flop_array[13][30] ;
   wire \fake_mem/flop_array[13][29] ;
   wire \fake_mem/flop_array[13][28] ;
   wire \fake_mem/flop_array[13][27] ;
   wire \fake_mem/flop_array[13][26] ;
   wire \fake_mem/flop_array[13][25] ;
   wire \fake_mem/flop_array[13][24] ;
   wire \fake_mem/flop_array[13][23] ;
   wire \fake_mem/flop_array[13][22] ;
   wire \fake_mem/flop_array[13][21] ;
   wire \fake_mem/flop_array[13][20] ;
   wire \fake_mem/flop_array[13][19] ;
   wire \fake_mem/flop_array[13][18] ;
   wire \fake_mem/flop_array[13][17] ;
   wire \fake_mem/flop_array[13][16] ;
   wire \fake_mem/flop_array[13][15] ;
   wire \fake_mem/flop_array[13][14] ;
   wire \fake_mem/flop_array[13][13] ;
   wire \fake_mem/flop_array[13][12] ;
   wire \fake_mem/flop_array[13][11] ;
   wire \fake_mem/flop_array[13][10] ;
   wire \fake_mem/flop_array[13][9] ;
   wire \fake_mem/flop_array[13][8] ;
   wire \fake_mem/flop_array[13][7] ;
   wire \fake_mem/flop_array[13][6] ;
   wire \fake_mem/flop_array[13][5] ;
   wire \fake_mem/flop_array[13][4] ;
   wire \fake_mem/flop_array[13][3] ;
   wire \fake_mem/flop_array[13][2] ;
   wire \fake_mem/flop_array[13][1] ;
   wire \fake_mem/flop_array[13][0] ;
   wire \fake_mem/flop_array[14][31] ;
   wire \fake_mem/flop_array[14][30] ;
   wire \fake_mem/flop_array[14][29] ;
   wire \fake_mem/flop_array[14][28] ;
   wire \fake_mem/flop_array[14][27] ;
   wire \fake_mem/flop_array[14][26] ;
   wire \fake_mem/flop_array[14][25] ;
   wire \fake_mem/flop_array[14][24] ;
   wire \fake_mem/flop_array[14][23] ;
   wire \fake_mem/flop_array[14][22] ;
   wire \fake_mem/flop_array[14][21] ;
   wire \fake_mem/flop_array[14][20] ;
   wire \fake_mem/flop_array[14][19] ;
   wire \fake_mem/flop_array[14][18] ;
   wire \fake_mem/flop_array[14][17] ;
   wire \fake_mem/flop_array[14][16] ;
   wire \fake_mem/flop_array[14][15] ;
   wire \fake_mem/flop_array[14][14] ;
   wire \fake_mem/flop_array[14][13] ;
   wire \fake_mem/flop_array[14][12] ;
   wire \fake_mem/flop_array[14][11] ;
   wire \fake_mem/flop_array[14][10] ;
   wire \fake_mem/flop_array[14][9] ;
   wire \fake_mem/flop_array[14][8] ;
   wire \fake_mem/flop_array[14][7] ;
   wire \fake_mem/flop_array[14][6] ;
   wire \fake_mem/flop_array[14][5] ;
   wire \fake_mem/flop_array[14][4] ;
   wire \fake_mem/flop_array[14][3] ;
   wire \fake_mem/flop_array[14][2] ;
   wire \fake_mem/flop_array[14][1] ;
   wire \fake_mem/flop_array[14][0] ;
   wire \fake_mem/flop_array[15][31] ;
   wire \fake_mem/flop_array[15][30] ;
   wire \fake_mem/flop_array[15][29] ;
   wire \fake_mem/flop_array[15][28] ;
   wire \fake_mem/flop_array[15][27] ;
   wire \fake_mem/flop_array[15][26] ;
   wire \fake_mem/flop_array[15][25] ;
   wire \fake_mem/flop_array[15][24] ;
   wire \fake_mem/flop_array[15][23] ;
   wire \fake_mem/flop_array[15][22] ;
   wire \fake_mem/flop_array[15][21] ;
   wire \fake_mem/flop_array[15][20] ;
   wire \fake_mem/flop_array[15][19] ;
   wire \fake_mem/flop_array[15][18] ;
   wire \fake_mem/flop_array[15][17] ;
   wire \fake_mem/flop_array[15][16] ;
   wire \fake_mem/flop_array[15][15] ;
   wire \fake_mem/flop_array[15][14] ;
   wire \fake_mem/flop_array[15][13] ;
   wire \fake_mem/flop_array[15][12] ;
   wire \fake_mem/flop_array[15][11] ;
   wire \fake_mem/flop_array[15][10] ;
   wire \fake_mem/flop_array[15][9] ;
   wire \fake_mem/flop_array[15][8] ;
   wire \fake_mem/flop_array[15][7] ;
   wire \fake_mem/flop_array[15][6] ;
   wire \fake_mem/flop_array[15][5] ;
   wire \fake_mem/flop_array[15][4] ;
   wire \fake_mem/flop_array[15][3] ;
   wire \fake_mem/flop_array[15][2] ;
   wire \fake_mem/flop_array[15][1] ;
   wire \fake_mem/flop_array[15][0] ;
   wire \fake_mem/CLKGATE_rc_gclk ;
   wire \fake_mem/CLKGATE_rc_gclk_2305 ;
   wire \fake_mem/CLKGATE_rc_gclk_2307 ;
   wire \fake_mem/CLKGATE_rc_gclk_2309 ;
   wire \fake_mem/CLKGATE_rc_gclk_2311 ;
   wire \fake_mem/CLKGATE_rc_gclk_2313 ;
   wire \fake_mem/CLKGATE_rc_gclk_2315 ;
   wire \fake_mem/CLKGATE_rc_gclk_2317 ;
   wire \fake_mem/CLKGATE_rc_gclk_2319 ;
   wire \fake_mem/CLKGATE_rc_gclk_2321 ;
   wire \fake_mem/CLKGATE_rc_gclk_2323 ;
   wire \fake_mem/CLKGATE_rc_gclk_2325 ;
   wire \fake_mem/CLKGATE_rc_gclk_2327 ;
   wire \fake_mem/CLKGATE_rc_gclk_2329 ;
   wire \fake_mem/CLKGATE_rc_gclk_2331 ;
   wire \fake_mem/CLKGATE_rc_gclk_2333 ;
   wire \fake_mem/logic_0_1_net ;
   wire \fake_mem/logic_0_2_net ;
   wire \fake_mem/logic_0_3_net ;
   wire \fake_mem/logic_0_4_net ;
   wire \fake_mem/logic_0_5_net ;
   wire \fake_mem/logic_0_6_net ;
   wire \fake_mem/logic_0_7_net ;
   wire \fake_mem/logic_0_8_net ;
   wire \fake_mem/logic_0_9_net ;
   wire \fake_mem/logic_0_10_net ;
   wire \fake_mem/logic_0_11_net ;
   wire \fake_mem/logic_0_12_net ;
   wire \fake_mem/logic_0_13_net ;
   wire \fake_mem/logic_0_14_net ;
   wire \fake_mem/logic_0_15_net ;
   wire \fake_mem/logic_0_16_net ;
   wire \fake_mem/n_0 ;
   wire \fake_mem/n_1 ;
   wire \fake_mem/n_2 ;
   wire \fake_mem/n_3 ;
   wire \fake_mem/n_4 ;
   wire \fake_mem/n_5 ;
   wire \fake_mem/n_6 ;
   wire \fake_mem/n_7 ;
   wire \fake_mem/n_8 ;
   wire \fake_mem/n_9 ;
   wire \fake_mem/n_10 ;
   wire \fake_mem/n_11 ;
   wire \fake_mem/n_12 ;
   wire \fake_mem/n_13 ;
   wire \fake_mem/n_14 ;
   wire \fake_mem/n_15 ;
   wire \fake_mem/n_18 ;
   wire \fake_mem/n_19 ;
   wire \fake_mem/n_20 ;
   wire \fake_mem/n_21 ;
   wire \fake_mem/n_22 ;
   wire \fake_mem/n_23 ;
   wire \fake_mem/n_24 ;
   wire \fake_mem/n_25 ;
   wire \fake_mem/n_26 ;
   wire \fake_mem/n_27 ;
   wire \fake_mem/n_28 ;
   wire \fake_mem/n_29 ;
   wire \fake_mem/n_30 ;
   wire \fake_mem/n_31 ;
   wire \fake_mem/n_32 ;
   wire \fake_mem/n_33 ;
   wire \fake_mem/n_35 ;
   wire \fake_mem/n_36 ;
   wire \fake_mem/n_37 ;
   wire \fake_mem/n_38 ;
   wire \fake_mem/n_39 ;
   wire \fake_mem/n_40 ;
   wire \fake_mem/n_41 ;
   wire \fake_mem/n_42 ;
   wire \fake_mem/n_43 ;
   wire \fake_mem/n_44 ;
   wire \fake_mem/n_45 ;
   wire \fake_mem/n_46 ;
   wire \fake_mem/n_47 ;
   wire \fake_mem/n_48 ;
   wire \fake_mem/n_49 ;
   wire \fake_mem/n_50 ;
   wire \fake_mem/n_51 ;
   wire \fake_mem/n_52 ;
   wire \fake_mem/n_53 ;
   wire \fake_mem/n_54 ;
   wire \fake_mem/n_55 ;
   wire \fake_mem/n_56 ;
   wire \fake_mem/n_57 ;
   wire \fake_mem/n_58 ;
   wire \fake_mem/n_59 ;
   wire \fake_mem/n_60 ;
   wire \fake_mem/n_61 ;
   wire \fake_mem/n_62 ;
   wire \fake_mem/n_63 ;
   wire \fake_mem/n_64 ;
   wire \fake_mem/n_65 ;
   wire \fake_mem/n_66 ;
   wire \fake_mem/n_67 ;
   wire \fake_mem/n_68 ;
   wire \fake_mem/n_69 ;
   wire \fake_mem/n_70 ;
   wire \fake_mem/n_71 ;
   wire \fake_mem/n_72 ;
   wire \fake_mem/n_73 ;
   wire \fake_mem/n_74 ;
   wire \fake_mem/n_75 ;
   wire \fake_mem/n_76 ;
   wire \fake_mem/n_77 ;
   wire \fake_mem/n_78 ;
   wire \fake_mem/n_79 ;
   wire \fake_mem/n_80 ;
   wire \fake_mem/n_81 ;
   wire \fake_mem/n_82 ;
   wire \fake_mem/n_83 ;
   wire \fake_mem/n_84 ;
   wire \fake_mem/n_85 ;
   wire \fake_mem/n_86 ;
   wire \fake_mem/n_87 ;
   wire \fake_mem/n_88 ;
   wire \fake_mem/n_89 ;
   wire \fake_mem/n_90 ;
   wire \fake_mem/n_91 ;
   wire \fake_mem/n_92 ;
   wire \fake_mem/n_93 ;
   wire \fake_mem/n_94 ;
   wire \fake_mem/n_95 ;
   wire \fake_mem/n_96 ;
   wire \fake_mem/n_97 ;
   wire \fake_mem/n_98 ;
   wire \fake_mem/n_99 ;
   wire \fake_mem/n_100 ;
   wire \fake_mem/n_101 ;
   wire \fake_mem/n_102 ;
   wire \fake_mem/n_103 ;
   wire \fake_mem/n_104 ;
   wire \fake_mem/n_105 ;
   wire \fake_mem/n_106 ;
   wire \fake_mem/n_107 ;
   wire \fake_mem/n_108 ;
   wire \fake_mem/n_109 ;
   wire \fake_mem/n_110 ;
   wire \fake_mem/n_111 ;
   wire \fake_mem/n_112 ;
   wire \fake_mem/n_113 ;
   wire \fake_mem/n_114 ;
   wire \fake_mem/n_115 ;
   wire \fake_mem/n_116 ;
   wire \fake_mem/n_117 ;
   wire \fake_mem/n_118 ;
   wire \fake_mem/n_119 ;
   wire \fake_mem/n_120 ;
   wire \fake_mem/n_121 ;
   wire \fake_mem/n_122 ;
   wire \fake_mem/n_123 ;
   wire \fake_mem/n_124 ;
   wire \fake_mem/n_125 ;
   wire \fake_mem/n_126 ;
   wire \fake_mem/n_127 ;
   wire \fake_mem/n_128 ;
   wire \fake_mem/n_129 ;
   wire \fake_mem/n_130 ;
   wire \fake_mem/n_131 ;
   wire \fake_mem/n_132 ;
   wire \fake_mem/n_133 ;
   wire \fake_mem/n_134 ;
   wire \fake_mem/n_135 ;
   wire \fake_mem/n_136 ;
   wire \fake_mem/n_137 ;
   wire \fake_mem/n_138 ;
   wire \fake_mem/n_139 ;
   wire \fake_mem/n_140 ;
   wire \fake_mem/n_141 ;
   wire \fake_mem/n_142 ;
   wire \fake_mem/n_143 ;
   wire \fake_mem/n_144 ;
   wire \fake_mem/n_145 ;
   wire \fake_mem/n_146 ;
   wire \fake_mem/n_147 ;
   wire \fake_mem/n_148 ;
   wire \fake_mem/n_149 ;
   wire \fake_mem/n_150 ;
   wire \fake_mem/n_151 ;
   wire \fake_mem/n_152 ;
   wire \fake_mem/n_153 ;
   wire \fake_mem/n_154 ;
   wire \fake_mem/n_155 ;
   wire \fake_mem/n_156 ;
   wire \fake_mem/n_157 ;
   wire \fake_mem/n_158 ;
   wire \fake_mem/n_159 ;
   wire \fake_mem/n_160 ;
   wire \fake_mem/n_161 ;
   wire \fake_mem/n_162 ;
   wire \fake_mem/n_163 ;
   wire \fake_mem/n_164 ;
   wire \fake_mem/n_165 ;
   wire \fake_mem/n_166 ;
   wire \fake_mem/n_167 ;
   wire \fake_mem/n_168 ;
   wire \fake_mem/n_169 ;
   wire \fake_mem/n_170 ;
   wire \fake_mem/n_171 ;
   wire \fake_mem/n_172 ;
   wire \fake_mem/n_173 ;
   wire \fake_mem/n_174 ;
   wire \fake_mem/n_175 ;
   wire \fake_mem/n_176 ;
   wire \fake_mem/n_177 ;
   wire \fake_mem/n_178 ;
   wire \fake_mem/n_179 ;
   wire \fake_mem/n_180 ;
   wire \fake_mem/n_181 ;
   wire \fake_mem/n_182 ;
   wire \fake_mem/n_183 ;
   wire \fake_mem/n_184 ;
   wire \fake_mem/n_185 ;
   wire \fake_mem/n_186 ;
   wire \fake_mem/n_187 ;
   wire \fake_mem/n_188 ;
   wire \fake_mem/n_189 ;
   wire \fake_mem/n_190 ;
   wire \fake_mem/n_191 ;
   wire \fake_mem/n_192 ;
   wire \fake_mem/n_193 ;
   wire \fake_mem/n_194 ;
   wire \fake_mem/n_195 ;
   wire \fake_mem/n_196 ;
   wire \fake_mem/n_197 ;
   wire \fake_mem/n_198 ;
   wire \fake_mem/n_199 ;
   wire \fake_mem/n_200 ;
   wire \fake_mem/n_201 ;
   wire \fake_mem/n_202 ;
   wire \fake_mem/n_203 ;
   wire \fake_mem/n_204 ;
   wire \fake_mem/n_205 ;
   wire \fake_mem/n_206 ;
   wire \fake_mem/n_207 ;
   wire \fake_mem/n_208 ;
   wire \fake_mem/n_209 ;
   wire \fake_mem/n_210 ;
   wire \fake_mem/n_211 ;
   wire \fake_mem/n_212 ;
   wire \fake_mem/n_213 ;
   wire \fake_mem/n_214 ;
   wire \fake_mem/n_215 ;
   wire \fake_mem/n_216 ;
   wire \fake_mem/n_217 ;
   wire \fake_mem/n_218 ;
   wire \fake_mem/n_219 ;
   wire \fake_mem/n_220 ;
   wire \fake_mem/n_221 ;
   wire \fake_mem/n_222 ;
   wire \fake_mem/n_223 ;
   wire \fake_mem/n_224 ;
   wire \fake_mem/n_225 ;
   wire \fake_mem/n_226 ;
   wire \fake_mem/n_227 ;
   wire \fake_mem/n_228 ;
   wire \fake_mem/n_229 ;
   wire \fake_mem/n_230 ;
   wire \fake_mem/n_231 ;
   wire \fake_mem/n_232 ;
   wire \fake_mem/n_233 ;
   wire \fake_mem/n_234 ;
   wire \fake_mem/n_235 ;
   wire \fake_mem/n_236 ;
   wire \fake_mem/n_237 ;
   wire \fake_mem/n_238 ;
   wire \fake_mem/n_239 ;
   wire \fake_mem/n_240 ;
   wire \fake_mem/n_241 ;
   wire \fake_mem/n_242 ;
   wire \fake_mem/n_243 ;
   wire \fake_mem/n_244 ;
   wire \fake_mem/n_245 ;
   wire \fake_mem/n_246 ;
   wire \fake_mem/n_247 ;
   wire \fake_mem/n_248 ;
   wire \fake_mem/n_249 ;
   wire \fake_mem/n_250 ;
   wire \fake_mem/n_251 ;
   wire \fake_mem/n_252 ;
   wire \fake_mem/n_253 ;
   wire \fake_mem/n_254 ;
   wire \fake_mem/n_255 ;
   wire \fake_mem/n_256 ;
   wire \fake_mem/n_257 ;
   wire \fake_mem/n_258 ;
   wire \fake_mem/n_259 ;
   wire \fake_mem/n_260 ;
   wire \fake_mem/n_261 ;
   wire \fake_mem/n_262 ;
   wire \fake_mem/n_263 ;
   wire \fake_mem/n_264 ;
   wire \fake_mem/n_265 ;
   wire \fake_mem/n_266 ;
   wire \fake_mem/n_267 ;
   wire \fake_mem/n_268 ;
   wire \fake_mem/n_269 ;
   wire \fake_mem/n_270 ;
   wire \fake_mem/n_271 ;
   wire \fake_mem/n_272 ;
   wire \fake_mem/n_273 ;
   wire \fake_mem/n_274 ;
   wire \fake_mem/n_275 ;
   wire \fake_mem/n_276 ;
   wire \fake_mem/n_277 ;
   wire \fake_mem/n_278 ;
   wire \fake_mem/n_279 ;
   wire \fake_mem/n_280 ;
   wire \fake_mem/n_281 ;
   wire \fake_mem/n_282 ;
   wire \fake_mem/n_283 ;
   wire \fake_mem/n_284 ;
   wire \fake_mem/n_285 ;
   wire \fake_mem/n_286 ;
   wire \fake_mem/n_287 ;
   wire \fake_mem/n_288 ;
   wire \fake_mem/n_289 ;
   wire \fake_mem/n_290 ;
   wire \fake_mem/n_291 ;
   wire \fake_mem/n_292 ;
   wire \fake_mem/n_293 ;
   wire \fake_mem/n_294 ;
   wire \fake_mem/n_295 ;
   wire \fake_mem/n_296 ;
   wire \fake_mem/n_297 ;
   wire \fake_mem/n_298 ;
   wire \fake_mem/n_299 ;
   wire \fake_mem/n_300 ;
   wire \fake_mem/n_301 ;
   wire \fake_mem/n_302 ;
   wire \fake_mem/n_303 ;
   wire \fake_mem/n_304 ;
   wire \fake_mem/n_305 ;
   wire \fake_mem/n_306 ;
   wire \fake_mem/n_307 ;
   wire \fake_mem/n_308 ;
   wire \fake_mem/n_309 ;
   wire \fake_mem/n_310 ;
   wire \fake_mem/n_311 ;
   wire \fake_mem/n_312 ;
   wire \fake_mem/n_313 ;
   wire \fake_mem/n_314 ;
   wire \fake_mem/n_315 ;
   wire \fake_mem/n_316 ;
   wire \fake_mem/n_317 ;
   wire \fake_mem/n_318 ;
   wire \fake_mem/n_319 ;
   wire \fake_mem/n_320 ;
   wire \fake_mem/n_321 ;
   wire \fake_mem/n_322 ;
   wire \fake_mem/n_323 ;
   wire \fake_mem/n_324 ;
   wire \fake_mem/n_325 ;
   wire \fake_mem/n_326 ;
   wire \fake_mem/n_327 ;
   wire \fake_mem/n_328 ;
   wire \fake_mem/n_329 ;
   wire \fake_mem/n_330 ;
   wire \fake_mem/n_331 ;
   wire \fake_mem/n_332 ;
   wire \fake_mem/n_333 ;
   wire \fake_mem/n_334 ;
   wire \fake_mem/n_335 ;
   wire \fake_mem/n_336 ;
   wire \fake_mem/n_337 ;
   wire \fake_mem/n_338 ;
   wire \fake_mem/n_339 ;
   wire \fake_mem/n_340 ;
   wire \fake_mem/n_341 ;
   wire \fake_mem/n_342 ;
   wire \fake_mem/n_343 ;
   wire \fake_mem/n_344 ;
   wire \fake_mem/n_345 ;
   wire \fake_mem/n_346 ;
   wire \fake_mem/n_347 ;
   wire \fake_mem/n_348 ;
   wire \fake_mem/n_349 ;
   wire \fake_mem/n_350 ;
   wire \fake_mem/n_351 ;
   wire \fake_mem/n_352 ;
   wire \fake_mem/n_353 ;
   wire \fake_mem/n_354 ;
   wire \fake_mem/n_355 ;
   wire \fake_mem/n_356 ;
   wire \fake_mem/n_357 ;
   wire \fake_mem/n_358 ;
   wire \fake_mem/n_359 ;
   wire \fake_mem/n_360 ;
   wire \fake_mem/n_361 ;
   wire \fake_mem/n_362 ;
   wire \fake_mem/n_363 ;
   wire \fake_mem/n_364 ;
   wire \fake_mem/n_365 ;
   wire \fake_mem/n_366 ;
   wire \fake_mem/n_367 ;
   wire \fake_mem/n_368 ;
   wire \fake_mem/n_369 ;
   wire \fake_mem/n_370 ;
   wire \fake_mem/n_371 ;
   wire \fake_mem/n_372 ;
   wire \fake_mem/n_373 ;
   wire \fake_mem/n_374 ;
   wire \fake_mem/n_375 ;
   wire \fake_mem/n_376 ;
   wire \fake_mem/n_377 ;
   wire \fake_mem/n_378 ;
   wire \fake_mem/n_379 ;
   wire \fake_mem/n_380 ;
   wire \fake_mem/n_381 ;
   wire \fake_mem/n_382 ;
   wire \fake_mem/n_383 ;
   wire \fake_mem/n_384 ;
   wire \fake_mem/n_385 ;
   wire \fake_mem/n_386 ;
   wire \fake_mem/n_387 ;
   wire \fake_mem/n_388 ;
   wire \fake_mem/n_389 ;
   wire \fake_mem/n_390 ;
   wire \fake_mem/n_391 ;
   wire \fake_mem/n_392 ;
   wire \fake_mem/n_393 ;
   wire \fake_mem/n_394 ;
   wire \fake_mem/n_395 ;
   wire \fake_mem/n_396 ;
   wire \fake_mem/n_397 ;
   wire \fake_mem/n_398 ;
   wire \fake_mem/n_399 ;
   wire \fake_mem/n_400 ;
   wire \fake_mem/n_401 ;
   wire \fake_mem/n_402 ;
   wire \fake_mem/n_403 ;
   wire \fake_mem/n_404 ;
   wire \fake_mem/n_405 ;
   wire \fake_mem/n_406 ;
   wire \fake_mem/n_407 ;
   wire \fake_mem/n_408 ;
   wire \fake_mem/n_409 ;
   wire \fake_mem/n_410 ;
   wire \fake_mem/n_411 ;
   wire \fake_mem/n_412 ;
   wire \fake_mem/n_413 ;
   wire \fake_mem/n_414 ;
   wire \fake_mem/n_415 ;
   wire \fake_mem/n_416 ;
   wire \fake_mem/n_417 ;
   wire \fake_mem/n_418 ;
   wire \fake_mem/n_419 ;
   wire \fake_mem/n_420 ;
   wire \fake_mem/n_421 ;
   wire \fake_mem/n_422 ;
   wire \fake_mem/n_423 ;
   wire \fake_mem/n_424 ;
   wire \fake_mem/n_425 ;
   wire \fake_mem/n_426 ;
   wire \fake_mem/n_427 ;
   wire \fake_mem/n_428 ;
   wire \fake_mem/n_429 ;
   wire \fake_mem/n_430 ;
   wire \fake_mem/n_431 ;
   wire \fake_mem/n_432 ;
   wire \fake_mem/n_433 ;
   wire \fake_mem/n_434 ;
   wire \fake_mem/n_435 ;
   wire \fake_mem/n_436 ;
   wire \fake_mem/n_437 ;
   wire \fake_mem/n_438 ;
   wire \fake_mem/n_439 ;
   wire \fake_mem/n_440 ;
   wire \fake_mem/n_441 ;
   wire \fake_mem/n_442 ;
   wire \fake_mem/n_443 ;
   wire \fake_mem/n_444 ;
   wire \fake_mem/n_445 ;
   wire \fake_mem/n_446 ;
   wire \fake_mem/n_447 ;
   wire \fake_mem/n_448 ;
   wire \fake_mem/n_449 ;
   wire \fake_mem/n_450 ;
   wire \fake_mem/n_451 ;
   wire \fake_mem/n_452 ;
   wire \fake_mem/n_453 ;
   wire \fake_mem/n_454 ;
   wire \fake_mem/n_455 ;
   wire \fake_mem/n_456 ;
   wire \fake_mem/n_457 ;
   wire \fake_mem/n_458 ;
   wire \fake_mem/n_459 ;
   wire \fake_mem/n_460 ;
   wire \fake_mem/n_461 ;
   wire \fake_mem/n_462 ;
   wire \fake_mem/n_463 ;
   wire \fake_mem/n_464 ;
   wire \fake_mem/n_465 ;
   wire \fake_mem/n_466 ;
   wire \fake_mem/n_467 ;
   wire \fake_mem/n_468 ;
   wire \fake_mem/n_469 ;
   wire \fake_mem/n_470 ;
   wire \fake_mem/n_471 ;
   wire \fake_mem/n_472 ;
   wire \fake_mem/n_473 ;
   wire \fake_mem/n_474 ;
   wire \fake_mem/n_475 ;
   wire \fake_mem/n_476 ;
   wire \fake_mem/n_477 ;
   wire \fake_mem/n_478 ;
   wire \fake_mem/n_479 ;
   wire \fake_mem/n_480 ;
   wire \fake_mem/n_481 ;
   wire \fake_mem/n_482 ;
   wire \fake_mem/n_483 ;
   wire \fake_mem/n_484 ;
   wire \fake_mem/n_485 ;
   wire \fake_mem/n_486 ;
   wire \fake_mem/n_487 ;
   wire \fake_mem/n_488 ;
   wire \fake_mem/n_489 ;
   wire \fake_mem/n_490 ;
   wire \fake_mem/n_491 ;
   wire \fake_mem/n_492 ;
   wire \fake_mem/n_493 ;
   wire \fake_mem/n_494 ;
   wire \fake_mem/n_495 ;
   wire \fake_mem/n_496 ;
   wire \fake_mem/n_497 ;
   wire \fake_mem/n_498 ;
   wire \fake_mem/n_499 ;
   wire \fake_mem/n_500 ;
   wire \fake_mem/n_501 ;
   wire \fake_mem/n_502 ;
   wire \fake_mem/n_503 ;
   wire \fake_mem/n_504 ;
   wire \fake_mem/n_505 ;
   wire \fake_mem/n_506 ;
   wire \fake_mem/n_507 ;
   wire \fake_mem/n_508 ;
   wire \fake_mem/n_509 ;
   wire \fake_mem/n_510 ;
   wire \fake_mem/n_511 ;
   wire \fake_mem/n_512 ;
   wire \fake_mem/n_513 ;
   wire \fake_mem/n_514 ;
   wire \fake_mem/n_515 ;
   wire \fake_mem/n_516 ;
   wire \fake_mem/n_517 ;
   wire \fake_mem/n_518 ;
   wire \fake_mem/n_519 ;
   wire \fake_mem/n_520 ;
   wire \fake_mem/n_521 ;
   wire \fake_mem/n_522 ;
   wire \fake_mem/n_523 ;
   wire \fake_mem/n_524 ;
   wire \fake_mem/n_525 ;
   wire \fake_mem/n_526 ;
   wire \fake_mem/n_527 ;
   wire \fake_mem/n_528 ;
   wire \fake_mem/n_529 ;
   wire \fake_mem/n_530 ;
   wire \fake_mem/n_531 ;
   wire \fake_mem/n_532 ;
   wire \fake_mem/n_533 ;
   wire \fake_mem/n_534 ;
   wire \fake_mem/n_535 ;
   wire \fake_mem/n_536 ;
   wire \fake_mem/n_537 ;
   wire \fake_mem/n_538 ;
   wire \fake_mem/n_539 ;
   wire \fake_mem/n_540 ;
   wire \fake_mem/n_541 ;
   wire \fake_mem/n_542 ;
   wire \fake_mem/n_543 ;
   wire \fake_mem/n_544 ;
   wire \fake_mem/n_545 ;
   wire \fake_mem/n_546 ;
   wire \fake_mem/n_547 ;
   wire \fake_mem/n_548 ;
   wire \fake_mem/n_549 ;
   wire \fake_mem/n_550 ;
   wire \fake_mem/n_551 ;
   wire \fake_mem/n_552 ;
   wire \fake_mem/n_553 ;
   wire \fake_mem/n_554 ;
   wire \fake_mem/n_555 ;
   wire \fake_mem/n_556 ;
   wire \fake_mem/n_557 ;
   wire \fake_mem/n_558 ;
   wire \fake_mem/n_559 ;
   wire \fake_mem/n_560 ;
   wire \fake_mem/n_561 ;
   wire \fake_mem/n_562 ;
   wire \fake_mem/n_563 ;
   wire \fake_mem/n_564 ;
   wire \fake_mem/n_565 ;
   wire \fake_mem/n_566 ;
   wire \fake_mem/n_567 ;
   wire \fake_mem/n_568 ;
   wire \fake_mem/n_569 ;
   wire \fake_mem/n_570 ;
   wire \fake_mem/n_571 ;
   wire \fake_mem/n_572 ;
   wire \fake_mem/n_573 ;
   wire \fake_mem/n_574 ;
   wire \fake_mem/n_575 ;
   wire \fake_mem/n_576 ;
   wire \fake_mem/n_577 ;
   wire \fake_mem/n_578 ;
   wire \fake_mem/n_579 ;
   wire \fake_mem/n_580 ;
   wire \fake_mem/n_581 ;
   wire \fake_mem/n_582 ;
   wire \fake_mem/n_583 ;
   wire \fake_mem/n_584 ;
   wire \fake_mem/n_585 ;
   wire \fake_mem/n_586 ;
   wire \fake_mem/n_587 ;
   wire \fake_mem/n_588 ;
   wire \fake_mem/n_589 ;
   wire \fake_mem/n_590 ;
   wire \fake_mem/n_591 ;
   wire \fake_mem/n_592 ;
   wire \fake_mem/n_593 ;
   wire \fake_mem/n_594 ;
   wire \fake_mem/n_595 ;
   wire \fake_mem/n_596 ;
   wire \fake_mem/n_597 ;
   wire \fake_mem/n_598 ;
   wire \fake_mem/n_599 ;
   wire \fake_mem/n_600 ;
   wire \fake_mem/n_601 ;
   wire \fake_mem/n_602 ;
   wire \fake_mem/n_603 ;
   wire \fake_mem/n_604 ;
   wire \fake_mem/n_605 ;
   wire \fake_mem/n_606 ;
   wire \fake_mem/n_607 ;
   wire \fake_mem/n_608 ;
   wire \fake_mem/n_609 ;
   wire \fake_mem/n_610 ;
   wire \fake_mem/n_611 ;
   wire \fake_mem/n_612 ;
   wire \fake_mem/n_613 ;
   wire \fake_mem/n_614 ;
   wire \fake_mem/n_615 ;
   wire \fake_mem/n_616 ;
   wire \fake_mem/n_617 ;
   wire \fake_mem/n_618 ;
   wire \fake_mem/n_619 ;
   wire \fake_mem/n_620 ;
   wire \fake_mem/n_621 ;
   wire \fake_mem/n_622 ;
   wire \fake_mem/n_623 ;
   wire \fake_mem/n_624 ;
   wire \fake_mem/n_625 ;
   wire \fake_mem/n_626 ;
   wire \fake_mem/n_627 ;
   wire \fake_mem/n_628 ;
   wire \fake_mem/n_629 ;
   wire \fake_mem/n_630 ;
   wire \fake_mem/n_631 ;
   wire \fake_mem/n_632 ;
   wire \fake_mem/n_633 ;
   wire \fake_mem/n_634 ;
   wire \fake_mem/n_635 ;
   wire \fake_mem/n_636 ;
   wire \fake_mem/n_637 ;
   wire \fake_mem/n_638 ;
   wire \fake_mem/n_639 ;
   wire \fake_mem/n_640 ;
   wire \fake_mem/n_641 ;
   wire \fake_mem/n_642 ;
   wire \fake_mem/n_643 ;
   wire \fake_mem/n_644 ;
   wire \fake_mem/n_645 ;
   wire \fake_mem/n_646 ;
   wire \fake_mem/n_647 ;
   wire \fake_mem/n_648 ;
   wire \fake_mem/n_649 ;
   wire \fake_mem/n_650 ;
   wire \fake_mem/n_651 ;
   wire \fake_mem/n_652 ;
   wire \fake_mem/n_653 ;
   wire \fake_mem/n_654 ;
   wire \fake_mem/n_655 ;
   wire \fake_mem/n_656 ;
   wire \fake_mem/n_657 ;
   wire \fake_mem/n_658 ;
   wire \fake_mem/n_659 ;
   wire \fake_mem/n_660 ;
   wire \fake_mem/n_661 ;
   wire \fake_mem/n_662 ;
   wire \fake_mem/n_663 ;
   wire \fake_mem/n_664 ;
   wire \fake_mem/n_665 ;
   wire \fake_mem/n_666 ;
   wire \fake_mem/n_667 ;
   wire \fake_mem/n_668 ;
   wire \fake_mem/n_669 ;
   wire \fake_mem/n_670 ;
   wire \fake_mem/n_671 ;
   wire \fake_mem/n_672 ;
   wire \fake_mem/n_673 ;
   wire \fake_mem/n_674 ;
   wire \fake_mem/n_675 ;
   wire \fake_mem/n_676 ;
   wire \fake_mem/n_677 ;
   wire \fake_mem/n_678 ;
   wire \fake_mem/n_679 ;
   wire \fake_mem/n_680 ;
   wire \fake_mem/n_681 ;
   wire \fake_mem/n_682 ;
   wire \fake_mem/n_683 ;
   wire \fake_mem/n_684 ;
   wire \fake_mem/n_685 ;
   wire \fake_mem/n_686 ;
   wire \fake_mem/n_687 ;
   wire \fake_mem/n_688 ;
   wire \fake_mem/n_722 ;
   wire \fake_mem/n_723 ;
   wire \fake_mem/n_724 ;
   wire \fake_mem/n_725 ;
   wire \fake_mem/n_726 ;
   wire \fake_mem/n_727 ;
   wire \fake_mem/n_728 ;
   wire \fake_mem/n_729 ;
   wire \fake_mem/n_730 ;
   wire \fake_mem/n_731 ;
   wire \fake_mem/n_732 ;
   wire \fake_mem/n_733 ;
   wire \fake_mem/n_734 ;
   wire \fake_mem/n_735 ;
   wire \fake_mem/n_736 ;
   wire \fake_mem/n_737 ;

   assign arc_L1_x0y0s[0] = arc_L1_x0y0n[0];
   assign arc_L1_x0v1e[10] = arc_L1_x0v1e[0];
   assign arc_L1_x0v1w[10] = arc_L1_x0v1e[0];
   assign arc_L1_x0v1w[0] = arc_L1_x0v1e[0];

   // Module instantiations
   HB3xp67_ASAP7_75t_SRAM FE_PHC3105_sram_rd_data_29 (
	.Y(FE_PHN3105_sram_rd_data_29),
	.A(FE_PHN2971_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL FE_PHC3094_sram_rd_data_1 (
	.Y(FE_PHN3094_sram_rd_data_1),
	.A(FE_PHN2960_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC3093_sram_rd_data_29 (
	.Y(FE_PHN3093_sram_rd_data_29),
	.A(sram_rd_data[29]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC3073_sram_input_cfg_12 (
	.Y(FE_PHN3073_sram_input_cfg_12),
	.A(sram_input_cfg[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC3071_sram_input_cfg_37 (
	.Y(FE_PHN3071_sram_input_cfg_37),
	.A(FE_PHN1405_sram_input_cfg_37), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL FE_PHC3060_n_26 (
	.Y(FE_PHN2954_n_26),
	.A(FE_PHN3060_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC3059_sram_rd_data_28 (
	.Y(FE_PHN3059_sram_rd_data_28),
	.A(FE_PHN2094_sram_rd_data_28), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R FE_PHC3058_sram_rd_data_0 (
	.Y(FE_PHN3058_sram_rd_data_0),
	.A(FE_PHN1188_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R FE_PHC3057_sram_rd_data_5 (
	.Y(FE_PHN3057_sram_rd_data_5),
	.A(FE_PHN2967_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC3056_sram_rd_data_29 (
	.Y(FE_PHN3056_sram_rd_data_29),
	.A(FE_PHN3093_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC3055_sram_rd_data_4 (
	.Y(FE_PHN3055_sram_rd_data_4),
	.A(sram_rd_data[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL FE_PHC3054_sram_rd_data_1 (
	.Y(FE_PHN3054_sram_rd_data_1),
	.A(FE_PHN2960_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC3053_n_12 (
	.Y(FE_PHN2957_n_12),
	.A(FE_PHN3053_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC3052_sram_rd_data_9 (
	.Y(FE_PHN3052_sram_rd_data_9),
	.A(FE_PHN2964_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC3051_sram_rd_data_17 (
	.Y(FE_PHN3051_sram_rd_data_17),
	.A(FE_PHN2958_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC3050_sram_rd_data_13 (
	.Y(FE_PHN3050_sram_rd_data_13),
	.A(sram_rd_data[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC3049_sram_rd_data_0 (
	.Y(FE_PHN3049_sram_rd_data_0),
	.A(FE_PHN2961_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC3048_sram_rd_data_28 (
	.Y(FE_PHN3048_sram_rd_data_28),
	.A(FE_PHN2962_sram_rd_data_28), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC3044_sram_input_cfg_0 (
	.Y(FE_PHN1487_sram_input_cfg_0),
	.A(FE_PHN3044_sram_input_cfg_0), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC3022_sram_input_cfg_1 (
	.Y(FE_PHN3022_sram_input_cfg_1),
	.A(sram_input_cfg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_R FE_PHC3020_sram_input_cfg_37 (
	.Y(FE_PHN3020_sram_input_cfg_37),
	.A(sram_input_cfg[37]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R FE_PHC3019_sram_input_cfg_28 (
	.Y(FE_PHN3019_sram_input_cfg_28),
	.A(sram_input_cfg[28]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC3013_sram_input_cfg_15 (
	.Y(FE_PHN3013_sram_input_cfg_15),
	.A(sram_input_cfg[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2996_sram_input_cfg_32 (
	.Y(FE_PHN2996_sram_input_cfg_32),
	.A(sram_input_cfg[32]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2989_sram_input_cfg_9 (
	.Y(FE_PHN2989_sram_input_cfg_9),
	.A(sram_input_cfg[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2988_sram_input_cfg_19 (
	.Y(FE_PHN2988_sram_input_cfg_19),
	.A(sram_input_cfg[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC2987_sram_input_cfg_36 (
	.Y(FE_PHN2987_sram_input_cfg_36),
	.A(FE_PHN1219_sram_input_cfg_36), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC2984_sram_input_cfg_31 (
	.Y(FE_PHN2984_sram_input_cfg_31),
	.A(FE_PHN1197_sram_input_cfg_31), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2983_sram_input_cfg_25 (
	.Y(FE_PHN2983_sram_input_cfg_25),
	.A(sram_input_cfg[25]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL FE_PHC2982_sram_input_cfg_21 (
	.Y(FE_PHN2982_sram_input_cfg_21),
	.A(FE_PHN1223_sram_input_cfg_21), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2981_sram_input_cfg_7 (
	.Y(FE_PHN2981_sram_input_cfg_7),
	.A(sram_input_cfg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL FE_PHC2977_sram_input_cfg_17 (
	.Y(FE_PHN2977_sram_input_cfg_17),
	.A(FE_PHN1198_sram_input_cfg_17), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2976_sram_input_cfg_22 (
	.Y(FE_PHN2976_sram_input_cfg_22),
	.A(FE_PHN1232_sram_input_cfg_22), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2973_blkinst__cfg_o_0 (
	.Y(FE_PHN2973_blkinst__cfg_o_0),
	.A(FE_PHN1239_blkinst__cfg_o_0), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM FE_PHC2971_sram_rd_data_29 (
	.Y(FE_PHN2971_sram_rd_data_29),
	.A(sram_rd_data[29]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM FE_PHC2970_sram_rd_data_13 (
	.Y(FE_PHN2970_sram_rd_data_13),
	.A(sram_rd_data[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC2968_sram_rd_data_16 (
	.Y(FE_PHN2968_sram_rd_data_16),
	.A(sram_rd_data[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC2967_sram_rd_data_5 (
	.Y(FE_PHN2967_sram_rd_data_5),
	.A(sram_rd_data[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL FE_PHC2965_sram_rd_data_4 (
	.Y(FE_PHN2965_sram_rd_data_4),
	.A(sram_rd_data[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC2964_sram_rd_data_9 (
	.Y(FE_PHN2964_sram_rd_data_9),
	.A(sram_rd_data[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL FE_PHC2963_sram_rd_data_8 (
	.Y(FE_PHN2963_sram_rd_data_8),
	.A(FE_PHN1178_sram_rd_data_8), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2962_sram_rd_data_28 (
	.Y(FE_PHN2962_sram_rd_data_28),
	.A(sram_rd_data[28]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC2961_sram_rd_data_0 (
	.Y(FE_PHN2961_sram_rd_data_0),
	.A(sram_rd_data[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC2960_sram_rd_data_1 (
	.Y(FE_PHN2960_sram_rd_data_1),
	.A(FE_PHN2099_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R FE_PHC2959_sram_rd_data_24 (
	.Y(FE_PHN2959_sram_rd_data_24),
	.A(FE_PHN2087_sram_rd_data_24), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2958_sram_rd_data_17 (
	.Y(FE_PHN2958_sram_rd_data_17),
	.A(FE_PHN2098_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R FE_PHC2957_n_12 (
	.Y(n_12),
	.A(FE_PHN2957_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC2956_n_6 (
	.Y(n_6),
	.A(FE_PHN2956_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2954_n_26 (
	.Y(FE_PHN2083_n_26),
	.A(FE_PHN2954_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2953_sram_rd_data_25 (
	.Y(FE_PHN2953_sram_rd_data_25),
	.A(FE_PHN2089_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2952_sram_rd_data_30 (
	.Y(FE_PHN2952_sram_rd_data_30),
	.A(FE_PHN2086_sram_rd_data_30), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC2946_sram_input_cfg_3 (
	.Y(FE_PHN1482_sram_input_cfg_3),
	.A(FE_PHN2946_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2917_sram_input_cfg_2 (
	.Y(FE_PHN1480_sram_input_cfg_2),
	.A(FE_PHN2917_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2775_sram_input_cfg_4 (
	.Y(FE_PHN1204_sram_input_cfg_4),
	.A(FE_PHN2775_sram_input_cfg_4), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL FE_PHC2755_sram_input_cfg_6 (
	.Y(FE_PHN1199_sram_input_cfg_6),
	.A(FE_PHN2755_sram_input_cfg_6), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL FE_PHC2754_sram_input_cfg_8 (
	.Y(FE_PHN2754_sram_input_cfg_8),
	.A(sram_input_cfg[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL FE_PHC2753_sram_input_cfg_14 (
	.Y(FE_PHN1216_sram_input_cfg_14),
	.A(FE_PHN2753_sram_input_cfg_14), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R FE_PHC2749_sram_input_cfg_11 (
	.Y(FE_PHN1205_sram_input_cfg_11),
	.A(FE_PHN2749_sram_input_cfg_11), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L FE_PHC2745_sram_input_cfg_18 (
	.Y(FE_PHN1215_sram_input_cfg_18),
	.A(FE_PHN2745_sram_input_cfg_18), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L FE_PHC2743_sram_input_cfg_13 (
	.Y(FE_PHN1211_sram_input_cfg_13),
	.A(FE_PHN2743_sram_input_cfg_13), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2741_sram_input_cfg_24 (
	.Y(FE_PHN1227_sram_input_cfg_24),
	.A(FE_PHN2741_sram_input_cfg_24), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC2612_sram_input_cfg_1 (
	.Y(FE_PHN2612_sram_input_cfg_1),
	.A(FE_PHN3022_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2351_sram_input_cfg_5 (
	.Y(FE_PHN1296_sram_input_cfg_5),
	.A(FE_PHN2351_sram_input_cfg_5), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC2104_n_6 (
	.Y(FE_PHN2104_n_6),
	.A(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM FE_PHC2103_n_12 (
	.Y(FE_PHN2103_n_12),
	.A(n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC2099_sram_rd_data_1 (
	.Y(FE_PHN2099_sram_rd_data_1),
	.A(FE_PHN1195_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L FE_PHC2098_sram_rd_data_17 (
	.Y(FE_PHN2098_sram_rd_data_17),
	.A(FE_PHN1191_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2094_sram_rd_data_28 (
	.Y(FE_PHN2094_sram_rd_data_28),
	.A(sram_rd_data[28]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2093_sram_rd_data_8 (
	.Y(FE_PHN2093_sram_rd_data_8),
	.A(sram_rd_data[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2089_sram_rd_data_25 (
	.Y(FE_PHN2089_sram_rd_data_25),
	.A(sram_rd_data[25]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2087_sram_rd_data_24 (
	.Y(FE_PHN2087_sram_rd_data_24),
	.A(FE_PHN1183_sram_rd_data_24), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2086_sram_rd_data_30 (
	.Y(FE_PHN2086_sram_rd_data_30),
	.A(FE_PHN1193_sram_rd_data_30), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2085_sram_rd_data_10 (
	.Y(FE_PHN2085_sram_rd_data_10),
	.A(sram_rd_data[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2084_sram_rd_data_31 (
	.Y(FE_PHN2084_sram_rd_data_31),
	.A(FE_PHN1172_sram_rd_data_31), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2083_n_26 (
	.Y(n_26),
	.A(FE_PHN2083_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2082_sram_rd_data_26 (
	.Y(FE_PHN2082_sram_rd_data_26),
	.A(sram_rd_data[26]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2079_sram_rd_data_2 (
	.Y(FE_PHN2079_sram_rd_data_2),
	.A(sram_rd_data[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC2078_sram_rd_data_6 (
	.Y(FE_PHN2078_sram_rd_data_6),
	.A(sram_rd_data[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC2075_sram_rd_data_11 (
	.Y(FE_PHN2075_sram_rd_data_11),
	.A(sram_rd_data[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2074_sram_rd_data_22 (
	.Y(FE_PHN2074_sram_rd_data_22),
	.A(sram_rd_data[22]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC2072_sram_rd_data_14 (
	.Y(FE_PHN2072_sram_rd_data_14),
	.A(sram_rd_data[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1487_sram_input_cfg_0 (
	.Y(FE_PHN1161_sram_input_cfg_0),
	.A(FE_PHN1487_sram_input_cfg_0), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1482_sram_input_cfg_3 (
	.Y(FE_PHN1157_sram_input_cfg_3),
	.A(FE_PHN1482_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1480_sram_input_cfg_2 (
	.Y(FE_PHN1162_sram_input_cfg_2),
	.A(FE_PHN1480_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1479_sram_input_cfg_1 (
	.Y(FE_PHN1163_sram_input_cfg_1),
	.A(FE_PHN1479_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC1405_sram_input_cfg_37 (
	.Y(FE_PHN1405_sram_input_cfg_37),
	.A(sram_input_cfg[37]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC1398_sram_input_cfg_16 (
	.Y(FE_PHN1398_sram_input_cfg_16),
	.A(sram_input_cfg[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1296_sram_input_cfg_5 (
	.Y(FE_PHN393_sram_input_cfg_5),
	.A(FE_PHN1296_sram_input_cfg_5), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1239_blkinst__cfg_o_0 (
	.Y(FE_PHN1239_blkinst__cfg_o_0),
	.A(blkinst__cfg_o[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC1232_sram_input_cfg_22 (
	.Y(FE_PHN1232_sram_input_cfg_22),
	.A(sram_input_cfg[22]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC1227_sram_input_cfg_24 (
	.Y(FE_PHN291_sram_input_cfg_24),
	.A(FE_PHN1227_sram_input_cfg_24), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC1226_sram_input_cfg_19 (
	.Y(FE_PHN307_sram_input_cfg_19),
	.A(FE_PHN1226_sram_input_cfg_19), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC1224_sram_input_cfg_28 (
	.Y(FE_PHN312_sram_input_cfg_28),
	.A(FE_PHN1224_sram_input_cfg_28), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC1223_sram_input_cfg_21 (
	.Y(FE_PHN1223_sram_input_cfg_21),
	.A(sram_input_cfg[21]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1222_sram_input_cfg_30 (
	.Y(FE_PHN1222_sram_input_cfg_30),
	.A(sram_input_cfg[30]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM FE_PHC1220_sram_input_cfg_25 (
	.Y(FE_PHN296_sram_input_cfg_25),
	.A(FE_PHN1220_sram_input_cfg_25), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC1219_sram_input_cfg_36 (
	.Y(FE_PHN1219_sram_input_cfg_36),
	.A(sram_input_cfg[36]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1218_sram_input_cfg_34 (
	.Y(FE_PHN286_sram_input_cfg_34),
	.A(FE_PHN1218_sram_input_cfg_34), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1217_sram_input_cfg_26 (
	.Y(FE_PHN314_sram_input_cfg_26),
	.A(FE_PHN1217_sram_input_cfg_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1216_sram_input_cfg_14 (
	.Y(FE_PHN292_sram_input_cfg_14),
	.A(FE_PHN1216_sram_input_cfg_14), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1215_sram_input_cfg_18 (
	.Y(FE_PHN299_sram_input_cfg_18),
	.A(FE_PHN1215_sram_input_cfg_18), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1214_sram_input_cfg_7 (
	.Y(FE_PHN308_sram_input_cfg_7),
	.A(FE_PHN1214_sram_input_cfg_7), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1213_sram_input_cfg_33 (
	.Y(FE_PHN315_sram_input_cfg_33),
	.A(FE_PHN1213_sram_input_cfg_33), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1212_sram_input_cfg_29 (
	.Y(FE_PHN306_sram_input_cfg_29),
	.A(FE_PHN1212_sram_input_cfg_29), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1211_sram_input_cfg_13 (
	.Y(FE_PHN301_sram_input_cfg_13),
	.A(FE_PHN1211_sram_input_cfg_13), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1210_sram_input_cfg_10 (
	.Y(FE_PHN1210_sram_input_cfg_10),
	.A(sram_input_cfg[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1209_sram_input_cfg_9 (
	.Y(FE_PHN316_sram_input_cfg_9),
	.A(FE_PHN1209_sram_input_cfg_9), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1208_sram_input_cfg_12 (
	.Y(FE_PHN310_sram_input_cfg_12),
	.A(FE_PHN1208_sram_input_cfg_12), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1207_sram_input_cfg_8 (
	.Y(FE_PHN1207_sram_input_cfg_8),
	.A(FE_PHN2754_sram_input_cfg_8), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1206_sram_input_cfg_32 (
	.Y(FE_PHN317_sram_input_cfg_32),
	.A(FE_PHN1206_sram_input_cfg_32), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1205_sram_input_cfg_11 (
	.Y(FE_PHN309_sram_input_cfg_11),
	.A(FE_PHN1205_sram_input_cfg_11), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1204_sram_input_cfg_4 (
	.Y(FE_PHN304_sram_input_cfg_4),
	.A(FE_PHN1204_sram_input_cfg_4), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1203_sram_input_cfg_20 (
	.Y(FE_PHN1203_sram_input_cfg_20),
	.A(sram_input_cfg[20]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1202_sram_input_cfg_27 (
	.Y(FE_PHN305_sram_input_cfg_27),
	.A(FE_PHN1202_sram_input_cfg_27), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1201_sram_input_cfg_23 (
	.Y(sram_input_cfg[23]),
	.A(FE_PHN1201_sram_input_cfg_23), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1200_sram_input_cfg_15 (
	.Y(FE_PHN311_sram_input_cfg_15),
	.A(FE_PHN1200_sram_input_cfg_15), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1199_sram_input_cfg_6 (
	.Y(FE_PHN318_sram_input_cfg_6),
	.A(FE_PHN1199_sram_input_cfg_6), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1198_sram_input_cfg_17 (
	.Y(FE_PHN1198_sram_input_cfg_17),
	.A(sram_input_cfg[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_R FE_PHC1197_sram_input_cfg_31 (
	.Y(FE_PHN1197_sram_input_cfg_31),
	.A(sram_input_cfg[31]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R FE_PHC1196_sram_input_cfg_35 (
	.Y(FE_PHN1196_sram_input_cfg_35),
	.A(sram_input_cfg[35]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1195_sram_rd_data_1 (
	.Y(FE_PHN1195_sram_rd_data_1),
	.A(sram_rd_data[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1194_sram_rd_data_25 (
	.Y(FE_PHN1194_sram_rd_data_25),
	.A(FE_PHN2953_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM FE_PHC1193_sram_rd_data_30 (
	.Y(FE_PHN1193_sram_rd_data_30),
	.A(sram_rd_data[30]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L FE_PHC1192_sram_rd_data_21 (
	.Y(FE_PHN1192_sram_rd_data_21),
	.A(sram_rd_data[21]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL FE_PHC1191_sram_rd_data_17 (
	.Y(FE_PHN1191_sram_rd_data_17),
	.A(sram_rd_data[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L FE_PHC1190_sram_rd_data_9 (
	.Y(FE_PHN1190_sram_rd_data_9),
	.A(FE_PHN2964_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL FE_PHC1189_n_26 (
	.Y(FE_PHN1189_n_26),
	.A(n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L FE_PHC1188_sram_rd_data_0 (
	.Y(FE_PHN1188_sram_rd_data_0),
	.A(sram_rd_data[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1187_sram_rd_data_5 (
	.Y(FE_PHN1187_sram_rd_data_5),
	.A(FE_PHN3057_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1185_sram_rd_data_29 (
	.Y(FE_PHN1185_sram_rd_data_29),
	.A(sram_rd_data[29]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L FE_PHC1183_sram_rd_data_24 (
	.Y(FE_PHN1183_sram_rd_data_24),
	.A(sram_rd_data[24]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1182_sram_rd_data_13 (
	.Y(FE_PHN1182_sram_rd_data_13),
	.A(sram_rd_data[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1179_sram_rd_data_18 (
	.Y(FE_PHN1179_sram_rd_data_18),
	.A(sram_rd_data[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1178_sram_rd_data_8 (
	.Y(FE_PHN1178_sram_rd_data_8),
	.A(FE_PHN2093_sram_rd_data_8), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1177_sram_rd_data_10 (
	.Y(FE_PHN1177_sram_rd_data_10),
	.A(FE_PHN2085_sram_rd_data_10), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC1172_sram_rd_data_31 (
	.Y(FE_PHN1172_sram_rd_data_31),
	.A(sram_rd_data[31]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM FE_PHC1163_sram_input_cfg_1 (
	.Y(sram_input_cfg[1]),
	.A(FE_PHN1163_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL FE_PHC1162_sram_input_cfg_2 (
	.Y(sram_input_cfg[2]),
	.A(FE_PHN1162_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM FE_PHC1161_sram_input_cfg_0 (
	.Y(sram_input_cfg[0]),
	.A(FE_PHN1161_sram_input_cfg_0), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R FE_PHC1157_sram_input_cfg_3 (
	.Y(sram_input_cfg[3]),
	.A(FE_PHN1157_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC393_sram_input_cfg_5 (
	.Y(sram_input_cfg[5]),
	.A(FE_PHN393_sram_input_cfg_5), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC318_sram_input_cfg_6 (
	.Y(sram_input_cfg[6]),
	.A(FE_PHN318_sram_input_cfg_6), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC317_sram_input_cfg_32 (
	.Y(sram_input_cfg[32]),
	.A(FE_PHN317_sram_input_cfg_32), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC316_sram_input_cfg_9 (
	.Y(sram_input_cfg[9]),
	.A(FE_PHN316_sram_input_cfg_9), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC315_sram_input_cfg_33 (
	.Y(sram_input_cfg[33]),
	.A(FE_PHN315_sram_input_cfg_33), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC314_sram_input_cfg_26 (
	.Y(sram_input_cfg[26]),
	.A(FE_PHN314_sram_input_cfg_26), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC313_sram_input_cfg_10 (
	.Y(FE_PHN313_sram_input_cfg_10),
	.A(FE_PHN1210_sram_input_cfg_10), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC312_sram_input_cfg_28 (
	.Y(sram_input_cfg[28]),
	.A(FE_PHN312_sram_input_cfg_28), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC311_sram_input_cfg_15 (
	.Y(sram_input_cfg[15]),
	.A(FE_PHN311_sram_input_cfg_15), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC310_sram_input_cfg_12 (
	.Y(sram_input_cfg[12]),
	.A(FE_PHN310_sram_input_cfg_12), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC309_sram_input_cfg_11 (
	.Y(sram_input_cfg[11]),
	.A(FE_PHN309_sram_input_cfg_11), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC308_sram_input_cfg_7 (
	.Y(sram_input_cfg[7]),
	.A(FE_PHN308_sram_input_cfg_7), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC307_sram_input_cfg_19 (
	.Y(sram_input_cfg[19]),
	.A(FE_PHN307_sram_input_cfg_19), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC306_sram_input_cfg_29 (
	.Y(sram_input_cfg[29]),
	.A(FE_PHN306_sram_input_cfg_29), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC305_sram_input_cfg_27 (
	.Y(sram_input_cfg[27]),
	.A(FE_PHN305_sram_input_cfg_27), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC304_sram_input_cfg_4 (
	.Y(sram_input_cfg[4]),
	.A(FE_PHN304_sram_input_cfg_4), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC303_sram_input_cfg_20 (
	.Y(sram_input_cfg[20]),
	.A(FE_PHN303_sram_input_cfg_20), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC302_sram_input_cfg_23 (
	.Y(FE_PHN302_sram_input_cfg_23),
	.A(sram_input_cfg[23]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC301_sram_input_cfg_13 (
	.Y(sram_input_cfg[13]),
	.A(FE_PHN301_sram_input_cfg_13), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC300_sram_input_cfg_17 (
	.Y(sram_input_cfg[17]),
	.A(FE_PHN300_sram_input_cfg_17), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC299_sram_input_cfg_18 (
	.Y(sram_input_cfg[18]),
	.A(FE_PHN299_sram_input_cfg_18), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC298_sram_input_cfg_16 (
	.Y(sram_input_cfg[16]),
	.A(FE_PHN298_sram_input_cfg_16), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC297_sram_input_cfg_30 (
	.Y(sram_input_cfg[30]),
	.A(FE_PHN297_sram_input_cfg_30), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC296_sram_input_cfg_25 (
	.Y(sram_input_cfg[25]),
	.A(FE_PHN296_sram_input_cfg_25), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC295_sram_input_cfg_36 (
	.Y(sram_input_cfg[36]),
	.A(FE_PHN295_sram_input_cfg_36), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC294_sram_input_cfg_8 (
	.Y(FE_PHN294_sram_input_cfg_8),
	.A(FE_PHN1207_sram_input_cfg_8), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC293_sram_input_cfg_37 (
	.Y(sram_input_cfg[37]),
	.A(FE_PHN293_sram_input_cfg_37), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC292_sram_input_cfg_14 (
	.Y(sram_input_cfg[14]),
	.A(FE_PHN292_sram_input_cfg_14), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC291_sram_input_cfg_24 (
	.Y(sram_input_cfg[24]),
	.A(FE_PHN291_sram_input_cfg_24), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC290_sram_input_cfg_35 (
	.Y(sram_input_cfg[35]),
	.A(FE_PHN290_sram_input_cfg_35), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC289_sram_input_cfg_21 (
	.Y(sram_input_cfg[21]),
	.A(FE_PHN289_sram_input_cfg_21), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC288_sram_input_cfg_31 (
	.Y(sram_input_cfg[31]),
	.A(FE_PHN288_sram_input_cfg_31), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC287_sram_input_cfg_22 (
	.Y(sram_input_cfg[22]),
	.A(FE_PHN287_sram_input_cfg_22), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM FE_PHC286_sram_input_cfg_34 (
	.Y(sram_input_cfg[34]),
	.A(FE_PHN286_sram_input_cfg_34), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0 (
	.Y(FE_DBTN39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0 (
	.Y(FE_DBTN38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0 (
	.Y(FE_DBTN37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0 (
	.Y(FE_DBTN36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0 (
	.Y(FE_DBTN35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0 (
	.Y(FE_DBTN34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0 (
	.Y(FE_DBTN33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC27_sram_output_cfg_1_14 (
	.Y(FE_DBTN27_sram_output_cfg_1_14),
	.A(\sram_output_cfg[1] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC2_sram_input_cfg_3 (
	.Y(FE_DBTN2_sram_input_cfg_3),
	.A(sram_input_cfg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL FE_DBTC1_sram_input_cfg_2 (
	.Y(FE_DBTN1_sram_input_cfg_2),
	.A(sram_input_cfg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL FE_DBTC0_sram_input_cfg_0 (
	.Y(FE_DBTN0_sram_input_cfg_0),
	.A(sram_input_cfg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST0/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk),
	.CLK(cfg_clk),
	.ENA(cfg_scan_en),
	.SE(logic_0_1_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST1/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1578),
	.CLK(cfg_clk),
	.ENA(n_57),
	.SE(logic_0_2_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST2/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1580),
	.CLK(cfg_clk),
	.ENA(n_56),
	.SE(logic_0_7_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST3/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1582),
	.CLK(cfg_clk),
	.ENA(n_55),
	.SE(logic_0_8_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST4/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1584),
	.CLK(cfg_clk),
	.ENA(n_54),
	.SE(logic_0_9_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST5/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1586),
	.CLK(cfg_clk),
	.ENA(n_53),
	.SE(logic_0_10_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST6/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1588),
	.CLK(cfg_clk),
	.ENA(n_52),
	.SE(logic_0_11_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST7/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1590),
	.CLK(cfg_clk),
	.ENA(n_51),
	.SE(logic_0_12_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST8/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1592),
	.CLK(cfg_clk),
	.ENA(n_50),
	.SE(logic_0_13_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST9/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1594),
	.CLK(cfg_clk),
	.ENA(n_49),
	.SE(logic_0_14_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST10/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1596),
	.CLK(cfg_clk),
	.ENA(n_48),
	.SE(logic_0_3_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST11/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1598),
	.CLK(cfg_clk),
	.ENA(n_47),
	.SE(logic_0_4_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST12/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1600),
	.CLK(cfg_clk),
	.ENA(n_46),
	.SE(logic_0_5_net), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \CLKGATE_RC_CG_HIER_INST13/RC_CGIC_INST  (
	.GCLK(CLKGATE_rc_gclk_1602),
	.CLK(cfg_clk),
	.ENA(n_45),
	.SE(logic_0_6_net), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/FE_PHC3099_cluster0__cfg_o_0  (
	.Y(\blkinst/FE_PHN3099_cluster0__cfg_o_0 ),
	.A(\blkinst/FE_PHN327_cluster0__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/FE_PHC3070_cluster0__cfg_o_0  (
	.Y(\blkinst/FE_PHN3070_cluster0__cfg_o_0 ),
	.A(\blkinst/FE_PHN3099_cluster0__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/FE_PHC2654_cluster4__cfg_o_0  (
	.Y(\blkinst/FE_PHN2654_cluster4__cfg_o_0 ),
	.A(\blkinst/cluster4__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/FE_PHC2581_cluster5__cfg_o_0  (
	.Y(\blkinst/FE_PHN2581_cluster5__cfg_o_0 ),
	.A(\blkinst/FE_PHN320_cluster5__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/FE_PHC2107_cluster2__cfg_o_0  (
	.Y(\blkinst/FE_PHN2107_cluster2__cfg_o_0 ),
	.A(\blkinst/cluster2__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/FE_PHC1428_cluster2__cfg_o_0  (
	.Y(\blkinst/FE_PHN1428_cluster2__cfg_o_0 ),
	.A(\blkinst/FE_PHN2107_cluster2__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/FE_PHC1231_cluster4__cfg_o_0  (
	.Y(\blkinst/FE_PHN1231_cluster4__cfg_o_0 ),
	.A(\blkinst/FE_PHN2654_cluster4__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/FE_PHC327_cluster0__cfg_o_0  (
	.Y(\blkinst/FE_PHN327_cluster0__cfg_o_0 ),
	.A(\blkinst/cluster0__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/FE_PHC320_cluster5__cfg_o_0  (
	.Y(\blkinst/FE_PHN320_cluster5__cfg_o_0 ),
	.A(\blkinst/cluster5__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3104_cfg_d_46  (
	.Y(\blkinst/cluster0/cfg_d[46] ),
	.A(\blkinst/cluster0/FE_PHN3104_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC3101_cfg_d_70  (
	.Y(\blkinst/cluster0/FE_PHN3101_cfg_d_70 ),
	.A(\blkinst/cluster0/FE_PHN3068_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3100_cfg_d_7  (
	.Y(\blkinst/cluster0/FE_PHN3100_cfg_d_7 ),
	.A(\blkinst/cluster0/FE_PHN406_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC3098_cfg_d_8  (
	.Y(\blkinst/cluster0/FE_PHN3098_cfg_d_8 ),
	.A(\blkinst/cluster0/FE_PHN394_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3091_cfg_d_60  (
	.Y(\blkinst/cluster0/FE_PHN3045_cfg_d_60 ),
	.A(\blkinst/cluster0/FE_PHN3091_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3077_cfg_d_23  (
	.Y(\blkinst/cluster0/FE_PHN3077_cfg_d_23 ),
	.A(\blkinst/cluster0/FE_PHN763_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3072_cfg_d_19  (
	.Y(\blkinst/cluster0/FE_PHN3072_cfg_d_19 ),
	.A(\blkinst/cluster0/FE_PHN1070_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC3068_cfg_d_70  (
	.Y(\blkinst/cluster0/FE_PHN3068_cfg_d_70 ),
	.A(\blkinst/cluster0/FE_PHN3006_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC3045_cfg_d_60  (
	.Y(\blkinst/cluster0/FE_PHN2933_cfg_d_60 ),
	.A(\blkinst/cluster0/FE_PHN3045_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3041_n_138  (
	.Y(\blkinst/cluster0/FE_PHN2923_n_138 ),
	.A(\blkinst/cluster0/FE_PHN3041_n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC3034_cfg_d_7  (
	.Y(\blkinst/cluster0/cfg_d[7] ),
	.A(\blkinst/cluster0/FE_PHN3034_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC3025_n_184  (
	.Y(\blkinst/cluster0/FE_PHN2936_n_184 ),
	.A(\blkinst/cluster0/FE_PHN3025_n_184 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC3006_cfg_d_70  (
	.Y(\blkinst/cluster0/FE_PHN3006_cfg_d_70 ),
	.A(\blkinst/cluster0/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2999_cfg_d_67  (
	.Y(\blkinst/cluster0/FE_PHN2999_cfg_d_67 ),
	.A(\blkinst/cluster0/FE_PHN585_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2978_cfg_d_11  (
	.Y(\blkinst/cluster0/FE_PHN2978_cfg_d_11 ),
	.A(\blkinst/cluster0/FE_PHN586_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2974_cfg_d_3  (
	.Y(\blkinst/cluster0/FE_PHN2974_cfg_d_3 ),
	.A(\blkinst/cluster0/FE_PHN580_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2937_cfg_d_67  (
	.Y(\blkinst/cluster0/FE_PHN2021_cfg_d_67 ),
	.A(\blkinst/cluster0/FE_PHN2937_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx8_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2936_n_184  (
	.Y(\blkinst/cluster0/n_184 ),
	.A(\blkinst/cluster0/FE_PHN2936_n_184 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2933_cfg_d_60  (
	.Y(\blkinst/cluster0/FE_PHN2059_cfg_d_60 ),
	.A(\blkinst/cluster0/FE_PHN2933_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2927_cfg_d_11  (
	.Y(\blkinst/cluster0/FE_PHN1770_cfg_d_11 ),
	.A(\blkinst/cluster0/FE_PHN2927_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2923_n_138  (
	.Y(\blkinst/cluster0/FE_PHN2051_n_138 ),
	.A(\blkinst/cluster0/FE_PHN2923_n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2911_cfg_d_23  (
	.Y(\blkinst/cluster0/FE_PHN1749_cfg_d_23 ),
	.A(\blkinst/cluster0/FE_PHN2911_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2901_cfg_d_3  (
	.Y(\blkinst/cluster0/FE_PHN1817_cfg_d_3 ),
	.A(\blkinst/cluster0/FE_PHN2901_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2873_cfg_d_8  (
	.Y(\blkinst/cluster0/FE_PHN2069_cfg_d_8 ),
	.A(\blkinst/cluster0/FE_PHN2873_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2871_cfg_d_19  (
	.Y(\blkinst/cluster0/FE_PHN1809_cfg_d_19 ),
	.A(\blkinst/cluster0/FE_PHN2871_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2870_cfg_d_52  (
	.Y(\blkinst/cluster0/cfg_d[52] ),
	.A(\blkinst/cluster0/FE_PHN2870_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2774_cfg_d_26  (
	.Y(\blkinst/cluster0/cfg_d[26] ),
	.A(\blkinst/cluster0/FE_PHN2774_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2735_cfg_d_1  (
	.Y(\blkinst/cluster0/FE_PHN1356_cfg_d_1 ),
	.A(\blkinst/cluster0/FE_PHN2735_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2726_cfg_d_72  (
	.Y(\blkinst/cluster0/FE_PHN2726_cfg_d_72 ),
	.A(\blkinst/cluster0/FE_PHN1030_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2724_cfg_d_77  (
	.Y(\blkinst/cluster0/FE_PHN2724_cfg_d_77 ),
	.A(\blkinst/cluster0/FE_PHN689_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2716_cfg_d_82  (
	.Y(\blkinst/cluster0/FE_PHN1230_cfg_d_82 ),
	.A(\blkinst/cluster0/FE_PHN2716_cfg_d_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2700_cfg_d_73  (
	.Y(\blkinst/cluster0/FE_PHN1257_cfg_d_73 ),
	.A(\blkinst/cluster0/FE_PHN2700_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2628_cfg_d_78  (
	.Y(\blkinst/cluster0/FE_PHN1382_cfg_d_78 ),
	.A(\blkinst/cluster0/FE_PHN2628_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2621_cfg_d_29  (
	.Y(\blkinst/cluster0/FE_PHN2621_cfg_d_29 ),
	.A(\blkinst/cluster0/FE_PHN1258_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2601_cfg_d_75  (
	.Y(\blkinst/cluster0/FE_PHN2601_cfg_d_75 ),
	.A(\blkinst/cluster0/FE_PHN840_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2591_cfg_d_80  (
	.Y(\blkinst/cluster0/FE_PHN2591_cfg_d_80 ),
	.A(\blkinst/cluster0/FE_PHN1015_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2565_cfg_d_81  (
	.Y(\blkinst/cluster0/FE_PHN1302_cfg_d_81 ),
	.A(\blkinst/cluster0/FE_PHN2565_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2506_n_188  (
	.Y(\blkinst/cluster0/FE_PHN2506_n_188 ),
	.A(\blkinst/cluster0/FE_PHN365_n_188 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2496_cfg_d_79  (
	.Y(\blkinst/cluster0/FE_PHN2496_cfg_d_79 ),
	.A(\blkinst/cluster0/FE_PHN812_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2489_cfg_d_55  (
	.Y(\blkinst/cluster0/FE_PHN2489_cfg_d_55 ),
	.A(\blkinst/cluster0/FE_PHN710_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2485_cfg_d_56  (
	.Y(\blkinst/cluster0/FE_PHN2485_cfg_d_56 ),
	.A(\blkinst/cluster0/FE_PHN1055_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2475_internal_lut5_1  (
	.Y(\blkinst/cluster0/FE_PHN2475_internal_lut5_1 ),
	.A(\blkinst/cluster0/FE_PHN708_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2474_cfg_d_31  (
	.Y(\blkinst/cluster0/FE_PHN2474_cfg_d_31 ),
	.A(\blkinst/cluster0/FE_PHN877_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2471_cfg_d_43  (
	.Y(\blkinst/cluster0/FE_PHN2471_cfg_d_43 ),
	.A(\blkinst/cluster0/FE_PHN716_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2453_cfg_d_44  (
	.Y(\blkinst/cluster0/FE_PHN2453_cfg_d_44 ),
	.A(\blkinst/cluster0/FE_PHN616_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2445_cfg_d_49  (
	.Y(\blkinst/cluster0/FE_PHN2445_cfg_d_49 ),
	.A(\blkinst/cluster0/FE_PHN715_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2443_cfg_d_74  (
	.Y(\blkinst/cluster0/FE_PHN2443_cfg_d_74 ),
	.A(\blkinst/cluster0/FE_PHN983_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2430_cfg_d_33  (
	.Y(\blkinst/cluster0/FE_PHN2430_cfg_d_33 ),
	.A(\blkinst/cluster0/FE_PHN607_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2421_cfg_d_21  (
	.Y(\blkinst/cluster0/FE_PHN2421_cfg_d_21 ),
	.A(\blkinst/cluster0/FE_PHN756_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2420_cfg_d_22  (
	.Y(\blkinst/cluster0/FE_PHN2420_cfg_d_22 ),
	.A(\blkinst/cluster0/FE_PHN1047_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2383_cfg_d_18  (
	.Y(\blkinst/cluster0/FE_PHN2383_cfg_d_18 ),
	.A(\blkinst/cluster0/FE_PHN407_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster0/FE_PHC2382_cfg_d_4  (
	.Y(\blkinst/cluster0/FE_PHN2382_cfg_d_4 ),
	.A(\blkinst/cluster0/FE_PHN1306_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2364_cfg_d_66  (
	.Y(\blkinst/cluster0/FE_PHN2364_cfg_d_66 ),
	.A(\blkinst/cluster0/FE_PHN453_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2346_cfg_d_53  (
	.Y(\blkinst/cluster0/FE_PHN2346_cfg_d_53 ),
	.A(\blkinst/cluster0/FE_PHN1286_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2325_cfg_d_76  (
	.Y(\blkinst/cluster0/FE_PHN2325_cfg_d_76 ),
	.A(\blkinst/cluster0/FE_PHN396_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2298_n_127  (
	.Y(\blkinst/cluster0/FE_PHN1283_n_127 ),
	.A(\blkinst/cluster0/FE_PHN2298_n_127 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2285_n_217  (
	.Y(\blkinst/cluster0/FE_PHN1285_n_217 ),
	.A(\blkinst/cluster0/FE_PHN2285_n_217 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2282_cfg_d_65  (
	.Y(\blkinst/cluster0/FE_PHN2282_cfg_d_65 ),
	.A(\blkinst/cluster0/FE_PHN1256_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2265_cfg_d_50  (
	.Y(\blkinst/cluster0/FE_PHN2265_cfg_d_50 ),
	.A(\blkinst/cluster0/FE_PHN1321_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2255_n_119  (
	.Y(\blkinst/cluster0/FE_PHN1318_n_119 ),
	.A(\blkinst/cluster0/FE_PHN2255_n_119 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2243_cfg_d_25  (
	.Y(\blkinst/cluster0/FE_PHN2243_cfg_d_25 ),
	.A(\blkinst/cluster0/FE_PHN876_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2239_cfg_d_2  (
	.Y(\blkinst/cluster0/FE_PHN2239_cfg_d_2 ),
	.A(\blkinst/cluster0/FE_PHN1273_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2222_cfg_d_24  (
	.Y(\blkinst/cluster0/FE_PHN2222_cfg_d_24 ),
	.A(\blkinst/cluster0/FE_PHN1276_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2202_cfg_d_0  (
	.Y(\blkinst/cluster0/FE_PHN2202_cfg_d_0 ),
	.A(\blkinst/cluster0/FE_PHN1333_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2193_n_124  (
	.Y(\blkinst/cluster0/FE_PHN2193_n_124 ),
	.A(\blkinst/cluster0/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2190_cfg_d_71  (
	.Y(\blkinst/cluster0/FE_PHN2190_cfg_d_71 ),
	.A(\blkinst/cluster0/FE_PHN380_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2183_cfg_d_48  (
	.Y(\blkinst/cluster0/FE_PHN2183_cfg_d_48 ),
	.A(\blkinst/cluster0/FE_PHN343_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2182_cfg_d_27  (
	.Y(\blkinst/cluster0/FE_PHN2182_cfg_d_27 ),
	.A(\blkinst/cluster0/FE_PHN606_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2175_cfg_d_20  (
	.Y(\blkinst/cluster0/FE_PHN2175_cfg_d_20 ),
	.A(\blkinst/cluster0/FE_PHN757_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2173_cfg_d_57  (
	.Y(\blkinst/cluster0/FE_PHN2173_cfg_d_57 ),
	.A(\blkinst/cluster0/FE_PHN892_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2169_n_115  (
	.Y(\blkinst/cluster0/FE_PHN2169_n_115 ),
	.A(\blkinst/cluster0/FE_PHN367_n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2163_cfg_d_5  (
	.Y(\blkinst/cluster0/FE_PHN2163_cfg_d_5 ),
	.A(\blkinst/cluster0/FE_PHN1075_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2162_cfg_d_17  (
	.Y(\blkinst/cluster0/FE_PHN2162_cfg_d_17 ),
	.A(\blkinst/cluster0/FE_PHN941_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2161_cfg_d_54  (
	.Y(\blkinst/cluster0/FE_PHN2161_cfg_d_54 ),
	.A(\blkinst/cluster0/FE_PHN875_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2156_n_117  (
	.Y(\blkinst/cluster0/FE_PHN2156_n_117 ),
	.A(\blkinst/cluster0/FE_PHN360_n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2154_n_140  (
	.Y(\blkinst/cluster0/FE_PHN2154_n_140 ),
	.A(\blkinst/cluster0/FE_PHN356_n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2153_cfg_d_30  (
	.Y(\blkinst/cluster0/FE_PHN2153_cfg_d_30 ),
	.A(\blkinst/cluster0/FE_PHN1046_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2151_cfg_d_58  (
	.Y(\blkinst/cluster0/FE_PHN2151_cfg_d_58 ),
	.A(\blkinst/cluster0/FE_PHN1054_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2147_cfg_d_64  (
	.Y(\blkinst/cluster0/FE_PHN2147_cfg_d_64 ),
	.A(\blkinst/cluster0/FE_PHN420_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2146_cfg_d_28  (
	.Y(\blkinst/cluster0/FE_PHN2146_cfg_d_28 ),
	.A(\blkinst/cluster0/FE_PHN879_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2142_cfg_d_32  (
	.Y(\blkinst/cluster0/FE_PHN2142_cfg_d_32 ),
	.A(\blkinst/cluster0/FE_PHN608_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2141_cfg_d_9  (
	.Y(\blkinst/cluster0/FE_PHN2141_cfg_d_9 ),
	.A(\blkinst/cluster0/FE_PHN984_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2139_cfg_d_51  (
	.Y(\blkinst/cluster0/FE_PHN2139_cfg_d_51 ),
	.A(\blkinst/cluster0/FE_PHN878_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2138_cfg_d_59  (
	.Y(\blkinst/cluster0/FE_PHN2138_cfg_d_59 ),
	.A(\blkinst/cluster0/FE_PHN538_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2137_cfg_d_14  (
	.Y(\blkinst/cluster0/FE_PHN2137_cfg_d_14 ),
	.A(\blkinst/cluster0/FE_PHN940_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2134_cfg_d_61  (
	.Y(\blkinst/cluster0/FE_PHN2134_cfg_d_61 ),
	.A(\blkinst/cluster0/FE_PHN461_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2133_cfg_d_45  (
	.Y(\blkinst/cluster0/FE_PHN2133_cfg_d_45 ),
	.A(\blkinst/cluster0/FE_PHN539_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2131_cfg_d_63  (
	.Y(\blkinst/cluster0/FE_PHN2131_cfg_d_63 ),
	.A(\blkinst/cluster0/FE_PHN838_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2127_cfg_d_15  (
	.Y(\blkinst/cluster0/FE_PHN2127_cfg_d_15 ),
	.A(\blkinst/cluster0/FE_PHN1074_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2126_cfg_d_12  (
	.Y(\blkinst/cluster0/FE_PHN2126_cfg_d_12 ),
	.A(\blkinst/cluster0/FE_PHN1348_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2125_cfg_d_34  (
	.Y(\blkinst/cluster0/FE_PHN2125_cfg_d_34 ),
	.A(\blkinst/cluster0/FE_PHN534_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2124_cfg_d_62  (
	.Y(\blkinst/cluster0/FE_PHN2124_cfg_d_62 ),
	.A(\blkinst/cluster0/FE_PHN747_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2123_cfg_d_16  (
	.Y(\blkinst/cluster0/FE_PHN2123_cfg_d_16 ),
	.A(\blkinst/cluster0/FE_PHN639_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2121_cfg_d_10  (
	.Y(\blkinst/cluster0/FE_PHN2121_cfg_d_10 ),
	.A(\blkinst/cluster0/FE_PHN512_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2118_cfg_d_13  (
	.Y(\blkinst/cluster0/FE_PHN2118_cfg_d_13 ),
	.A(\blkinst/cluster0/FE_PHN581_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2114_cfg_d_6  (
	.Y(\blkinst/cluster0/FE_PHN2114_cfg_d_6 ),
	.A(\blkinst/cluster0/FE_PHN1071_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2113_cfg_d_39  (
	.Y(\blkinst/cluster0/FE_PHN2113_cfg_d_39 ),
	.A(\blkinst/cluster0/FE_PHN342_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2112_cfg_d_42  (
	.Y(\blkinst/cluster0/FE_PHN2112_cfg_d_42 ),
	.A(\blkinst/cluster0/FE_PHN344_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2069_cfg_d_8  (
	.Y(\blkinst/cluster0/cfg_d[8] ),
	.A(\blkinst/cluster0/FE_PHN2069_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2068_cfg_d_39  (
	.Y(\blkinst/cluster0/cfg_d[39] ),
	.A(\blkinst/cluster0/FE_PHN2068_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2067_cfg_d_42  (
	.Y(\blkinst/cluster0/cfg_d[42] ),
	.A(\blkinst/cluster0/FE_PHN2067_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2064_cfg_d_43  (
	.Y(\blkinst/cluster0/cfg_d[43] ),
	.A(\blkinst/cluster0/FE_PHN2064_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC2063_n_117  (
	.Y(\blkinst/cluster0/n_117 ),
	.A(\blkinst/cluster0/FE_PHN2063_n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2062_cfg_d_59  (
	.Y(\blkinst/cluster0/cfg_d[59] ),
	.A(\blkinst/cluster0/FE_PHN2062_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2061_cfg_d_51  (
	.Y(\blkinst/cluster0/cfg_d[51] ),
	.A(\blkinst/cluster0/FE_PHN2061_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2060_cfg_d_45  (
	.Y(\blkinst/cluster0/cfg_d[45] ),
	.A(\blkinst/cluster0/FE_PHN2060_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2059_cfg_d_60  (
	.Y(\blkinst/cluster0/cfg_d[60] ),
	.A(\blkinst/cluster0/FE_PHN2059_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2058_cfg_d_64  (
	.Y(\blkinst/cluster0/cfg_d[64] ),
	.A(\blkinst/cluster0/FE_PHN2058_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2057_cfg_d_61  (
	.Y(\blkinst/cluster0/cfg_d[61] ),
	.A(\blkinst/cluster0/FE_PHN2057_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2056_cfg_d_49  (
	.Y(\blkinst/cluster0/cfg_d[49] ),
	.A(\blkinst/cluster0/FE_PHN2056_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC2055_cfg_d_56  (
	.Y(\blkinst/cluster0/cfg_d[56] ),
	.A(\blkinst/cluster0/FE_PHN2055_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2054_cfg_d_48  (
	.Y(\blkinst/cluster0/cfg_d[48] ),
	.A(\blkinst/cluster0/FE_PHN2054_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2053_cfg_d_54  (
	.Y(\blkinst/cluster0/cfg_d[54] ),
	.A(\blkinst/cluster0/FE_PHN2053_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC2052_cfg_d_57  (
	.Y(\blkinst/cluster0/cfg_d[57] ),
	.A(\blkinst/cluster0/FE_PHN2052_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2051_n_138  (
	.Y(\blkinst/cluster0/n_138 ),
	.A(\blkinst/cluster0/FE_PHN2051_n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2050_n_115  (
	.Y(\blkinst/cluster0/n_115 ),
	.A(\blkinst/cluster0/FE_PHN2050_n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2049_cfg_d_63  (
	.Y(\blkinst/cluster0/cfg_d[63] ),
	.A(\blkinst/cluster0/FE_PHN2049_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2048_cfg_d_62  (
	.Y(\blkinst/cluster0/cfg_d[62] ),
	.A(\blkinst/cluster0/FE_PHN2048_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2046_n_140  (
	.Y(\blkinst/cluster0/n_140 ),
	.A(\blkinst/cluster0/FE_PHN2046_n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2045_cfg_d_66  (
	.Y(\blkinst/cluster0/cfg_d[66] ),
	.A(\blkinst/cluster0/FE_PHN2045_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2044_cfg_d_44  (
	.Y(\blkinst/cluster0/cfg_d[44] ),
	.A(\blkinst/cluster0/FE_PHN2044_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2042_internal_lut5_1  (
	.Y(\blkinst/cluster0/internal_lut5[1] ),
	.A(\blkinst/cluster0/FE_PHN2042_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2041_cfg_d_30  (
	.Y(\blkinst/cluster0/cfg_d[30] ),
	.A(\blkinst/cluster0/FE_PHN2041_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2037_cfg_d_58  (
	.Y(\blkinst/cluster0/cfg_d[58] ),
	.A(\blkinst/cluster0/FE_PHN2037_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2034_cfg_d_40  (
	.Y(\blkinst/cluster0/cfg_d[40] ),
	.A(\blkinst/cluster0/FE_PHN2034_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2023_cfg_d_55  (
	.Y(\blkinst/cluster0/cfg_d[55] ),
	.A(\blkinst/cluster0/FE_PHN2023_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2022_cfg_d_6  (
	.Y(\blkinst/cluster0/cfg_d[6] ),
	.A(\blkinst/cluster0/FE_PHN2022_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC2021_cfg_d_67  (
	.Y(\blkinst/cluster0/cfg_d[67] ),
	.A(\blkinst/cluster0/FE_PHN2021_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC1821_cfg_d_7  (
	.Y(\blkinst/cluster0/FE_PHN1821_cfg_d_7 ),
	.A(\blkinst/cluster0/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC1817_cfg_d_3  (
	.Y(\blkinst/cluster0/cfg_d[3] ),
	.A(\blkinst/cluster0/FE_PHN1817_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC1815_cfg_d_9  (
	.Y(\blkinst/cluster0/cfg_d[9] ),
	.A(\blkinst/cluster0/FE_PHN1815_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1810_cfg_d_27  (
	.Y(\blkinst/cluster0/cfg_d[27] ),
	.A(\blkinst/cluster0/FE_PHN1810_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PHC1809_cfg_d_19  (
	.Y(\blkinst/cluster0/cfg_d[19] ),
	.A(\blkinst/cluster0/FE_PHN1809_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1791_cfg_d_10  (
	.Y(\blkinst/cluster0/cfg_d[10] ),
	.A(\blkinst/cluster0/FE_PHN1791_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1781_cfg_d_21  (
	.Y(\blkinst/cluster0/cfg_d[21] ),
	.A(\blkinst/cluster0/FE_PHN1781_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1780_cfg_d_17  (
	.Y(\blkinst/cluster0/cfg_d[17] ),
	.A(\blkinst/cluster0/FE_PHN1780_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1779_cfg_d_5  (
	.Y(\blkinst/cluster0/cfg_d[5] ),
	.A(\blkinst/cluster0/FE_PHN1779_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1778_cfg_d_14  (
	.Y(\blkinst/cluster0/cfg_d[14] ),
	.A(\blkinst/cluster0/FE_PHN1778_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1777_cfg_d_22  (
	.Y(\blkinst/cluster0/cfg_d[22] ),
	.A(\blkinst/cluster0/FE_PHN1777_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1775_cfg_d_15  (
	.Y(\blkinst/cluster0/cfg_d[15] ),
	.A(\blkinst/cluster0/FE_PHN1775_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1772_cfg_d_13  (
	.Y(\blkinst/cluster0/cfg_d[13] ),
	.A(\blkinst/cluster0/FE_PHN1772_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1771_cfg_d_16  (
	.Y(\blkinst/cluster0/cfg_d[16] ),
	.A(\blkinst/cluster0/FE_PHN1771_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1770_cfg_d_11  (
	.Y(\blkinst/cluster0/cfg_d[11] ),
	.A(\blkinst/cluster0/FE_PHN1770_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1769_cfg_d_34  (
	.Y(\blkinst/cluster0/cfg_d[34] ),
	.A(\blkinst/cluster0/FE_PHN1769_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1768_cfg_d_33  (
	.Y(\blkinst/cluster0/FE_PHN1768_cfg_d_33 ),
	.A(\blkinst/cluster0/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1767_cfg_d_20  (
	.Y(\blkinst/cluster0/cfg_d[20] ),
	.A(\blkinst/cluster0/FE_PHN1767_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1765_cfg_d_18  (
	.Y(\blkinst/cluster0/cfg_d[18] ),
	.A(\blkinst/cluster0/FE_PHN1765_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1761_cfg_d_31  (
	.Y(\blkinst/cluster0/FE_PHN1761_cfg_d_31 ),
	.A(\blkinst/cluster0/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1756_cfg_d_32  (
	.Y(\blkinst/cluster0/cfg_d[32] ),
	.A(\blkinst/cluster0/FE_PHN1756_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1753_cfg_d_25  (
	.Y(\blkinst/cluster0/cfg_d[25] ),
	.A(\blkinst/cluster0/FE_PHN1753_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1749_cfg_d_23  (
	.Y(\blkinst/cluster0/cfg_d[23] ),
	.A(\blkinst/cluster0/FE_PHN1749_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster0/FE_PHC1748_cfg_d_28  (
	.Y(\blkinst/cluster0/cfg_d[28] ),
	.A(\blkinst/cluster0/FE_PHN1748_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1709_n_188  (
	.Y(\blkinst/cluster0/n_188 ),
	.A(\blkinst/cluster0/FE_PHN1709_n_188 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC1436_cfg_d_71  (
	.Y(\blkinst/cluster0/cfg_d[71] ),
	.A(\blkinst/cluster0/FE_PHN1436_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster0/FE_PHC1435_cfg_d_76  (
	.Y(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ),
	.A(\blkinst/cluster0/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1426_cfg_d_74  (
	.Y(\blkinst/cluster0/cfg_d[74] ),
	.A(\blkinst/cluster0/FE_PHN1426_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1424_cfg_d_79  (
	.Y(\blkinst/cluster0/cfg_d[79] ),
	.A(\blkinst/cluster0/FE_PHN1424_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1382_cfg_d_78  (
	.Y(\blkinst/cluster0/cfg_d[78] ),
	.A(\blkinst/cluster0/FE_PHN1382_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1371_cfg_d_72  (
	.Y(\blkinst/cluster0/cfg_d[72] ),
	.A(\blkinst/cluster0/FE_PHN1371_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1368_cfg_d_80  (
	.Y(\blkinst/cluster0/cfg_d[80] ),
	.A(\blkinst/cluster0/FE_PHN1368_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1361_cfg_d_75  (
	.Y(\blkinst/cluster0/cfg_d[75] ),
	.A(\blkinst/cluster0/FE_PHN1361_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1356_cfg_d_1  (
	.Y(\blkinst/cluster0/cfg_d[1] ),
	.A(\blkinst/cluster0/FE_PHN1356_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1355_cfg_d_77  (
	.Y(\blkinst/cluster0/cfg_d[77] ),
	.A(\blkinst/cluster0/FE_PHN1355_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1348_cfg_d_12  (
	.Y(\blkinst/cluster0/FE_PHN1348_cfg_d_12 ),
	.A(\blkinst/cluster0/FE_PHN758_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1333_cfg_d_0  (
	.Y(\blkinst/cluster0/FE_PHN1333_cfg_d_0 ),
	.A(\blkinst/cluster0/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1321_cfg_d_50  (
	.Y(\blkinst/cluster0/FE_PHN1321_cfg_d_50 ),
	.A(\blkinst/cluster0/FE_PHN1133_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1318_n_119  (
	.Y(\blkinst/cluster0/n_119 ),
	.A(\blkinst/cluster0/FE_PHN1318_n_119 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1306_cfg_d_4  (
	.Y(\blkinst/cluster0/FE_PHN1306_cfg_d_4 ),
	.A(\blkinst/cluster0/FE_PHN981_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1305_cfg_d_52  (
	.Y(\blkinst/cluster0/FE_PHN1305_cfg_d_52 ),
	.A(\blkinst/cluster0/FE_PHN890_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1302_cfg_d_81  (
	.Y(\blkinst/cluster0/FE_PHN322_cfg_d_81 ),
	.A(\blkinst/cluster0/FE_PHN1302_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1286_cfg_d_53  (
	.Y(\blkinst/cluster0/FE_PHN1286_cfg_d_53 ),
	.A(\blkinst/cluster0/FE_PHN707_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1285_n_217  (
	.Y(\blkinst/cluster0/n_217 ),
	.A(\blkinst/cluster0/FE_PHN1285_n_217 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1283_n_127  (
	.Y(\blkinst/cluster0/FE_PHN479_n_127 ),
	.A(\blkinst/cluster0/FE_PHN1283_n_127 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1282_cfg_d_26  (
	.Y(\blkinst/cluster0/FE_PHN1282_cfg_d_26 ),
	.A(\blkinst/cluster0/FE_PHN1073_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1276_cfg_d_24  (
	.Y(\blkinst/cluster0/FE_PHN1276_cfg_d_24 ),
	.A(\blkinst/cluster0/FE_PHN709_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1273_cfg_d_2  (
	.Y(\blkinst/cluster0/FE_PHN1273_cfg_d_2 ),
	.A(\blkinst/cluster0/FE_PHN855_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1258_cfg_d_29  (
	.Y(\blkinst/cluster0/FE_PHN1258_cfg_d_29 ),
	.A(\blkinst/cluster0/FE_PHN487_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1257_cfg_d_73  (
	.Y(\blkinst/cluster0/cfg_d[73] ),
	.A(\blkinst/cluster0/FE_PHN1257_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1256_cfg_d_65  (
	.Y(\blkinst/cluster0/FE_PHN1256_cfg_d_65 ),
	.A(\blkinst/cluster0/FE_PHN460_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1230_cfg_d_82  (
	.Y(\blkinst/cluster0/cfg_d[82] ),
	.A(\blkinst/cluster0/FE_PHN1230_cfg_d_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1156_cfg_d_40  (
	.Y(\blkinst/cluster0/FE_PHN1156_cfg_d_40 ),
	.A(\blkinst/cluster0/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1133_cfg_d_50  (
	.Y(\blkinst/cluster0/FE_PHN1133_cfg_d_50 ),
	.A(\blkinst/cluster0/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1075_cfg_d_5  (
	.Y(\blkinst/cluster0/FE_PHN1075_cfg_d_5 ),
	.A(\blkinst/cluster0/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1074_cfg_d_15  (
	.Y(\blkinst/cluster0/FE_PHN1074_cfg_d_15 ),
	.A(\blkinst/cluster0/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1073_cfg_d_26  (
	.Y(\blkinst/cluster0/FE_PHN1073_cfg_d_26 ),
	.A(\blkinst/cluster0/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1071_cfg_d_6  (
	.Y(\blkinst/cluster0/FE_PHN1071_cfg_d_6 ),
	.A(\blkinst/cluster0/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1070_cfg_d_19  (
	.Y(\blkinst/cluster0/FE_PHN1070_cfg_d_19 ),
	.A(\blkinst/cluster0/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1055_cfg_d_56  (
	.Y(\blkinst/cluster0/FE_PHN1055_cfg_d_56 ),
	.A(\blkinst/cluster0/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1054_cfg_d_58  (
	.Y(\blkinst/cluster0/FE_PHN1054_cfg_d_58 ),
	.A(\blkinst/cluster0/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1047_cfg_d_22  (
	.Y(\blkinst/cluster0/FE_PHN1047_cfg_d_22 ),
	.A(\blkinst/cluster0/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1046_cfg_d_30  (
	.Y(\blkinst/cluster0/FE_PHN1046_cfg_d_30 ),
	.A(\blkinst/cluster0/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1030_cfg_d_72  (
	.Y(\blkinst/cluster0/FE_PHN1030_cfg_d_72 ),
	.A(\blkinst/cluster0/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1015_cfg_d_80  (
	.Y(\blkinst/cluster0/FE_PHN1015_cfg_d_80 ),
	.A(\blkinst/cluster0/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC1006_cfg_d_78  (
	.Y(\blkinst/cluster0/FE_PHN1006_cfg_d_78 ),
	.A(\blkinst/cluster0/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC984_cfg_d_9  (
	.Y(\blkinst/cluster0/FE_PHN984_cfg_d_9 ),
	.A(\blkinst/cluster0/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC983_cfg_d_74  (
	.Y(\blkinst/cluster0/FE_PHN983_cfg_d_74 ),
	.A(\blkinst/cluster0/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC981_cfg_d_4  (
	.Y(\blkinst/cluster0/FE_PHN981_cfg_d_4 ),
	.A(\blkinst/cluster0/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC941_cfg_d_17  (
	.Y(\blkinst/cluster0/FE_PHN941_cfg_d_17 ),
	.A(\blkinst/cluster0/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC940_cfg_d_14  (
	.Y(\blkinst/cluster0/FE_PHN940_cfg_d_14 ),
	.A(\blkinst/cluster0/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC892_cfg_d_57  (
	.Y(\blkinst/cluster0/FE_PHN892_cfg_d_57 ),
	.A(\blkinst/cluster0/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC890_cfg_d_52  (
	.Y(\blkinst/cluster0/FE_PHN890_cfg_d_52 ),
	.A(\blkinst/cluster0/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC879_cfg_d_28  (
	.Y(\blkinst/cluster0/FE_PHN879_cfg_d_28 ),
	.A(\blkinst/cluster0/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC878_cfg_d_51  (
	.Y(\blkinst/cluster0/FE_PHN878_cfg_d_51 ),
	.A(\blkinst/cluster0/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC877_cfg_d_31  (
	.Y(\blkinst/cluster0/FE_PHN877_cfg_d_31 ),
	.A(\blkinst/cluster0/FE_PHN1761_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC876_cfg_d_25  (
	.Y(\blkinst/cluster0/FE_PHN876_cfg_d_25 ),
	.A(\blkinst/cluster0/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC875_cfg_d_54  (
	.Y(\blkinst/cluster0/FE_PHN875_cfg_d_54 ),
	.A(\blkinst/cluster0/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC855_cfg_d_2  (
	.Y(\blkinst/cluster0/FE_PHN855_cfg_d_2 ),
	.A(\blkinst/cluster0/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC845_cfg_d_1  (
	.Y(\blkinst/cluster0/FE_PHN845_cfg_d_1 ),
	.A(\blkinst/cluster0/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC840_cfg_d_75  (
	.Y(\blkinst/cluster0/FE_PHN840_cfg_d_75 ),
	.A(\blkinst/cluster0/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC838_cfg_d_63  (
	.Y(\blkinst/cluster0/FE_PHN838_cfg_d_63 ),
	.A(\blkinst/cluster0/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC812_cfg_d_79  (
	.Y(\blkinst/cluster0/FE_PHN812_cfg_d_79 ),
	.A(\blkinst/cluster0/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC763_cfg_d_23  (
	.Y(\blkinst/cluster0/FE_PHN763_cfg_d_23 ),
	.A(\blkinst/cluster0/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC758_cfg_d_12  (
	.Y(\blkinst/cluster0/FE_PHN758_cfg_d_12 ),
	.A(\blkinst/cluster0/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC757_cfg_d_20  (
	.Y(\blkinst/cluster0/FE_PHN757_cfg_d_20 ),
	.A(\blkinst/cluster0/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC756_cfg_d_21  (
	.Y(\blkinst/cluster0/FE_PHN756_cfg_d_21 ),
	.A(\blkinst/cluster0/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC747_cfg_d_62  (
	.Y(\blkinst/cluster0/FE_PHN747_cfg_d_62 ),
	.A(\blkinst/cluster0/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC716_cfg_d_43  (
	.Y(\blkinst/cluster0/FE_PHN716_cfg_d_43 ),
	.A(\blkinst/cluster0/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC715_cfg_d_49  (
	.Y(\blkinst/cluster0/FE_PHN715_cfg_d_49 ),
	.A(\blkinst/cluster0/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC710_cfg_d_55  (
	.Y(\blkinst/cluster0/FE_PHN710_cfg_d_55 ),
	.A(\blkinst/cluster0/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC709_cfg_d_24  (
	.Y(\blkinst/cluster0/FE_PHN709_cfg_d_24 ),
	.A(\blkinst/cluster0/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC708_internal_lut5_1  (
	.Y(\blkinst/cluster0/FE_PHN708_internal_lut5_1 ),
	.A(\blkinst/cluster0/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC707_cfg_d_53  (
	.Y(\blkinst/cluster0/FE_PHN707_cfg_d_53 ),
	.A(\blkinst/cluster0/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC689_cfg_d_77  (
	.Y(\blkinst/cluster0/FE_PHN689_cfg_d_77 ),
	.A(\blkinst/cluster0/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC639_cfg_d_16  (
	.Y(\blkinst/cluster0/FE_PHN639_cfg_d_16 ),
	.A(\blkinst/cluster0/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC616_cfg_d_44  (
	.Y(\blkinst/cluster0/FE_PHN616_cfg_d_44 ),
	.A(\blkinst/cluster0/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC608_cfg_d_32  (
	.Y(\blkinst/cluster0/FE_PHN608_cfg_d_32 ),
	.A(\blkinst/cluster0/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC607_cfg_d_33  (
	.Y(\blkinst/cluster0/FE_PHN607_cfg_d_33 ),
	.A(\blkinst/cluster0/FE_PHN1768_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC606_cfg_d_27  (
	.Y(\blkinst/cluster0/FE_PHN606_cfg_d_27 ),
	.A(\blkinst/cluster0/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC586_cfg_d_11  (
	.Y(\blkinst/cluster0/FE_PHN586_cfg_d_11 ),
	.A(\blkinst/cluster0/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC585_cfg_d_67  (
	.Y(\blkinst/cluster0/FE_PHN585_cfg_d_67 ),
	.A(\blkinst/cluster0/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC581_cfg_d_13  (
	.Y(\blkinst/cluster0/FE_PHN581_cfg_d_13 ),
	.A(\blkinst/cluster0/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC580_cfg_d_3  (
	.Y(\blkinst/cluster0/FE_PHN580_cfg_d_3 ),
	.A(\blkinst/cluster0/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC553_cfg_d_60  (
	.Y(\blkinst/cluster0/FE_PHN553_cfg_d_60 ),
	.A(\blkinst/cluster0/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC539_cfg_d_45  (
	.Y(\blkinst/cluster0/FE_PHN539_cfg_d_45 ),
	.A(\blkinst/cluster0/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC538_cfg_d_59  (
	.Y(\blkinst/cluster0/FE_PHN538_cfg_d_59 ),
	.A(\blkinst/cluster0/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC534_cfg_d_34  (
	.Y(\blkinst/cluster0/FE_PHN534_cfg_d_34 ),
	.A(\blkinst/cluster0/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC512_cfg_d_10  (
	.Y(\blkinst/cluster0/FE_PHN512_cfg_d_10 ),
	.A(\blkinst/cluster0/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC487_cfg_d_29  (
	.Y(\blkinst/cluster0/FE_PHN487_cfg_d_29 ),
	.A(\blkinst/cluster0/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC479_n_127  (
	.Y(\blkinst/cluster0/n_127 ),
	.A(\blkinst/cluster0/FE_PHN479_n_127 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC461_cfg_d_61  (
	.Y(\blkinst/cluster0/FE_PHN461_cfg_d_61 ),
	.A(\blkinst/cluster0/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC460_cfg_d_65  (
	.Y(\blkinst/cluster0/FE_PHN460_cfg_d_65 ),
	.A(\blkinst/cluster0/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC453_cfg_d_66  (
	.Y(\blkinst/cluster0/FE_PHN453_cfg_d_66 ),
	.A(\blkinst/cluster0/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC420_cfg_d_64  (
	.Y(\blkinst/cluster0/FE_PHN420_cfg_d_64 ),
	.A(\blkinst/cluster0/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC407_cfg_d_18  (
	.Y(\blkinst/cluster0/FE_PHN407_cfg_d_18 ),
	.A(\blkinst/cluster0/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC406_cfg_d_7  (
	.Y(\blkinst/cluster0/FE_PHN406_cfg_d_7 ),
	.A(\blkinst/cluster0/FE_PHN1821_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC398_n_209  (
	.Y(\blkinst/cluster0/FE_PHN398_n_209 ),
	.A(\blkinst/cluster0/n_209 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC397_n_138  (
	.Y(\blkinst/cluster0/FE_PHN397_n_138 ),
	.A(\blkinst/cluster0/n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC396_cfg_d_76  (
	.Y(\blkinst/cluster0/FE_PHN396_cfg_d_76 ),
	.A(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC394_cfg_d_8  (
	.Y(\blkinst/cluster0/FE_PHN394_cfg_d_8 ),
	.A(\blkinst/cluster0/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC390_cfg_d_73  (
	.Y(\blkinst/cluster0/FE_PHN390_cfg_d_73 ),
	.A(\blkinst/cluster0/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC380_cfg_d_71  (
	.Y(\blkinst/cluster0/FE_PHN380_cfg_d_71 ),
	.A(\blkinst/cluster0/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC378_n_184  (
	.Y(\blkinst/cluster0/FE_PHN378_n_184 ),
	.A(\blkinst/cluster0/n_184 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC374_n_119  (
	.Y(\blkinst/cluster0/FE_PHN374_n_119 ),
	.A(\blkinst/cluster0/n_119 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC367_n_115  (
	.Y(\blkinst/cluster0/FE_PHN367_n_115 ),
	.A(\blkinst/cluster0/n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC365_n_188  (
	.Y(\blkinst/cluster0/FE_PHN365_n_188 ),
	.A(\blkinst/cluster0/n_188 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC360_n_117  (
	.Y(\blkinst/cluster0/FE_PHN360_n_117 ),
	.A(\blkinst/cluster0/n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC356_n_140  (
	.Y(\blkinst/cluster0/FE_PHN356_n_140 ),
	.A(\blkinst/cluster0/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC344_cfg_d_42  (
	.Y(\blkinst/cluster0/FE_PHN344_cfg_d_42 ),
	.A(\blkinst/cluster0/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC343_cfg_d_48  (
	.Y(\blkinst/cluster0/FE_PHN343_cfg_d_48 ),
	.A(\blkinst/cluster0/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC342_cfg_d_39  (
	.Y(\blkinst/cluster0/FE_PHN342_cfg_d_39 ),
	.A(\blkinst/cluster0/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC332_cfg_d_0  (
	.Y(\blkinst/cluster0/cfg_d[0] ),
	.A(\blkinst/cluster0/FE_PHN332_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/FE_PHC322_cfg_d_81  (
	.Y(\blkinst/cluster0/cfg_d[81] ),
	.A(\blkinst/cluster0/FE_PHN322_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_PSC284_n_203  (
	.Y(\blkinst/cluster0/FE_PSN284_n_203 ),
	.A(\blkinst/cluster0/n_203 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_OCPC283_internal_lut6  (
	.Y(\blkinst/cluster0/FE_OCPN283_internal_lut6 ),
	.A(\blkinst/cluster0/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster0/FE_OCPC280_cluster0__cout_0  (
	.Y(\blkinst/cluster0/FE_OCPN280_cluster0__cout_0 ),
	.A(\blkinst/cluster0__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster0/FE_OCPC277_cbinst_x0y0w__blkp_clb_x0y0_ia0_1  (
	.Y(\blkinst/cluster0/FE_OCPN167_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx4_ASAP7_75t_SL \blkinst/cluster0/FE_OFC239_cbinst_x0y0w__blkp_clb_x0y0_ia0_3  (
	.Y(\blkinst/cluster0/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx6f_ASAP7_75t_SL \blkinst/cluster0/FE_OFC170_cbinst_x0y0w__blkp_clb_x0y0_ia0_2  (
	.Y(\blkinst/cluster0/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx3_ASAP7_75t_SL \blkinst/cluster0/FE_OFC169_cbinst_x0y0w__blkp_clb_x0y0_ia0_2  (
	.Y(\blkinst/cluster0/FE_OFN0_n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster0/FE_OFC166_n_41  (
	.Y(\blkinst/cluster0/n_40 ),
	.A(\blkinst/cluster0/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster0/FE_OFC134_n_46  (
	.Y(\blkinst/cluster0/FE_OFN66_n_46 ),
	.A(\blkinst/cluster0/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/FE_OFC129_n_39  (
	.Y(\blkinst/cluster0/n_38 ),
	.A(\blkinst/cluster0/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC42_cbinst_x0y0w__blkp_clb_x0y0_ia0_1  (
	.Y(\blkinst/cluster0/FE_DBTN42_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx5_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0  (
	.Y(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC22_cluster0__cout_0  (
	.Y(\blkinst/cluster0/FE_DBTN22_cluster0__cout_0 ),
	.A(\blkinst/cluster0/FE_OCPN280_cluster0__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC16_internal_lut6  (
	.Y(\blkinst/cluster0/FE_DBTN16_internal_lut6 ),
	.A(\blkinst/cluster0/FE_OCPN283_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC15_n_52  (
	.Y(\blkinst/cluster0/FE_DBTN15_n_52 ),
	.A(\blkinst/cluster0/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/FE_DBTC14_n_198  (
	.Y(\blkinst/cluster0/FE_DBTN14_n_198 ),
	.A(\blkinst/cluster0/n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster0/CLKGATE_RC_CG_HIER_INST14/FE_PHC345_n_217  (
	.Y(\blkinst/cluster0/CLKGATE_RC_CG_HIER_INST14/FE_PHN345_n_217 ),
	.A(\blkinst/cluster0/n_217 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster0/CLKGATE_RC_CG_HIER_INST14/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster0/CLKGATE_RC_CG_HIER_INST14/FE_PHN345_n_217 ),
	.SE(\blkinst/cluster0/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[0]  (
	.Q(\blkinst/cluster0/FE_PHN332_cfg_d_0 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(cfg_scan_in), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[1]  (
	.Q(\blkinst/cluster0/FE_PHN2735_cfg_d_1 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2202_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[2]  (
	.Q(\blkinst/cluster0/cfg_d[2] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN845_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[3]  (
	.Q(\blkinst/cluster0/FE_PHN2901_cfg_d_3 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2239_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[4]  (
	.Q(\blkinst/cluster0/cfg_d[4] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2974_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[5]  (
	.Q(\blkinst/cluster0/FE_PHN1779_cfg_d_5 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2382_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[6]  (
	.Q(\blkinst/cluster0/FE_PHN2022_cfg_d_6 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2163_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[7]  (
	.Q(\blkinst/cluster0/FE_PHN3034_cfg_d_7 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2114_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[8]  (
	.Q(\blkinst/cluster0/FE_PHN2873_cfg_d_8 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN3100_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[9]  (
	.Q(\blkinst/cluster0/FE_PHN1815_cfg_d_9 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN3098_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[10]  (
	.Q(\blkinst/cluster0/FE_PHN1791_cfg_d_10 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2141_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[11]  (
	.Q(\blkinst/cluster0/FE_PHN2927_cfg_d_11 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2121_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[12]  (
	.Q(\blkinst/cluster0/cfg_d[12] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2978_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[13]  (
	.Q(\blkinst/cluster0/FE_PHN1772_cfg_d_13 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2126_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[14]  (
	.Q(\blkinst/cluster0/FE_PHN1778_cfg_d_14 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2118_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[15]  (
	.Q(\blkinst/cluster0/FE_PHN1775_cfg_d_15 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2137_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[16]  (
	.Q(\blkinst/cluster0/FE_PHN1771_cfg_d_16 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2127_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[17]  (
	.Q(\blkinst/cluster0/FE_PHN1780_cfg_d_17 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2123_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[18]  (
	.Q(\blkinst/cluster0/FE_PHN1765_cfg_d_18 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2162_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[19]  (
	.Q(\blkinst/cluster0/FE_PHN2871_cfg_d_19 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2383_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[20]  (
	.Q(\blkinst/cluster0/FE_PHN1767_cfg_d_20 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN3072_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[21]  (
	.Q(\blkinst/cluster0/FE_PHN1781_cfg_d_21 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2175_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[22]  (
	.Q(\blkinst/cluster0/FE_PHN1777_cfg_d_22 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2421_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[23]  (
	.Q(\blkinst/cluster0/FE_PHN2911_cfg_d_23 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2420_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[24]  (
	.Q(\blkinst/cluster0/cfg_d[24] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN3077_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[25]  (
	.Q(\blkinst/cluster0/FE_PHN1753_cfg_d_25 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2222_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[26]  (
	.Q(\blkinst/cluster0/FE_PHN2774_cfg_d_26 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2243_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[27]  (
	.Q(\blkinst/cluster0/FE_PHN1810_cfg_d_27 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN1282_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[28]  (
	.Q(\blkinst/cluster0/FE_PHN1748_cfg_d_28 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2182_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[29]  (
	.Q(\blkinst/cluster0/cfg_d[29] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2146_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[30]  (
	.Q(\blkinst/cluster0/FE_PHN2041_cfg_d_30 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2621_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[31]  (
	.Q(\blkinst/cluster0/cfg_d[31] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2153_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[32]  (
	.Q(\blkinst/cluster0/FE_PHN1756_cfg_d_32 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2474_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[33]  (
	.Q(\blkinst/cluster0/cfg_d[33] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2142_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[34]  (
	.Q(\blkinst/cluster0/FE_PHN1769_cfg_d_34 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2430_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[35]  (
	.Q(\blkinst/cluster0/FE_PHN2042_internal_lut5_1 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2125_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[36]  (
	.Q(\blkinst/cluster0/cfg_d[36] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2475_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[37]  (
	.QN(\blkinst/cluster0/cfg_d[37] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2169_n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[38]  (
	.QN(\blkinst/cluster0/cfg_d[38] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2156_n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[39]  (
	.QN(\blkinst/cluster0/FE_PHN2068_cfg_d_39 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN374_n_119 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[40]  (
	.Q(\blkinst/cluster0/FE_PHN2034_cfg_d_40 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2113_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[41]  (
	.QN(\blkinst/cluster0/cfg_d[41] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2193_n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[42]  (
	.QN(\blkinst/cluster0/FE_PHN2067_cfg_d_42 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/n_127 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[43]  (
	.Q(\blkinst/cluster0/FE_PHN2064_cfg_d_43 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2112_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[44]  (
	.Q(\blkinst/cluster0/FE_PHN2044_cfg_d_44 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2471_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[45]  (
	.Q(\blkinst/cluster0/FE_PHN2060_cfg_d_45 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2453_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[46]  (
	.Q(\blkinst/cluster0/FE_PHN3104_cfg_d_46 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2133_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[47]  (
	.QN(\blkinst/cluster0/cfg_d[47] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN397_n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[48]  (
	.QN(\blkinst/cluster0/FE_PHN2054_cfg_d_48 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2154_n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[49]  (
	.Q(\blkinst/cluster0/FE_PHN2056_cfg_d_49 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2183_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[50]  (
	.Q(\blkinst/cluster0/cfg_d[50] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2445_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[51]  (
	.Q(\blkinst/cluster0/FE_PHN2061_cfg_d_51 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2265_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[52]  (
	.Q(\blkinst/cluster0/FE_PHN2870_cfg_d_52 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2139_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[53]  (
	.Q(\blkinst/cluster0/cfg_d[53] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN1305_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[54]  (
	.Q(\blkinst/cluster0/FE_PHN2053_cfg_d_54 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2346_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[55]  (
	.Q(\blkinst/cluster0/FE_PHN2023_cfg_d_55 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2161_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[56]  (
	.Q(\blkinst/cluster0/FE_PHN2055_cfg_d_56 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2489_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[57]  (
	.Q(\blkinst/cluster0/FE_PHN2052_cfg_d_57 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2485_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[58]  (
	.Q(\blkinst/cluster0/FE_PHN2037_cfg_d_58 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2173_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[59]  (
	.Q(\blkinst/cluster0/FE_PHN2062_cfg_d_59 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2151_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[60]  (
	.Q(\blkinst/cluster0/FE_PHN3091_cfg_d_60 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2138_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[61]  (
	.Q(\blkinst/cluster0/FE_PHN2057_cfg_d_61 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN553_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[62]  (
	.Q(\blkinst/cluster0/FE_PHN2048_cfg_d_62 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2134_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[63]  (
	.Q(\blkinst/cluster0/FE_PHN2049_cfg_d_63 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2124_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[64]  (
	.Q(\blkinst/cluster0/FE_PHN2058_cfg_d_64 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2131_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[65]  (
	.Q(\blkinst/cluster0/cfg_d[65] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2147_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[66]  (
	.Q(\blkinst/cluster0/FE_PHN2045_cfg_d_66 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2282_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[67]  (
	.Q(\blkinst/cluster0/FE_PHN2937_cfg_d_67 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2364_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[68]  (
	.Q(\blkinst/cluster0/cfg_d[68] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2999_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[69]  (
	.QN(\blkinst/cluster0/cfg_d[69] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN378_n_184 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[70]  (
	.QN(\blkinst/cluster0/cfg_d[70] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2506_n_188 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \blkinst/cluster0/cfg_d_reg[71]  (
	.Q(\blkinst/cluster0/FE_PHN1436_cfg_d_71 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN3101_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[72]  (
	.Q(\blkinst/cluster0/FE_PHN1371_cfg_d_72 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2190_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[73]  (
	.Q(\blkinst/cluster0/FE_PHN2700_cfg_d_73 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2726_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[74]  (
	.Q(\blkinst/cluster0/FE_PHN1426_cfg_d_74 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN390_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[75]  (
	.Q(\blkinst/cluster0/FE_PHN1361_cfg_d_75 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2443_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[76]  (
	.Q(\blkinst/cluster0/cfg_d[76] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2601_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[77]  (
	.Q(\blkinst/cluster0/FE_PHN1355_cfg_d_77 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2325_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[78]  (
	.Q(\blkinst/cluster0/FE_PHN2628_cfg_d_78 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2724_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[79]  (
	.Q(\blkinst/cluster0/FE_PHN1424_cfg_d_79 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN1006_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[80]  (
	.Q(\blkinst/cluster0/FE_PHN1368_cfg_d_80 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2496_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[81]  (
	.Q(\blkinst/cluster0/FE_PHN2565_cfg_d_81 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN2591_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[82]  (
	.Q(\blkinst/cluster0/FE_PHN2716_cfg_d_82 ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster0/cfg_d_reg[83]  (
	.QN(\blkinst/cluster0__cfg_o[0] ),
	.CLK(\blkinst/cluster0/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster0/FE_PHN398_n_209 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster0/g8491__8780  (
	.Y(blkinst__ob0[0]),
	.A1(\blkinst/cluster0/n_212 ),
	.A2(\blkinst/cluster0/n_211 ),
	.B(\blkinst/cluster0__cfg_o[0] ),
	.C(\blkinst/cluster0/n_213 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster0/g8492__4296  (
	.Y(\blkinst/cluster0/n_213 ),
	.A1(\blkinst/cluster0/cfg_d[82] ),
	.A2(\blkinst/cluster0/FE_DBTN22_cluster0__cout_0 ),
	.B(\blkinst/cluster0/n_210 ),
	.C(\blkinst/cluster0__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster0/g8493__3772  (
	.Y(\blkinst/cluster0/n_212 ),
	.A(\blkinst/cluster0/ffb ),
	.B(\blkinst/cluster0/n_209 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster0/g8495__1474  (
	.Y(\blkinst/cluster0/n_211 ),
	.A(\blkinst/cluster0/cfg_d[82] ),
	.B(\blkinst/cluster0/FE_DBTN14_n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster0/g8496__4547  (
	.Y(arc_L1_x0y0n[0]),
	.A(\blkinst/cluster0/n_207 ),
	.B(\blkinst/cluster0/n_208 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster0/g8497__9682  (
	.Y(\blkinst/cluster0/n_210 ),
	.A(\blkinst/cluster0/cfg_d[82] ),
	.B(\blkinst/cluster0/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8498  (
	.Y(\blkinst/cluster0/n_209 ),
	.A(\blkinst/cluster0/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster0/g8500__2683  (
	.Y(\blkinst/cluster0/n_208 ),
	.A(\blkinst/cluster0/cfg_d[81] ),
	.B(\blkinst/cluster0/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster0/g8501__1309  (
	.Y(\blkinst/cluster0/n_207 ),
	.A(\blkinst/cluster0/cfg_d[81] ),
	.B(\blkinst/cluster0/FE_DBTN16_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8508__6877  (
	.Y(\blkinst/cluster0__cout[0] ),
	.A(\blkinst/cluster0/n_204 ),
	.B(\blkinst/cluster0/n_205 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster0/g8509__2900  (
	.Y(\blkinst/cluster0/s ),
	.A(\blkinst/cluster0/FE_PSN284_n_203 ),
	.B(\blkinst/cluster0/FE_DBTN16_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8511__2391  (
	.Y(\blkinst/cluster0/n_205 ),
	.A(\blkinst/cluster0/n_203 ),
	.B(\blkinst/cluster0/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8512__7675  (
	.Y(\blkinst/cluster0/n_204 ),
	.A(\blkinst/cluster0/n_201 ),
	.B(\blkinst/cluster0/n_187 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8515__7118  (
	.Y(\blkinst/cluster0/n_203 ),
	.A(\blkinst/cluster0/n_197 ),
	.B(\blkinst/cluster0/n_199 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8516__8757  (
	.Y(\blkinst/cluster0/internal_lut6 ),
	.A(\blkinst/cluster0/n_193 ),
	.B(\blkinst/cluster0/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8517__1786  (
	.Y(\blkinst/cluster0/n_201 ),
	.A(\blkinst/cluster0/n_198 ),
	.B(\blkinst/cluster0/n_184 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster0/g8519__5953  (
	.Y(\blkinst/cluster0/n_200 ),
	.A(\blkinst/cluster0/n_182 ),
	.B(\blkinst/cluster0/n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster0/g8520__5703  (
	.Y(\blkinst/cluster0/n_199 ),
	.A(\blkinst/cluster0/n_192 ),
	.B(\blkinst/cluster0/n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8523__7114  (
	.Y(\blkinst/cluster0/n_197 ),
	.A(\blkinst/cluster0/n_194 ),
	.B(\blkinst/cluster0/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8524__5266  (
	.Y(\blkinst/cluster0/n_198 ),
	.A(\blkinst/cluster0/n_196 ),
	.B(\blkinst/cluster0/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp75_ASAP7_75t_SL \blkinst/cluster0/g8526__2250  (
	.Y(\blkinst/cluster0/n_196 ),
	.A(\blkinst/cluster0/n_179 ),
	.B(\blkinst/cluster0/n_185 ),
	.C(\blkinst/cluster0/n_190 ),
	.D(\blkinst/cluster0/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8527__6083  (
	.Y(\blkinst/cluster0/n_195 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib0[0]),
	.B(\blkinst/cluster0/n_188 ),
	.C(\blkinst/cluster0/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8528__2703  (
	.Y(\blkinst/cluster0/n_194 ),
	.A(\blkinst/cluster0/n_191 ),
	.B(cbinst_x0y0n__blkp_clb_x0y0_cin[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster0/g8530__5795  (
	.Y(\blkinst/cluster0/n_193 ),
	.A1(\blkinst/cluster0/n_118 ),
	.A2(\blkinst/cluster0/n_96 ),
	.B(\blkinst/cluster0/n_182 ),
	.C(\blkinst/cluster0/n_189 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8531__7344  (
	.Y(\blkinst/cluster0/n_192 ),
	.A(\blkinst/cluster0/cfg_d[70] ),
	.B(\blkinst/cluster0/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8532  (
	.Y(\blkinst/cluster0/n_191 ),
	.A(\blkinst/cluster0/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3x1_ASAP7_75t_SL \blkinst/cluster0/g8534__1840  (
	.Y(\blkinst/cluster0/n_190 ),
	.A(\blkinst/cluster0/n_176 ),
	.B(\blkinst/cluster0/n_148 ),
	.C(\blkinst/cluster0/n_183 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8535__5019  (
	.Y(\blkinst/cluster0/n_189 ),
	.A(\blkinst/cluster0/n_186 ),
	.B(\blkinst/cluster0/n_103 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8536  (
	.Y(\blkinst/cluster0/FE_PHN1709_n_188 ),
	.A(\blkinst/cluster0/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8537__1857  (
	.Y(\blkinst/cluster0/n_187 ),
	.A(\blkinst/cluster0/n_184 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ib0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8539__9906  (
	.Y(\blkinst/cluster0/n_186 ),
	.A(\blkinst/cluster0/n_182 ),
	.B(\blkinst/cluster0/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8540__8780  (
	.Y(\blkinst/cluster0/n_185 ),
	.A(\blkinst/cluster0/n_39 ),
	.B(\blkinst/cluster0/n_181 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8541  (
	.Y(\blkinst/cluster0/FE_PHN3025_n_184 ),
	.A(\blkinst/cluster0/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3x1_ASAP7_75t_SL \blkinst/cluster0/g8542__4296  (
	.Y(\blkinst/cluster0/n_183 ),
	.A(\blkinst/cluster0/n_38 ),
	.B(\blkinst/cluster0/n_177 ),
	.C(\blkinst/cluster0/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8544__3772  (
	.Y(\blkinst/cluster0/n_181 ),
	.A(\blkinst/cluster0/n_178 ),
	.B(\blkinst/cluster0/n_180 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8545__1474  (
	.Y(\blkinst/cluster0/n_182 ),
	.A(\blkinst/cluster0/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8547__4547  (
	.Y(\blkinst/cluster0/n_180 ),
	.A(\blkinst/cluster0/cfg_d[66] ),
	.B(\blkinst/cluster0/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8548__9682  (
	.Y(\blkinst/cluster0/n_179 ),
	.A(\blkinst/cluster0/n_173 ),
	.B(\blkinst/cluster0/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8549__2683  (
	.Y(\blkinst/cluster0/n_178 ),
	.A(\blkinst/cluster0/cfg_d[65] ),
	.B(\blkinst/cluster0/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8551__1309  (
	.Y(\blkinst/cluster0/n_177 ),
	.A(\blkinst/cluster0/n_165 ),
	.B(\blkinst/cluster0/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster0/g8552__6877  (
	.Y(\blkinst/cluster0/n_176 ),
	.A1(\blkinst/cluster0/n_140 ),
	.A2(\blkinst/cluster0/n_48 ),
	.B(\blkinst/cluster0/n_172 ),
	.C(\blkinst/cluster0/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g8553__2900  (
	.Y(\blkinst/cluster0/n_175 ),
	.A1(\blkinst/cluster0/n_48 ),
	.A2(\blkinst/cluster0/n_139 ),
	.B(\blkinst/cluster0/n_171 ),
	.C(\blkinst/cluster0/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8555__2391  (
	.Y(\blkinst/cluster0/n_174 ),
	.A(\blkinst/cluster0/cfg_d[64] ),
	.B(\blkinst/cluster0/FE_OFN0_n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g8556__7675  (
	.Y(\blkinst/cluster0/n_173 ),
	.A1(\blkinst/cluster0/n_138 ),
	.A2(\blkinst/cluster0/n_48 ),
	.B(\blkinst/cluster0/n_169 ),
	.C(\blkinst/cluster0/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8557__7118  (
	.Y(\blkinst/cluster0/n_172 ),
	.A(\blkinst/cluster0/cfg_d[63] ),
	.B(\blkinst/cluster0/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8559__8757  (
	.Y(\blkinst/cluster0/n_171 ),
	.A(\blkinst/cluster0/n_39 ),
	.B(\blkinst/cluster0/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp75_ASAP7_75t_SL \blkinst/cluster0/g8560__1786  (
	.Y(\blkinst/cluster0/n_170 ),
	.A(\blkinst/cluster0/n_166 ),
	.B(\blkinst/cluster0/n_164 ),
	.C(\blkinst/cluster0/n_126 ),
	.D(\blkinst/cluster0/n_130 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8562__5953  (
	.Y(\blkinst/cluster0/n_169 ),
	.A(\blkinst/cluster0/cfg_d[62] ),
	.B(\blkinst/cluster0/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8563__5703  (
	.Y(\blkinst/cluster0/n_168 ),
	.A(\blkinst/cluster0/n_167 ),
	.B(\blkinst/cluster0/n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8565__7114  (
	.Y(\blkinst/cluster0/n_167 ),
	.A(\blkinst/cluster0/cfg_d[61] ),
	.B(\blkinst/cluster0/FE_OCPN167_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8566__5266  (
	.Y(\blkinst/cluster0/n_166 ),
	.A(\blkinst/cluster0/n_163 ),
	.B(\blkinst/cluster0/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8567__2250  (
	.Y(\blkinst/cluster0/n_165 ),
	.A(\blkinst/cluster0/n_162 ),
	.B(\blkinst/cluster0/FE_OFN0_n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8569__6083  (
	.Y(\blkinst/cluster0/n_164 ),
	.A(\blkinst/cluster0/n_49 ),
	.B(\blkinst/cluster0/n_159 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8570__2703  (
	.Y(\blkinst/cluster0/n_163 ),
	.A(\blkinst/cluster0/n_160 ),
	.B(\blkinst/cluster0/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8571  (
	.Y(\blkinst/cluster0/n_162 ),
	.A(\blkinst/cluster0/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8572__5795  (
	.Y(\blkinst/cluster0/n_161 ),
	.A(\blkinst/cluster0/cfg_d[59] ),
	.B(\blkinst/cluster0/FE_DBTN42_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8574__7344  (
	.Y(\blkinst/cluster0/n_160 ),
	.A(\blkinst/cluster0/n_156 ),
	.B(\blkinst/cluster0/n_46 ),
	.C(\blkinst/cluster0/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3x1_ASAP7_75t_SL \blkinst/cluster0/g8575__1840  (
	.Y(\blkinst/cluster0/n_159 ),
	.A(\blkinst/cluster0/n_158 ),
	.B(\blkinst/cluster0/n_157 ),
	.C(\blkinst/cluster0/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8577__5019  (
	.Y(\blkinst/cluster0/n_158 ),
	.A(\blkinst/cluster0/cfg_d[58] ),
	.B(\blkinst/cluster0/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster0/g8579__1857  (
	.Y(\blkinst/cluster0/n_157 ),
	.A(\blkinst/cluster0/cfg_d[57] ),
	.B(\blkinst/cluster0/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8580__9906  (
	.Y(\blkinst/cluster0/n_156 ),
	.A(\blkinst/cluster0/n_155 ),
	.B(\blkinst/cluster0/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8582__8780  (
	.Y(\blkinst/cluster0/n_155 ),
	.A(\blkinst/cluster0/cfg_d[56] ),
	.B(\blkinst/cluster0/FE_OFN0_n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8583__4296  (
	.Y(\blkinst/cluster0/n_154 ),
	.A(\blkinst/cluster0/n_57 ),
	.B(\blkinst/cluster0/n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster0/g8585__3772  (
	.Y(\blkinst/cluster0/n_153 ),
	.A(\blkinst/cluster0/cfg_d[55] ),
	.B(\blkinst/cluster0/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3x1_ASAP7_75t_SL \blkinst/cluster0/g8586__1474  (
	.Y(\blkinst/cluster0/n_152 ),
	.A(\blkinst/cluster0/n_150 ),
	.B(\blkinst/cluster0/n_151 ),
	.C(\blkinst/cluster0/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8588__4547  (
	.Y(\blkinst/cluster0/n_151 ),
	.A(\blkinst/cluster0/cfg_d[54] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8590__9682  (
	.Y(\blkinst/cluster0/n_150 ),
	.A(\blkinst/cluster0/cfg_d[53] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8592__2683  (
	.Y(\blkinst/cluster0/n_149 ),
	.A(\blkinst/cluster0/n_31 ),
	.B(\blkinst/cluster0/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8593__1309  (
	.Y(\blkinst/cluster0/n_148 ),
	.A(\blkinst/cluster0/n_51 ),
	.B(\blkinst/cluster0/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8595__6877  (
	.Y(\blkinst/cluster0/n_147 ),
	.A(\blkinst/cluster0/n_145 ),
	.B(\blkinst/cluster0/n_143 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8596__2900  (
	.Y(\blkinst/cluster0/n_146 ),
	.A(\blkinst/cluster0/cfg_d[51] ),
	.B(\blkinst/cluster0/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8598__2391  (
	.Y(\blkinst/cluster0/n_145 ),
	.A(\blkinst/cluster0/cfg_d[50] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster0/g8599__7675  (
	.Y(\blkinst/cluster0/n_144 ),
	.A(\blkinst/cluster0/n_47 ),
	.B(\blkinst/cluster0/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8601__7118  (
	.Y(\blkinst/cluster0/n_143 ),
	.A(\blkinst/cluster0/cfg_d[49] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster0/g8602__8757  (
	.Y(\blkinst/cluster0/n_142 ),
	.A(\blkinst/cluster0/n_134 ),
	.B(\blkinst/cluster0/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8604__1786  (
	.Y(\blkinst/cluster0/n_141 ),
	.A(\blkinst/cluster0/cfg_d[48] ),
	.B(\blkinst/cluster0/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8606  (
	.Y(\blkinst/cluster0/FE_PHN2046_n_140 ),
	.A(\blkinst/cluster0/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8608__5953  (
	.Y(\blkinst/cluster0/n_139 ),
	.A(\blkinst/cluster0/n_133 ),
	.B(\blkinst/cluster0/n_137 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8609  (
	.Y(\blkinst/cluster0/FE_PHN3041_n_138 ),
	.A(\blkinst/cluster0/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8611__5703  (
	.Y(\blkinst/cluster0/n_137 ),
	.A(\blkinst/cluster0/cfg_d[45] ),
	.B(\blkinst/cluster0/FE_OCPN167_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster0/g8612__7114  (
	.Y(\blkinst/cluster0/n_136 ),
	.A(\blkinst/cluster0/n_58 ),
	.B(\blkinst/cluster0/n_135 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g8614__5266  (
	.Y(\blkinst/cluster0/n_135 ),
	.A1(\blkinst/cluster0/n_123 ),
	.A2(\blkinst/cluster0/n_129 ),
	.B(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ),
	.C(\blkinst/cluster0/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8615__2250  (
	.Y(\blkinst/cluster0/n_134 ),
	.A(\blkinst/cluster0/cfg_d[44] ),
	.B(\blkinst/cluster0/FE_DBTN15_n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8617__6083  (
	.Y(\blkinst/cluster0/n_133 ),
	.A(\blkinst/cluster0/n_131 ),
	.B(\blkinst/cluster0/FE_OCPN167_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster0/g8618__2703  (
	.Y(\blkinst/cluster0/n_132 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[0]),
	.C(\blkinst/cluster0/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8619  (
	.Y(\blkinst/cluster0/n_131 ),
	.A(\blkinst/cluster0/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8621__5795  (
	.Y(\blkinst/cluster0/n_130 ),
	.A(\blkinst/cluster0/n_122 ),
	.B(\blkinst/cluster0/n_128 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8623__7344  (
	.Y(\blkinst/cluster0/n_129 ),
	.A(\blkinst/cluster0/cfg_d[41] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster0/g8624__1840  (
	.Y(\blkinst/cluster0/n_128 ),
	.A(\blkinst/cluster0/n_55 ),
	.B(\blkinst/cluster0/n_41 ),
	.C(\blkinst/cluster0/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster0/g8625  (
	.Y(\blkinst/cluster0/FE_PHN2298_n_127 ),
	.A(\blkinst/cluster0/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8627  (
	.Y(\blkinst/cluster0/n_126 ),
	.A(\blkinst/cluster0/n_125 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster0/g8628__5019  (
	.Y(\blkinst/cluster0/n_125 ),
	.A1(\blkinst/cluster0/n_115 ),
	.A2(\blkinst/cluster0/n_52 ),
	.B(\blkinst/cluster0/n_120 ),
	.C(\blkinst/cluster0/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster0/g8629  (
	.Y(\blkinst/cluster0/n_124 ),
	.A(\blkinst/cluster0/FE_PHN1156_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \blkinst/cluster0/g8631__1857  (
	.Y(\blkinst/cluster0/n_123 ),
	.A(\blkinst/cluster0/n_121 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g8632__9906  (
	.Y(\blkinst/cluster0/n_122 ),
	.A1(\blkinst/cluster0/n_117 ),
	.A2(\blkinst/cluster0/n_42 ),
	.B(\blkinst/cluster0/n_114 ),
	.C(\blkinst/cluster0/n_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8633  (
	.Y(\blkinst/cluster0/n_121 ),
	.A(\blkinst/cluster0/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8635__8780  (
	.Y(\blkinst/cluster0/n_120 ),
	.A(\blkinst/cluster0/n_36 ),
	.B(\blkinst/cluster0/n_31 ),
	.C(\blkinst/cluster0/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster0/g8636  (
	.Y(\blkinst/cluster0/FE_PHN2255_n_119 ),
	.A(\blkinst/cluster0/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8638__4296  (
	.Y(\blkinst/cluster0/n_118 ),
	.A(\blkinst/cluster0/n_38 ),
	.B(\blkinst/cluster0/n_116 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8639  (
	.Y(\blkinst/cluster0/FE_PHN2063_n_117 ),
	.A(\blkinst/cluster0/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8641__3772  (
	.Y(\blkinst/cluster0/n_116 ),
	.A(\blkinst/cluster0/n_113 ),
	.B(\blkinst/cluster0/n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8642  (
	.Y(\blkinst/cluster0/FE_PHN2050_n_115 ),
	.A(\blkinst/cluster0/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8644__1474  (
	.Y(\blkinst/cluster0/n_114 ),
	.A(\blkinst/cluster0/internal_lut5[1] ),
	.B(\blkinst/cluster0/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8645__4547  (
	.Y(\blkinst/cluster0/n_113 ),
	.A(\blkinst/cluster0/n_112 ),
	.B(\blkinst/cluster0/n_110 ),
	.C(\blkinst/cluster0/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8647__9682  (
	.Y(\blkinst/cluster0/n_112 ),
	.A(\blkinst/cluster0/cfg_d[34] ),
	.B(\blkinst/cluster0/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8648__2683  (
	.Y(\blkinst/cluster0/n_111 ),
	.A(\blkinst/cluster0/n_108 ),
	.B(\blkinst/cluster0/n_109 ),
	.C(\blkinst/cluster0/n_102 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8650__1309  (
	.Y(\blkinst/cluster0/n_110 ),
	.A(\blkinst/cluster0/FE_PHN1768_cfg_d_33 ),
	.B(\blkinst/cluster0/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8652__6877  (
	.Y(\blkinst/cluster0/n_109 ),
	.A(\blkinst/cluster0/cfg_d[32] ),
	.B(\blkinst/cluster0/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8653__2900  (
	.Y(\blkinst/cluster0/n_108 ),
	.A(\blkinst/cluster0/n_31 ),
	.B(\blkinst/cluster0/n_106 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8655__2391  (
	.Y(\blkinst/cluster0/n_107 ),
	.A(\blkinst/cluster0/FE_PHN1761_cfg_d_31 ),
	.B(\blkinst/cluster0/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8656__7675  (
	.Y(\blkinst/cluster0/n_106 ),
	.A(\blkinst/cluster0/n_100 ),
	.B(\blkinst/cluster0/n_104 ),
	.C(\blkinst/cluster0/n_105 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8658__7118  (
	.Y(\blkinst/cluster0/n_105 ),
	.A(\blkinst/cluster0/n_36 ),
	.B(\blkinst/cluster0/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8660__8757  (
	.Y(\blkinst/cluster0/n_104 ),
	.A(\blkinst/cluster0/cfg_d[29] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8661__1786  (
	.Y(\blkinst/cluster0/n_103 ),
	.A(\blkinst/cluster0/n_101 ),
	.B(\blkinst/cluster0/n_98 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8663__5953  (
	.Y(\blkinst/cluster0/n_102 ),
	.A(\blkinst/cluster0/cfg_d[28] ),
	.B(\blkinst/cluster0/FE_DBTN15_n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8664__5703  (
	.Y(\blkinst/cluster0/n_101 ),
	.A(\blkinst/cluster0/n_99 ),
	.B(\blkinst/cluster0/n_97 ),
	.C(\blkinst/cluster0/n_93 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8666__7114  (
	.Y(\blkinst/cluster0/n_100 ),
	.A(\blkinst/cluster0/n_37 ),
	.B(\blkinst/cluster0/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8668__5266  (
	.Y(\blkinst/cluster0/n_99 ),
	.A(\blkinst/cluster0/cfg_d[26] ),
	.B(\blkinst/cluster0/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8669__2250  (
	.Y(\blkinst/cluster0/n_98 ),
	.A(\blkinst/cluster0/n_94 ),
	.B(\blkinst/cluster0/n_95 ),
	.C(\blkinst/cluster0/n_87 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8671__6083  (
	.Y(\blkinst/cluster0/n_97 ),
	.A(\blkinst/cluster0/cfg_d[25] ),
	.B(\blkinst/cluster0/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster0/g8672__2703  (
	.Y(\blkinst/cluster0/n_96 ),
	.A1(\blkinst/cluster0/n_31 ),
	.A2(\blkinst/cluster0/n_90 ),
	.B(\blkinst/cluster0/n_84 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8674__5795  (
	.Y(\blkinst/cluster0/n_95 ),
	.A(\blkinst/cluster0/cfg_d[24] ),
	.B(\blkinst/cluster0/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8675__7344  (
	.Y(\blkinst/cluster0/n_94 ),
	.A(\blkinst/cluster0/n_92 ),
	.B(\blkinst/cluster0/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8677__1840  (
	.Y(\blkinst/cluster0/n_93 ),
	.A(\blkinst/cluster0/cfg_d[23] ),
	.B(\blkinst/cluster0/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g8678__5019  (
	.Y(\blkinst/cluster0/n_92 ),
	.A(\blkinst/cluster0/n_88 ),
	.B(\blkinst/cluster0/n_85 ),
	.C(\blkinst/cluster0/n_91 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8680__1857  (
	.Y(\blkinst/cluster0/n_91 ),
	.A(\blkinst/cluster0/cfg_d[22] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8681__9906  (
	.Y(\blkinst/cluster0/n_90 ),
	.A(\blkinst/cluster0/n_74 ),
	.B(\blkinst/cluster0/n_89 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8683__8780  (
	.Y(\blkinst/cluster0/n_89 ),
	.A(\blkinst/cluster0/n_28 ),
	.B(\blkinst/cluster0/n_86 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8684__4296  (
	.Y(\blkinst/cluster0/n_88 ),
	.A(\blkinst/cluster0/n_43 ),
	.B(\blkinst/cluster0/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8686__3772  (
	.Y(\blkinst/cluster0/n_87 ),
	.A(\blkinst/cluster0/FE_DBTN15_n_52 ),
	.B(\blkinst/cluster0/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster0/g8687__1474  (
	.Y(\blkinst/cluster0/n_86 ),
	.A(\blkinst/cluster0/n_80 ),
	.B(\blkinst/cluster0/n_79 ),
	.C(\blkinst/cluster0/n_83 ),
	.D(\blkinst/cluster0/n_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8689__4547  (
	.Y(\blkinst/cluster0/n_85 ),
	.A(\blkinst/cluster0/n_37 ),
	.B(\blkinst/cluster0/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8690__9682  (
	.Y(\blkinst/cluster0/n_84 ),
	.A(\blkinst/cluster0/n_82 ),
	.B(\blkinst/cluster0/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8692__2683  (
	.Y(\blkinst/cluster0/n_83 ),
	.A(\blkinst/cluster0/cfg_d[18] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8693__1309  (
	.Y(\blkinst/cluster0/n_82 ),
	.A(\blkinst/cluster0/n_68 ),
	.B(\blkinst/cluster0/n_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8695__6877  (
	.Y(\blkinst/cluster0/n_81 ),
	.A(\blkinst/cluster0/n_28 ),
	.B(\blkinst/cluster0/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8696__2900  (
	.Y(\blkinst/cluster0/n_80 ),
	.A(\blkinst/cluster0/cfg_d[17] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8698__2391  (
	.Y(\blkinst/cluster0/n_79 ),
	.A(\blkinst/cluster0/cfg_d[16] ),
	.B(\blkinst/cluster0/FE_OFN66_n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster0/g8699__7675  (
	.Y(\blkinst/cluster0/n_78 ),
	.A(\blkinst/cluster0/n_73 ),
	.B(\blkinst/cluster0/n_75 ),
	.C(\blkinst/cluster0/n_76 ),
	.D(\blkinst/cluster0/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8701__7118  (
	.Y(\blkinst/cluster0/n_77 ),
	.A(\blkinst/cluster0/cfg_d[15] ),
	.B(\blkinst/cluster0/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8703__8757  (
	.Y(\blkinst/cluster0/n_76 ),
	.A(\blkinst/cluster0/cfg_d[14] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8705__1786  (
	.Y(\blkinst/cluster0/n_75 ),
	.A(\blkinst/cluster0/cfg_d[13] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g8706__5953  (
	.Y(\blkinst/cluster0/n_74 ),
	.A(\blkinst/cluster0/n_28 ),
	.B(\blkinst/cluster0/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8708__5703  (
	.Y(\blkinst/cluster0/n_73 ),
	.A(\blkinst/cluster0/cfg_d[12] ),
	.B(\blkinst/cluster0/FE_OFN66_n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster0/g8709__7114  (
	.Y(\blkinst/cluster0/n_72 ),
	.A(\blkinst/cluster0/n_67 ),
	.B(\blkinst/cluster0/n_65 ),
	.C(\blkinst/cluster0/n_69 ),
	.D(\blkinst/cluster0/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8711__5266  (
	.Y(\blkinst/cluster0/n_71 ),
	.A(\blkinst/cluster0/cfg_d[11] ),
	.B(\blkinst/cluster0/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8713__2250  (
	.Y(\blkinst/cluster0/n_70 ),
	.A(\blkinst/cluster0/cfg_d[10] ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8715__6083  (
	.Y(\blkinst/cluster0/n_69 ),
	.A(\blkinst/cluster0/cfg_d[9] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8716__2703  (
	.Y(\blkinst/cluster0/n_68 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[3]),
	.B(\blkinst/cluster0/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8718__5795  (
	.Y(\blkinst/cluster0/n_67 ),
	.A(\blkinst/cluster0/cfg_d[8] ),
	.B(\blkinst/cluster0/FE_OFN66_n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster0/g8719__7344  (
	.Y(\blkinst/cluster0/n_66 ),
	.A(\blkinst/cluster0/n_62 ),
	.B(\blkinst/cluster0/n_63 ),
	.C(\blkinst/cluster0/n_64 ),
	.D(\blkinst/cluster0/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster0/g8721__1840  (
	.Y(\blkinst/cluster0/n_65 ),
	.A(\blkinst/cluster0/FE_PHN1821_cfg_d_7 ),
	.B(\blkinst/cluster0/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8723__5019  (
	.Y(\blkinst/cluster0/n_64 ),
	.A(\blkinst/cluster0/n_36 ),
	.B(\blkinst/cluster0/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8725__1857  (
	.Y(\blkinst/cluster0/n_63 ),
	.A(\blkinst/cluster0/cfg_d[5] ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8727__9906  (
	.Y(\blkinst/cluster0/n_62 ),
	.A(\blkinst/cluster0/FE_OFN66_n_46 ),
	.B(\blkinst/cluster0/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8729__8780  (
	.Y(\blkinst/cluster0/n_61 ),
	.A(\blkinst/cluster0/n_37 ),
	.B(\blkinst/cluster0/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster0/g8733  (
	.Y(\blkinst/cluster0/n_27 ),
	.A(\blkinst/cluster0/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8734__4296  (
	.Y(\blkinst/cluster0/n_59 ),
	.A(\blkinst/cluster0/n_41 ),
	.B(\blkinst/cluster0/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8735__3772  (
	.Y(\blkinst/cluster0/n_58 ),
	.A(\blkinst/cluster0/FE_OFN0_n_33 ),
	.B(\blkinst/cluster0/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8736__1474  (
	.Y(\blkinst/cluster0/n_57 ),
	.A(\blkinst/cluster0/n_31 ),
	.B(\blkinst/cluster0/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8738__4547  (
	.Y(\blkinst/cluster0/n_60 ),
	.A(\blkinst/cluster0/n_37 ),
	.B(\blkinst/cluster0/FE_OFN0_n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8740__9682  (
	.Y(\blkinst/cluster0/n_51 ),
	.A(\blkinst/cluster0/FE_OFN0_n_33 ),
	.B(\blkinst/cluster0/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8741__2683  (
	.Y(\blkinst/cluster0/n_50 ),
	.A(\blkinst/cluster0/n_31 ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster0/g8742__1309  (
	.Y(\blkinst/cluster0/n_56 ),
	.A(\blkinst/cluster0/FE_OFN0_n_33 ),
	.B(\blkinst/cluster0/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8743__6877  (
	.Y(\blkinst/cluster0/n_55 ),
	.A(\blkinst/cluster0/FE_OFN0_n_33 ),
	.B(\blkinst/cluster0/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8744__2900  (
	.Y(\blkinst/cluster0/n_54 ),
	.A(\blkinst/cluster0/FE_OFN0_n_33 ),
	.B(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster0/g8745__2391  (
	.Y(\blkinst/cluster0/n_52 ),
	.A(\blkinst/cluster0/n_31 ),
	.B(\blkinst/cluster0/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8746  (
	.Y(\blkinst/cluster0/n_47 ),
	.A(\blkinst/cluster0/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8747  (
	.Y(\blkinst/cluster0/n_44 ),
	.A(\blkinst/cluster0/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster0/g8749  (
	.Y(\blkinst/cluster0/n_42 ),
	.A(\blkinst/cluster0/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8751__7675  (
	.Y(\blkinst/cluster0/n_49 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8752__7118  (
	.Y(\blkinst/cluster0/n_48 ),
	.A(\blkinst/cluster0/n_28 ),
	.B(\blkinst/cluster0/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1p5_ASAP7_75t_SL \blkinst/cluster0/g8753__8757  (
	.Y(\blkinst/cluster0/n_46 ),
	.A(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster0/g8754__1786  (
	.Y(\blkinst/cluster0/n_43 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]),
	.B(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster0/g8757__5953  (
	.Y(\blkinst/cluster0/FE_PHN2285_n_217 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g8758__5703  (
	.Y(\blkinst/cluster0/n_35 ),
	.A(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ),
	.B(\blkinst/cluster0/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster0/g8759__7114  (
	.Y(\blkinst/cluster0/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]),
	.B(\blkinst/cluster0/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster0/g8760__5266  (
	.Y(\blkinst/cluster0/n_39 ),
	.A(\blkinst/cluster0/n_28 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster0/g8761__2250  (
	.Y(\blkinst/cluster0/n_37 ),
	.A(\blkinst/cluster0/FE_DBTN41_cbinst_x0y0w__blkp_clb_x0y0_ia0_0 ),
	.B(\blkinst/cluster0/FE_DBTN42_cbinst_x0y0w__blkp_clb_x0y0_ia0_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster0/g8762__6083  (
	.Y(\blkinst/cluster0/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[0]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g8768  (
	.Y(\blkinst/cluster0/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFLx1_ASAP7_75t_SL \blkinst/cluster0/ffb_reg  (
	.QN(\blkinst/cluster0/ffb ),
	.CLK(\blkinst/cluster0/n_26 ),
	.D(\blkinst/cluster0/n_4 ),
	.SE(\blkinst/cluster0/n_20 ),
	.SI(\blkinst/cluster0/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFLx1_ASAP7_75t_SL \blkinst/cluster0/q_reg[0]  (
	.QN(blkinst__q0[0]),
	.CLK(\blkinst/cluster0/n_26 ),
	.D(\blkinst/cluster0/n_6 ),
	.SE(\blkinst/cluster0/n_21 ),
	.SI(\blkinst/cluster0/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4503__2703  (
	.Y(\blkinst/cluster0/n_25 ),
	.A1(\blkinst/cluster0/n_17 ),
	.A2(\blkinst/cluster0/n_14 ),
	.B(\blkinst/cluster0/n_19 ),
	.C(\blkinst/cluster0/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4504__5795  (
	.Y(\blkinst/cluster0/n_24 ),
	.A1(\blkinst/cluster0/n_16 ),
	.A2(\blkinst/cluster0/n_15 ),
	.B(\blkinst/cluster0/n_18 ),
	.C(\blkinst/cluster0/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g4505__7344  (
	.Y(\blkinst/cluster0/n_23 ),
	.A(\blkinst/cluster0/n_3 ),
	.B(\blkinst/cluster0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster0/g4506__1840  (
	.Y(\blkinst/cluster0/n_22 ),
	.A(\blkinst/cluster0/n_7 ),
	.B(\blkinst/cluster0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g4507__5019  (
	.Y(\blkinst/cluster0/n_21 ),
	.A(\blkinst/cluster0/n_18 ),
	.B(\blkinst/cluster0/n_12 ),
	.C(\blkinst/cluster0/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster0/g4508__1857  (
	.Y(\blkinst/cluster0/n_20 ),
	.A(\blkinst/cluster0/n_19 ),
	.B(\blkinst/cluster0/n_12 ),
	.C(\blkinst/cluster0/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4509__9906  (
	.Y(\blkinst/cluster0/n_17 ),
	.A1(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ),
	.A2(\blkinst/cluster0/n_2 ),
	.B(\blkinst/cluster0/n_10 ),
	.C(\blkinst/cluster0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4510__8780  (
	.Y(\blkinst/cluster0/n_19 ),
	.A(\blkinst/cluster0/cfg_d[79] ),
	.B(\blkinst/cluster0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4511__4296  (
	.Y(\blkinst/cluster0/n_18 ),
	.A(\blkinst/cluster0/cfg_d[74] ),
	.B(\blkinst/cluster0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4512__3772  (
	.Y(\blkinst/cluster0/n_16 ),
	.A1(\blkinst/cluster0/cfg_d[71] ),
	.A2(\blkinst/cluster0/FE_DBTN16_internal_lut6 ),
	.B(\blkinst/cluster0/n_11 ),
	.C(\blkinst/cluster0/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4513__1474  (
	.Y(\blkinst/cluster0/n_15 ),
	.A1(\blkinst/cluster0/cfg_d[71] ),
	.A2(\blkinst/cluster0/FE_DBTN22_cluster0__cout_0 ),
	.B(\blkinst/cluster0/n_8 ),
	.C(\blkinst/cluster0/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster0/g4514__4547  (
	.Y(\blkinst/cluster0/n_14 ),
	.A1(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ),
	.A2(\blkinst/cluster0/FE_DBTN22_cluster0__cout_0 ),
	.B(\blkinst/cluster0/n_9 ),
	.C(\blkinst/cluster0/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster0/g4515__9682  (
	.Y(\blkinst/cluster0/n_13 ),
	.A(\blkinst/cluster0/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster0/g4516__2683  (
	.Y(\blkinst/cluster0/n_12 ),
	.A(\blkinst/cluster0/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SRAM \blkinst/cluster0/g4517__1309  (
	.Y(\blkinst/cluster0/n_26 ),
	.A(clk),
	.B(\blkinst/cluster0/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4518__6877  (
	.Y(\blkinst/cluster0/n_11 ),
	.A(\blkinst/cluster0/cfg_d[71] ),
	.B(\blkinst/cluster0/FE_DBTN14_n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4519__2900  (
	.Y(\blkinst/cluster0/n_10 ),
	.A(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ),
	.B(\blkinst/cluster0/FE_DBTN14_n_198 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4520__2391  (
	.Y(\blkinst/cluster0/n_9 ),
	.A(\blkinst/cluster0/FE_PHN1435_cfg_d_76 ),
	.B(\blkinst/cluster0/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster0/g4521__7675  (
	.Y(\blkinst/cluster0/n_8 ),
	.A(\blkinst/cluster0/cfg_d[71] ),
	.B(\blkinst/cluster0/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4522  (
	.Y(\blkinst/cluster0/n_7 ),
	.A(\blkinst/cluster0/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4523  (
	.Y(\blkinst/cluster0/n_6 ),
	.A(blkinst__q0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4524  (
	.Y(\blkinst/cluster0/n_5 ),
	.A(\blkinst/cluster0/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4525  (
	.Y(\blkinst/cluster0/n_4 ),
	.A(\blkinst/cluster0/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4526  (
	.Y(\blkinst/cluster0/n_3 ),
	.A(\blkinst/cluster0/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4527  (
	.Y(\blkinst/cluster0/n_2 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster0/g4529  (
	.Y(\blkinst/cluster0/n_0 ),
	.A(\blkinst/cluster0/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster0/tie_0_cell  (
	.L(\blkinst/cluster0/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3090_cfg_d_34  (
	.Y(\blkinst/cluster1/FE_PHN3039_cfg_d_34 ),
	.A(\blkinst/cluster1/FE_PHN3090_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3089_cfg_d_20  (
	.Y(\blkinst/cluster1/FE_PHN2866_cfg_d_20 ),
	.A(\blkinst/cluster1/FE_PHN3089_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3081_cfg_d_57  (
	.Y(\blkinst/cluster1/FE_PHN3081_cfg_d_57 ),
	.A(\blkinst/cluster1/FE_PHN764_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3039_cfg_d_34  (
	.Y(\blkinst/cluster1/FE_PHN2852_cfg_d_34 ),
	.A(\blkinst/cluster1/FE_PHN3039_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3038_cfg_d_38  (
	.Y(\blkinst/cluster1/cfg_d[38] ),
	.A(\blkinst/cluster1/FE_PHN3038_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3033_cfg_d_17  (
	.Y(\blkinst/cluster1/FE_PHN2845_cfg_d_17 ),
	.A(\blkinst/cluster1/FE_PHN3033_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3026_cfg_d_37  (
	.Y(\blkinst/cluster1/FE_PHN3026_cfg_d_37 ),
	.A(\blkinst/cluster1/FE_PHN2637_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3021_cfg_d_61  (
	.Y(\blkinst/cluster1/FE_PHN3021_cfg_d_61 ),
	.A(\blkinst/cluster1/FE_PHN2646_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3018_cfg_d_51  (
	.Y(\blkinst/cluster1/FE_PHN3018_cfg_d_51 ),
	.A(\blkinst/cluster1/FE_PHN954_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3015_cfg_d_55  (
	.Y(\blkinst/cluster1/FE_PHN3015_cfg_d_55 ),
	.A(\blkinst/cluster1/FE_PHN2626_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3011_cfg_d_58  (
	.Y(\blkinst/cluster1/FE_PHN3011_cfg_d_58 ),
	.A(\blkinst/cluster1/FE_PHN2625_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3010_cfg_d_71  (
	.Y(\blkinst/cluster1/FE_PHN3010_cfg_d_71 ),
	.A(\blkinst/cluster1/FE_PHN1275_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC3007_cfg_d_65  (
	.Y(\blkinst/cluster1/FE_PHN3007_cfg_d_65 ),
	.A(\blkinst/cluster1/FE_PHN566_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2998_cfg_d_59  (
	.Y(\blkinst/cluster1/FE_PHN2998_cfg_d_59 ),
	.A(\blkinst/cluster1/FE_PHN568_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2997_cfg_d_63  (
	.Y(\blkinst/cluster1/FE_PHN2997_cfg_d_63 ),
	.A(\blkinst/cluster1/FE_PHN1089_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2992_cfg_d_46  (
	.Y(\blkinst/cluster1/FE_PHN2992_cfg_d_46 ),
	.A(\blkinst/cluster1/FE_PHN502_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2940_cfg_d_65  (
	.Y(\blkinst/cluster1/FE_PHN1998_cfg_d_65 ),
	.A(\blkinst/cluster1/FE_PHN2940_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2938_cfg_d_63  (
	.Y(\blkinst/cluster1/FE_PHN2002_cfg_d_63 ),
	.A(\blkinst/cluster1/FE_PHN2938_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2935_cfg_d_51  (
	.Y(\blkinst/cluster1/FE_PHN2004_cfg_d_51 ),
	.A(\blkinst/cluster1/FE_PHN2935_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2915_cfg_d_4  (
	.Y(\blkinst/cluster1/FE_PHN1663_cfg_d_4 ),
	.A(\blkinst/cluster1/FE_PHN2915_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2905_cfg_d_3  (
	.Y(\blkinst/cluster1/FE_PHN1661_cfg_d_3 ),
	.A(\blkinst/cluster1/FE_PHN2905_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2900_cfg_d_46  (
	.Y(\blkinst/cluster1/FE_PHN1954_cfg_d_46 ),
	.A(\blkinst/cluster1/FE_PHN2900_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2878_cfg_d_57  (
	.Y(\blkinst/cluster1/FE_PHN1982_cfg_d_57 ),
	.A(\blkinst/cluster1/FE_PHN2878_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2866_cfg_d_20  (
	.Y(\blkinst/cluster1/FE_PHN1691_cfg_d_20 ),
	.A(\blkinst/cluster1/FE_PHN2866_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2852_cfg_d_34  (
	.Y(\blkinst/cluster1/FE_PHN1690_cfg_d_34 ),
	.A(\blkinst/cluster1/FE_PHN2852_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2845_cfg_d_17  (
	.Y(\blkinst/cluster1/FE_PHN1670_cfg_d_17 ),
	.A(\blkinst/cluster1/FE_PHN2845_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2824_n_152  (
	.Y(\blkinst/cluster1/n_152 ),
	.A(\blkinst/cluster1/FE_PHN2824_n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2714_cfg_d_71  (
	.Y(\blkinst/cluster1/cfg_d[71] ),
	.A(\blkinst/cluster1/FE_PHN2714_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2705_cfg_d_74  (
	.Y(\blkinst/cluster1/FE_PHN1425_cfg_d_74 ),
	.A(\blkinst/cluster1/FE_PHN2705_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2692_cfg_d_79  (
	.Y(\blkinst/cluster1/FE_PHN1420_cfg_d_79 ),
	.A(\blkinst/cluster1/FE_PHN2692_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2682_cfg_d_77  (
	.Y(\blkinst/cluster1/FE_PHN2682_cfg_d_77 ),
	.A(\blkinst/cluster1/FE_PHN505_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2650_n_96  (
	.Y(\blkinst/cluster1/FE_PHN2650_n_96 ),
	.A(\blkinst/cluster1/FE_PHN596_n_96 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2646_cfg_d_61  (
	.Y(\blkinst/cluster1/FE_PHN2646_cfg_d_61 ),
	.A(\blkinst/cluster1/FE_PHN563_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2642_cfg_d_6  (
	.Y(\blkinst/cluster1/FE_PHN2642_cfg_d_6 ),
	.A(\blkinst/cluster1/FE_PHN955_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2637_cfg_d_37  (
	.Y(\blkinst/cluster1/FE_PHN2637_cfg_d_37 ),
	.A(\blkinst/cluster1/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2626_cfg_d_55  (
	.Y(\blkinst/cluster1/FE_PHN2626_cfg_d_55 ),
	.A(\blkinst/cluster1/FE_PHN768_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2625_cfg_d_58  (
	.Y(\blkinst/cluster1/FE_PHN2625_cfg_d_58 ),
	.A(\blkinst/cluster1/FE_PHN443_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2614_cfg_d_1  (
	.Y(\blkinst/cluster1/FE_PHN2614_cfg_d_1 ),
	.A(\blkinst/cluster1/FE_PHN674_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2603_cfg_d_75  (
	.Y(\blkinst/cluster1/FE_PHN2603_cfg_d_75 ),
	.A(\blkinst/cluster1/FE_PHN497_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2584_cfg_d_78  (
	.Y(\blkinst/cluster1/FE_PHN2584_cfg_d_78 ),
	.A(\blkinst/cluster1/FE_PHN576_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2576_cfg_d_8  (
	.Y(\blkinst/cluster1/FE_PHN2576_cfg_d_8 ),
	.A(\blkinst/cluster1/FE_PHN779_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2522_cfg_d_73  (
	.Y(\blkinst/cluster1/FE_PHN2522_cfg_d_73 ),
	.A(\blkinst/cluster1/FE_PHN654_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2511_cfg_d_26  (
	.Y(\blkinst/cluster1/FE_PHN2511_cfg_d_26 ),
	.A(\blkinst/cluster1/FE_PHN734_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx5_ASAP7_75t_R \blkinst/cluster1/FE_PHC2505_cfg_d_52  (
	.Y(\blkinst/cluster1/FE_PHN2505_cfg_d_52 ),
	.A(\blkinst/cluster1/FE_PHN953_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2501_cfg_d_48  (
	.Y(\blkinst/cluster1/FE_PHN2501_cfg_d_48 ),
	.A(\blkinst/cluster1/FE_PHN348_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2490_cfg_d_31  (
	.Y(\blkinst/cluster1/FE_PHN2490_cfg_d_31 ),
	.A(\blkinst/cluster1/FE_PHN1317_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2470_n_104  (
	.Y(\blkinst/cluster1/FE_PHN2470_n_104 ),
	.A(\blkinst/cluster1/FE_PHN368_n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2461_cfg_d_5  (
	.Y(\blkinst/cluster1/FE_PHN2461_cfg_d_5 ),
	.A(\blkinst/cluster1/FE_PHN439_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2457_cfg_d_81  (
	.Y(\blkinst/cluster1/FE_PHN1322_cfg_d_81 ),
	.A(\blkinst/cluster1/FE_PHN2457_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2452_cfg_d_42  (
	.Y(\blkinst/cluster1/FE_PHN2452_cfg_d_42 ),
	.A(\blkinst/cluster1/FE_PHN1127_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2444_cfg_d_19  (
	.Y(\blkinst/cluster1/FE_PHN2444_cfg_d_19 ),
	.A(\blkinst/cluster1/FE_PHN1343_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2432_n_111  (
	.Y(\blkinst/cluster1/FE_PHN2432_n_111 ),
	.A(\blkinst/cluster1/FE_PHN426_n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2403_cfg_d_9  (
	.Y(\blkinst/cluster1/FE_PHN2403_cfg_d_9 ),
	.A(\blkinst/cluster1/FE_PHN1090_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2395_cfg_d_22  (
	.Y(\blkinst/cluster1/FE_PHN2395_cfg_d_22 ),
	.A(\blkinst/cluster1/FE_PHN729_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2387_cfg_d_0  (
	.Y(\blkinst/cluster1/FE_PHN1237_cfg_d_0 ),
	.A(\blkinst/cluster1/FE_PHN2387_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2372_cfg_d_67  (
	.Y(\blkinst/cluster1/FE_PHN2372_cfg_d_67 ),
	.A(\blkinst/cluster1/FE_PHN816_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2371_cfg_d_23  (
	.Y(\blkinst/cluster1/FE_PHN2371_cfg_d_23 ),
	.A(\blkinst/cluster1/FE_PHN383_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2367_cfg_d_24  (
	.Y(\blkinst/cluster1/FE_PHN2367_cfg_d_24 ),
	.A(\blkinst/cluster1/FE_PHN728_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2366_cfg_d_50  (
	.Y(\blkinst/cluster1/FE_PHN2366_cfg_d_50 ),
	.A(\blkinst/cluster1/FE_PHN434_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2356_cfg_d_25  (
	.Y(\blkinst/cluster1/FE_PHN2356_cfg_d_25 ),
	.A(\blkinst/cluster1/FE_PHN433_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2332_cfg_d_54  (
	.Y(\blkinst/cluster1/FE_PHN2332_cfg_d_54 ),
	.A(\blkinst/cluster1/FE_PHN411_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2329_cfg_d_60  (
	.Y(\blkinst/cluster1/FE_PHN2329_cfg_d_60 ),
	.A(\blkinst/cluster1/FE_PHN961_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2324_cfg_d_49  (
	.Y(\blkinst/cluster1/FE_PHN2324_cfg_d_49 ),
	.A(\blkinst/cluster1/FE_PHN1245_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2316_cfg_d_32  (
	.Y(\blkinst/cluster1/FE_PHN2316_cfg_d_32 ),
	.A(\blkinst/cluster1/FE_PHN701_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2315_cfg_d_16  (
	.Y(\blkinst/cluster1/FE_PHN2315_cfg_d_16 ),
	.A(\blkinst/cluster1/FE_PHN474_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2314_cfg_d_82  (
	.Y(\blkinst/cluster1/FE_PHN1347_cfg_d_82 ),
	.A(\blkinst/cluster1/FE_PHN2314_cfg_d_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2305_cfg_d_28  (
	.Y(\blkinst/cluster1/FE_PHN2305_cfg_d_28 ),
	.A(\blkinst/cluster1/FE_PHN705_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2303_cfg_d_36  (
	.Y(\blkinst/cluster1/FE_PHN2303_cfg_d_36 ),
	.A(\blkinst/cluster1/FE_PHN854_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2302_cfg_d_12  (
	.Y(\blkinst/cluster1/FE_PHN2302_cfg_d_12 ),
	.A(\blkinst/cluster1/FE_PHN737_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2299_cfg_d_53  (
	.Y(\blkinst/cluster1/FE_PHN2299_cfg_d_53 ),
	.A(\blkinst/cluster1/FE_PHN778_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2296_cfg_d_33  (
	.Y(\blkinst/cluster1/FE_PHN2296_cfg_d_33 ),
	.A(\blkinst/cluster1/FE_PHN1042_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2291_cfg_d_30  (
	.Y(\blkinst/cluster1/FE_PHN2291_cfg_d_30 ),
	.A(\blkinst/cluster1/FE_PHN427_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2286_cfg_d_14  (
	.Y(\blkinst/cluster1/FE_PHN2286_cfg_d_14 ),
	.A(\blkinst/cluster1/FE_PHN475_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2283_cfg_d_27  (
	.Y(\blkinst/cluster1/FE_PHN2283_cfg_d_27 ),
	.A(\blkinst/cluster1/FE_PHN603_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2276_cfg_d_15  (
	.Y(\blkinst/cluster1/FE_PHN2276_cfg_d_15 ),
	.A(\blkinst/cluster1/FE_PHN862_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2275_cfg_d_2  (
	.Y(\blkinst/cluster1/FE_PHN2275_cfg_d_2 ),
	.A(\blkinst/cluster1/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2268_cfg_d_21  (
	.Y(\blkinst/cluster1/FE_PHN2268_cfg_d_21 ),
	.A(\blkinst/cluster1/FE_PHN483_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2266_cfg_d_62  (
	.Y(\blkinst/cluster1/FE_PHN2266_cfg_d_62 ),
	.A(\blkinst/cluster1/FE_PHN977_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2264_cfg_d_13  (
	.Y(\blkinst/cluster1/FE_PHN2264_cfg_d_13 ),
	.A(\blkinst/cluster1/FE_PHN912_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2263_cfg_d_64  (
	.Y(\blkinst/cluster1/FE_PHN2263_cfg_d_64 ),
	.A(\blkinst/cluster1/FE_PHN441_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2258_cfg_d_40  (
	.Y(\blkinst/cluster1/FE_PHN2258_cfg_d_40 ),
	.A(\blkinst/cluster1/FE_PHN817_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2257_cfg_d_41  (
	.Y(\blkinst/cluster1/FE_PHN2257_cfg_d_41 ),
	.A(\blkinst/cluster1/FE_PHN1106_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2246_cfg_d_56  (
	.Y(\blkinst/cluster1/FE_PHN2246_cfg_d_56 ),
	.A(\blkinst/cluster1/FE_PHN442_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2230_internal_lut5_1  (
	.Y(\blkinst/cluster1/FE_PHN2230_internal_lut5_1 ),
	.A(\blkinst/cluster1/FE_PHN978_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster1/FE_PHC2228_cfg_d_76  (
	.Y(\blkinst/cluster1/FE_PHN2228_cfg_d_76 ),
	.A(\blkinst/cluster1/FE_PHN389_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2224_cfg_d_45  (
	.Y(\blkinst/cluster1/FE_PHN2224_cfg_d_45 ),
	.A(\blkinst/cluster1/FE_PHN905_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2223_cfg_d_68  (
	.Y(\blkinst/cluster1/FE_PHN2223_cfg_d_68 ),
	.A(\blkinst/cluster1/FE_PHN1280_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2213_cfg_d_11  (
	.Y(\blkinst/cluster1/FE_PHN2213_cfg_d_11 ),
	.A(\blkinst/cluster1/FE_PHN735_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2212_cluster1__cfg_o_0  (
	.Y(\blkinst/cluster1__cfg_o[0] ),
	.A(\blkinst/cluster1/FE_PHN2212_cluster1__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2210_cfg_d_66  (
	.Y(\blkinst/cluster1/FE_PHN2210_cfg_d_66 ),
	.A(\blkinst/cluster1/FE_PHN661_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster1/FE_PHC2209_cfg_d_80  (
	.Y(\blkinst/cluster1/FE_PHN2209_cfg_d_80 ),
	.A(\blkinst/cluster1/FE_PHN1272_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2204_cfg_d_29  (
	.Y(\blkinst/cluster1/FE_PHN2204_cfg_d_29 ),
	.A(\blkinst/cluster1/FE_PHN906_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2199_cfg_d_7  (
	.Y(\blkinst/cluster1/FE_PHN2199_cfg_d_7 ),
	.A(\blkinst/cluster1/FE_PHN564_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2188_cfg_d_18  (
	.Y(\blkinst/cluster1/FE_PHN2188_cfg_d_18 ),
	.A(\blkinst/cluster1/FE_PHN719_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2180_cfg_d_72  (
	.Y(\blkinst/cluster1/FE_PHN2180_cfg_d_72 ),
	.A(\blkinst/cluster1/FE_PHN530_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2168_n_178  (
	.Y(\blkinst/cluster1/FE_PHN1307_n_178 ),
	.A(\blkinst/cluster1/FE_PHN2168_n_178 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2158_cfg_d_44  (
	.Y(\blkinst/cluster1/FE_PHN2158_cfg_d_44 ),
	.A(\blkinst/cluster1/FE_PHN1278_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2148_cfg_d_10  (
	.Y(\blkinst/cluster1/FE_PHN2148_cfg_d_10 ),
	.A(\blkinst/cluster1/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2143_n_155  (
	.Y(\blkinst/cluster1/FE_PHN2143_n_155 ),
	.A(\blkinst/cluster1/FE_PHN1352_n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC2136_cfg_d_39  (
	.Y(\blkinst/cluster1/FE_PHN2136_cfg_d_39 ),
	.A(\blkinst/cluster1/FE_PHN339_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2010_n_111  (
	.Y(\blkinst/cluster1/n_111 ),
	.A(\blkinst/cluster1/FE_PHN2010_n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2007_cfg_d_60  (
	.Y(\blkinst/cluster1/cfg_d[60] ),
	.A(\blkinst/cluster1/FE_PHN2007_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2005_cfg_d_62  (
	.Y(\blkinst/cluster1/cfg_d[62] ),
	.A(\blkinst/cluster1/FE_PHN2005_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC2004_cfg_d_51  (
	.Y(\blkinst/cluster1/cfg_d[51] ),
	.A(\blkinst/cluster1/FE_PHN2004_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC2002_cfg_d_63  (
	.Y(\blkinst/cluster1/cfg_d[63] ),
	.A(\blkinst/cluster1/FE_PHN2002_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1999_cfg_d_42  (
	.Y(\blkinst/cluster1/cfg_d[42] ),
	.A(\blkinst/cluster1/FE_PHN1999_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1998_cfg_d_65  (
	.Y(\blkinst/cluster1/cfg_d[65] ),
	.A(\blkinst/cluster1/FE_PHN1998_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1997_cfg_d_61  (
	.Y(\blkinst/cluster1/cfg_d[61] ),
	.A(\blkinst/cluster1/FE_PHN1997_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1996_cfg_d_66  (
	.Y(\blkinst/cluster1/cfg_d[66] ),
	.A(\blkinst/cluster1/FE_PHN1996_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1995_cfg_d_56  (
	.Y(\blkinst/cluster1/cfg_d[56] ),
	.A(\blkinst/cluster1/FE_PHN1995_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1994_n_104  (
	.Y(\blkinst/cluster1/FE_PHN1994_n_104 ),
	.A(\blkinst/cluster1/n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1993_cfg_d_48  (
	.Y(\blkinst/cluster1/cfg_d[48] ),
	.A(\blkinst/cluster1/FE_PHN1993_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1992_n_96  (
	.Y(\blkinst/cluster1/n_96 ),
	.A(\blkinst/cluster1/FE_PHN1992_n_96 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1988_cfg_d_45  (
	.Y(\blkinst/cluster1/cfg_d[45] ),
	.A(\blkinst/cluster1/FE_PHN1988_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1983_internal_lut5_1  (
	.Y(\blkinst/cluster1/internal_lut5[1] ),
	.A(\blkinst/cluster1/FE_PHN1983_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1982_cfg_d_57  (
	.Y(\blkinst/cluster1/cfg_d[57] ),
	.A(\blkinst/cluster1/FE_PHN1982_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1980_cfg_d_55  (
	.Y(\blkinst/cluster1/cfg_d[55] ),
	.A(\blkinst/cluster1/FE_PHN1980_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1970_cfg_d_39  (
	.Y(\blkinst/cluster1/cfg_d[39] ),
	.A(\blkinst/cluster1/FE_PHN1970_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1969_cfg_d_52  (
	.Y(\blkinst/cluster1/cfg_d[52] ),
	.A(\blkinst/cluster1/FE_PHN1969_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1968_cfg_d_64  (
	.Y(\blkinst/cluster1/cfg_d[64] ),
	.A(\blkinst/cluster1/FE_PHN1968_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1966_cfg_d_58  (
	.Y(\blkinst/cluster1/cfg_d[58] ),
	.A(\blkinst/cluster1/FE_PHN1966_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1963_cfg_d_59  (
	.Y(\blkinst/cluster1/cfg_d[59] ),
	.A(\blkinst/cluster1/FE_PHN1963_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1962_cfg_d_41  (
	.Y(\blkinst/cluster1/cfg_d[41] ),
	.A(\blkinst/cluster1/FE_PHN1962_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1961_cfg_d_40  (
	.Y(\blkinst/cluster1/cfg_d[40] ),
	.A(\blkinst/cluster1/FE_PHN1961_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1959_cfg_d_50  (
	.Y(\blkinst/cluster1/cfg_d[50] ),
	.A(\blkinst/cluster1/FE_PHN1959_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1956_cfg_d_36  (
	.Y(\blkinst/cluster1/cfg_d[36] ),
	.A(\blkinst/cluster1/FE_PHN1956_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1955_cfg_d_53  (
	.Y(\blkinst/cluster1/cfg_d[53] ),
	.A(\blkinst/cluster1/FE_PHN1955_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1954_cfg_d_46  (
	.Y(\blkinst/cluster1/cfg_d[46] ),
	.A(\blkinst/cluster1/FE_PHN1954_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1953_cfg_d_54  (
	.Y(\blkinst/cluster1/cfg_d[54] ),
	.A(\blkinst/cluster1/FE_PHN1953_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1884_cfg_d_67  (
	.Y(\blkinst/cluster1/cfg_d[67] ),
	.A(\blkinst/cluster1/FE_PHN1884_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1710_cfg_d_18  (
	.Y(\blkinst/cluster1/cfg_d[18] ),
	.A(\blkinst/cluster1/FE_PHN1710_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1708_cfg_d_29  (
	.Y(\blkinst/cluster1/cfg_d[29] ),
	.A(\blkinst/cluster1/FE_PHN1708_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1707_cfg_d_7  (
	.Y(\blkinst/cluster1/cfg_d[7] ),
	.A(\blkinst/cluster1/FE_PHN1707_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1705_cfg_d_11  (
	.Y(\blkinst/cluster1/cfg_d[11] ),
	.A(\blkinst/cluster1/FE_PHN1705_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1703_cfg_d_13  (
	.Y(\blkinst/cluster1/cfg_d[13] ),
	.A(\blkinst/cluster1/FE_PHN1703_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1702_cfg_d_25  (
	.Y(\blkinst/cluster1/cfg_d[25] ),
	.A(\blkinst/cluster1/FE_PHN1702_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1698_cfg_d_24  (
	.Y(\blkinst/cluster1/cfg_d[24] ),
	.A(\blkinst/cluster1/FE_PHN1698_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1695_cfg_d_33  (
	.Y(\blkinst/cluster1/cfg_d[33] ),
	.A(\blkinst/cluster1/FE_PHN1695_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1694_cfg_d_22  (
	.Y(\blkinst/cluster1/cfg_d[22] ),
	.A(\blkinst/cluster1/FE_PHN1694_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1692_cfg_d_15  (
	.Y(\blkinst/cluster1/cfg_d[15] ),
	.A(\blkinst/cluster1/FE_PHN1692_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1691_cfg_d_20  (
	.Y(\blkinst/cluster1/cfg_d[20] ),
	.A(\blkinst/cluster1/FE_PHN1691_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1690_cfg_d_34  (
	.Y(\blkinst/cluster1/cfg_d[34] ),
	.A(\blkinst/cluster1/FE_PHN1690_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1689_cfg_d_14  (
	.Y(\blkinst/cluster1/cfg_d[14] ),
	.A(\blkinst/cluster1/FE_PHN1689_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1687_cfg_d_26  (
	.Y(\blkinst/cluster1/cfg_d[26] ),
	.A(\blkinst/cluster1/FE_PHN1687_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1686_cfg_d_30  (
	.Y(\blkinst/cluster1/cfg_d[30] ),
	.A(\blkinst/cluster1/FE_PHN1686_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1685_cfg_d_27  (
	.Y(\blkinst/cluster1/cfg_d[27] ),
	.A(\blkinst/cluster1/FE_PHN1685_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1684_cfg_d_23  (
	.Y(\blkinst/cluster1/cfg_d[23] ),
	.A(\blkinst/cluster1/FE_PHN1684_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1682_cfg_d_21  (
	.Y(\blkinst/cluster1/cfg_d[21] ),
	.A(\blkinst/cluster1/FE_PHN1682_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1678_cfg_d_32  (
	.Y(\blkinst/cluster1/cfg_d[32] ),
	.A(\blkinst/cluster1/FE_PHN1678_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1677_cfg_d_12  (
	.Y(\blkinst/cluster1/cfg_d[12] ),
	.A(\blkinst/cluster1/FE_PHN1677_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1676_cfg_d_28  (
	.Y(\blkinst/cluster1/cfg_d[28] ),
	.A(\blkinst/cluster1/FE_PHN1676_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1675_cfg_d_6  (
	.Y(\blkinst/cluster1/cfg_d[6] ),
	.A(\blkinst/cluster1/FE_PHN1675_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1674_cfg_d_16  (
	.Y(\blkinst/cluster1/cfg_d[16] ),
	.A(\blkinst/cluster1/FE_PHN1674_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1672_cfg_d_9  (
	.Y(\blkinst/cluster1/FE_PHN1672_cfg_d_9 ),
	.A(\blkinst/cluster1/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster1/FE_PHC1670_cfg_d_17  (
	.Y(\blkinst/cluster1/cfg_d[17] ),
	.A(\blkinst/cluster1/FE_PHN1670_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1669_cfg_d_8  (
	.Y(\blkinst/cluster1/cfg_d[8] ),
	.A(\blkinst/cluster1/FE_PHN1669_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1663_cfg_d_4  (
	.Y(\blkinst/cluster1/cfg_d[4] ),
	.A(\blkinst/cluster1/FE_PHN1663_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1661_cfg_d_3  (
	.Y(\blkinst/cluster1/cfg_d[3] ),
	.A(\blkinst/cluster1/FE_PHN1661_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1658_cfg_d_5  (
	.Y(\blkinst/cluster1/cfg_d[5] ),
	.A(\blkinst/cluster1/FE_PHN1658_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC1438_cfg_d_72  (
	.Y(\blkinst/cluster1/cfg_d[72] ),
	.A(\blkinst/cluster1/FE_PHN1438_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster1/FE_PHC1437_cfg_d_76  (
	.Y(\blkinst/cluster1/cfg_d[76] ),
	.A(\blkinst/cluster1/FE_PHN1437_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1425_cfg_d_74  (
	.Y(\blkinst/cluster1/cfg_d[74] ),
	.A(\blkinst/cluster1/FE_PHN1425_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1420_cfg_d_79  (
	.Y(\blkinst/cluster1/cfg_d[79] ),
	.A(\blkinst/cluster1/FE_PHN1420_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1403_cfg_d_77  (
	.Y(\blkinst/cluster1/cfg_d[77] ),
	.A(\blkinst/cluster1/FE_PHN1403_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1401_cfg_d_1  (
	.Y(\blkinst/cluster1/cfg_d[1] ),
	.A(\blkinst/cluster1/FE_PHN1401_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1380_cfg_d_75  (
	.Y(\blkinst/cluster1/cfg_d[75] ),
	.A(\blkinst/cluster1/FE_PHN1380_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1362_cfg_d_73  (
	.Y(\blkinst/cluster1/cfg_d[73] ),
	.A(\blkinst/cluster1/FE_PHN1362_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1357_cfg_d_78  (
	.Y(\blkinst/cluster1/cfg_d[78] ),
	.A(\blkinst/cluster1/FE_PHN1357_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1352_n_155  (
	.Y(\blkinst/cluster1/FE_PHN1352_n_155 ),
	.A(\blkinst/cluster1/FE_PHN340_n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1347_cfg_d_82  (
	.Y(\blkinst/cluster1/FE_PHN285_cfg_d_82 ),
	.A(\blkinst/cluster1/FE_PHN1347_cfg_d_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1343_cfg_d_19  (
	.Y(\blkinst/cluster1/FE_PHN1343_cfg_d_19 ),
	.A(\blkinst/cluster1/FE_PHN720_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1337_cfg_d_10  (
	.Y(\blkinst/cluster1/FE_PHN1337_cfg_d_10 ),
	.A(\blkinst/cluster1/FE_PHN2148_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1322_cfg_d_81  (
	.Y(\blkinst/cluster1/FE_PHN328_cfg_d_81 ),
	.A(\blkinst/cluster1/FE_PHN1322_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1317_cfg_d_31  (
	.Y(\blkinst/cluster1/FE_PHN1317_cfg_d_31 ),
	.A(\blkinst/cluster1/FE_PHN1041_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1315_n_152  (
	.Y(\blkinst/cluster1/FE_PHN1315_n_152 ),
	.A(\blkinst/cluster1/FE_PHN350_n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1307_n_178  (
	.Y(\blkinst/cluster1/n_178 ),
	.A(\blkinst/cluster1/FE_PHN1307_n_178 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1280_cfg_d_68  (
	.Y(\blkinst/cluster1/FE_PHN1280_cfg_d_68 ),
	.A(\blkinst/cluster1/FE_PHN848_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1279_cfg_d_37  (
	.Y(\blkinst/cluster1/FE_PHN1279_cfg_d_37 ),
	.A(\blkinst/cluster1/FE_PHN3026_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1278_cfg_d_44  (
	.Y(\blkinst/cluster1/FE_PHN1278_cfg_d_44 ),
	.A(\blkinst/cluster1/FE_PHN346_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1275_cfg_d_71  (
	.Y(\blkinst/cluster1/FE_PHN1275_cfg_d_71 ),
	.A(\blkinst/cluster1/FE_PHN338_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1272_cfg_d_80  (
	.Y(\blkinst/cluster1/FE_PHN1272_cfg_d_80 ),
	.A(\blkinst/cluster1/FE_PHN501_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1252_cfg_d_2  (
	.Y(\blkinst/cluster1/FE_PHN1252_cfg_d_2 ),
	.A(\blkinst/cluster1/FE_PHN2275_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1245_cfg_d_49  (
	.Y(\blkinst/cluster1/FE_PHN1245_cfg_d_49 ),
	.A(\blkinst/cluster1/FE_PHN558_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1237_cfg_d_0  (
	.Y(\blkinst/cluster1/cfg_d[0] ),
	.A(\blkinst/cluster1/FE_PHN1237_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1154_cfg_d_0  (
	.Y(\blkinst/cluster1/FE_PHN1154_cfg_d_0 ),
	.A(\blkinst/cluster1/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1127_cfg_d_42  (
	.Y(\blkinst/cluster1/FE_PHN1127_cfg_d_42 ),
	.A(\blkinst/cluster1/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1106_cfg_d_41  (
	.Y(\blkinst/cluster1/FE_PHN1106_cfg_d_41 ),
	.A(\blkinst/cluster1/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1099_cfg_d_79  (
	.Y(\blkinst/cluster1/FE_PHN1099_cfg_d_79 ),
	.A(\blkinst/cluster1/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1090_cfg_d_9  (
	.Y(\blkinst/cluster1/FE_PHN1090_cfg_d_9 ),
	.A(\blkinst/cluster1/FE_PHN1672_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1089_cfg_d_63  (
	.Y(\blkinst/cluster1/FE_PHN1089_cfg_d_63 ),
	.A(\blkinst/cluster1/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1042_cfg_d_33  (
	.Y(\blkinst/cluster1/FE_PHN1042_cfg_d_33 ),
	.A(\blkinst/cluster1/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1041_cfg_d_31  (
	.Y(\blkinst/cluster1/FE_PHN1041_cfg_d_31 ),
	.A(\blkinst/cluster1/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC1029_cfg_d_2  (
	.Y(\blkinst/cluster1/FE_PHN1029_cfg_d_2 ),
	.A(\blkinst/cluster1/FE_PHN1252_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC978_internal_lut5_1  (
	.Y(\blkinst/cluster1/FE_PHN978_internal_lut5_1 ),
	.A(\blkinst/cluster1/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC977_cfg_d_62  (
	.Y(\blkinst/cluster1/FE_PHN977_cfg_d_62 ),
	.A(\blkinst/cluster1/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC972_cfg_d_10  (
	.Y(\blkinst/cluster1/FE_PHN972_cfg_d_10 ),
	.A(\blkinst/cluster1/FE_PHN1337_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC964_cfg_d_74  (
	.Y(\blkinst/cluster1/FE_PHN964_cfg_d_74 ),
	.A(\blkinst/cluster1/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC962_cfg_d_34  (
	.Y(\blkinst/cluster1/FE_PHN962_cfg_d_34 ),
	.A(\blkinst/cluster1/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC961_cfg_d_60  (
	.Y(\blkinst/cluster1/FE_PHN961_cfg_d_60 ),
	.A(\blkinst/cluster1/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC959_cfg_d_3  (
	.Y(\blkinst/cluster1/FE_PHN959_cfg_d_3 ),
	.A(\blkinst/cluster1/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC955_cfg_d_6  (
	.Y(\blkinst/cluster1/FE_PHN955_cfg_d_6 ),
	.A(\blkinst/cluster1/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC954_cfg_d_51  (
	.Y(\blkinst/cluster1/FE_PHN954_cfg_d_51 ),
	.A(\blkinst/cluster1/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC953_cfg_d_52  (
	.Y(\blkinst/cluster1/FE_PHN953_cfg_d_52 ),
	.A(\blkinst/cluster1/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC912_cfg_d_13  (
	.Y(\blkinst/cluster1/FE_PHN912_cfg_d_13 ),
	.A(\blkinst/cluster1/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC911_cfg_d_20  (
	.Y(\blkinst/cluster1/FE_PHN911_cfg_d_20 ),
	.A(\blkinst/cluster1/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC906_cfg_d_29  (
	.Y(\blkinst/cluster1/FE_PHN906_cfg_d_29 ),
	.A(\blkinst/cluster1/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC905_cfg_d_45  (
	.Y(\blkinst/cluster1/FE_PHN905_cfg_d_45 ),
	.A(\blkinst/cluster1/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC862_cfg_d_15  (
	.Y(\blkinst/cluster1/FE_PHN862_cfg_d_15 ),
	.A(\blkinst/cluster1/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC854_cfg_d_36  (
	.Y(\blkinst/cluster1/FE_PHN854_cfg_d_36 ),
	.A(\blkinst/cluster1/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC848_cfg_d_68  (
	.Y(\blkinst/cluster1/FE_PHN848_cfg_d_68 ),
	.A(\blkinst/cluster1/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC818_cfg_d_37  (
	.Y(\blkinst/cluster1/FE_PHN818_cfg_d_37 ),
	.A(\blkinst/cluster1/FE_PHN1279_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC817_cfg_d_40  (
	.Y(\blkinst/cluster1/FE_PHN817_cfg_d_40 ),
	.A(\blkinst/cluster1/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC816_cfg_d_67  (
	.Y(\blkinst/cluster1/FE_PHN816_cfg_d_67 ),
	.A(\blkinst/cluster1/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC779_cfg_d_8  (
	.Y(\blkinst/cluster1/FE_PHN779_cfg_d_8 ),
	.A(\blkinst/cluster1/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC778_cfg_d_53  (
	.Y(\blkinst/cluster1/FE_PHN778_cfg_d_53 ),
	.A(\blkinst/cluster1/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC768_cfg_d_55  (
	.Y(\blkinst/cluster1/FE_PHN768_cfg_d_55 ),
	.A(\blkinst/cluster1/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC764_cfg_d_57  (
	.Y(\blkinst/cluster1/FE_PHN764_cfg_d_57 ),
	.A(\blkinst/cluster1/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC737_cfg_d_12  (
	.Y(\blkinst/cluster1/FE_PHN737_cfg_d_12 ),
	.A(\blkinst/cluster1/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC735_cfg_d_11  (
	.Y(\blkinst/cluster1/FE_PHN735_cfg_d_11 ),
	.A(\blkinst/cluster1/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC734_cfg_d_26  (
	.Y(\blkinst/cluster1/FE_PHN734_cfg_d_26 ),
	.A(\blkinst/cluster1/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC729_cfg_d_22  (
	.Y(\blkinst/cluster1/FE_PHN729_cfg_d_22 ),
	.A(\blkinst/cluster1/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC728_cfg_d_24  (
	.Y(\blkinst/cluster1/FE_PHN728_cfg_d_24 ),
	.A(\blkinst/cluster1/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC720_cfg_d_19  (
	.Y(\blkinst/cluster1/FE_PHN720_cfg_d_19 ),
	.A(\blkinst/cluster1/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC719_cfg_d_18  (
	.Y(\blkinst/cluster1/FE_PHN719_cfg_d_18 ),
	.A(\blkinst/cluster1/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC705_cfg_d_28  (
	.Y(\blkinst/cluster1/FE_PHN705_cfg_d_28 ),
	.A(\blkinst/cluster1/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC701_cfg_d_32  (
	.Y(\blkinst/cluster1/FE_PHN701_cfg_d_32 ),
	.A(\blkinst/cluster1/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC674_cfg_d_1  (
	.Y(\blkinst/cluster1/FE_PHN674_cfg_d_1 ),
	.A(\blkinst/cluster1/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC661_cfg_d_66  (
	.Y(\blkinst/cluster1/FE_PHN661_cfg_d_66 ),
	.A(\blkinst/cluster1/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC654_cfg_d_73  (
	.Y(\blkinst/cluster1/FE_PHN654_cfg_d_73 ),
	.A(\blkinst/cluster1/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC631_cfg_d_17  (
	.Y(\blkinst/cluster1/FE_PHN631_cfg_d_17 ),
	.A(\blkinst/cluster1/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC603_cfg_d_27  (
	.Y(\blkinst/cluster1/FE_PHN603_cfg_d_27 ),
	.A(\blkinst/cluster1/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC596_n_96  (
	.Y(\blkinst/cluster1/FE_PHN596_n_96 ),
	.A(\blkinst/cluster1/n_96 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC576_cfg_d_78  (
	.Y(\blkinst/cluster1/FE_PHN576_cfg_d_78 ),
	.A(\blkinst/cluster1/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC568_cfg_d_59  (
	.Y(\blkinst/cluster1/FE_PHN568_cfg_d_59 ),
	.A(\blkinst/cluster1/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC566_cfg_d_65  (
	.Y(\blkinst/cluster1/FE_PHN566_cfg_d_65 ),
	.A(\blkinst/cluster1/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC564_cfg_d_7  (
	.Y(\blkinst/cluster1/FE_PHN564_cfg_d_7 ),
	.A(\blkinst/cluster1/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC563_cfg_d_61  (
	.Y(\blkinst/cluster1/FE_PHN563_cfg_d_61 ),
	.A(\blkinst/cluster1/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC558_cfg_d_49  (
	.Y(\blkinst/cluster1/FE_PHN558_cfg_d_49 ),
	.A(\blkinst/cluster1/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC530_cfg_d_72  (
	.Y(\blkinst/cluster1/FE_PHN530_cfg_d_72 ),
	.A(\blkinst/cluster1/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC505_cfg_d_77  (
	.Y(\blkinst/cluster1/FE_PHN505_cfg_d_77 ),
	.A(\blkinst/cluster1/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC502_cfg_d_46  (
	.Y(\blkinst/cluster1/FE_PHN502_cfg_d_46 ),
	.A(\blkinst/cluster1/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC501_cfg_d_80  (
	.Y(\blkinst/cluster1/FE_PHN501_cfg_d_80 ),
	.A(\blkinst/cluster1/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC497_cfg_d_75  (
	.Y(\blkinst/cluster1/FE_PHN497_cfg_d_75 ),
	.A(\blkinst/cluster1/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC483_cfg_d_21  (
	.Y(\blkinst/cluster1/FE_PHN483_cfg_d_21 ),
	.A(\blkinst/cluster1/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC475_cfg_d_14  (
	.Y(\blkinst/cluster1/FE_PHN475_cfg_d_14 ),
	.A(\blkinst/cluster1/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC474_cfg_d_16  (
	.Y(\blkinst/cluster1/FE_PHN474_cfg_d_16 ),
	.A(\blkinst/cluster1/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC443_cfg_d_58  (
	.Y(\blkinst/cluster1/FE_PHN443_cfg_d_58 ),
	.A(\blkinst/cluster1/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC442_cfg_d_56  (
	.Y(\blkinst/cluster1/FE_PHN442_cfg_d_56 ),
	.A(\blkinst/cluster1/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC441_cfg_d_64  (
	.Y(\blkinst/cluster1/FE_PHN441_cfg_d_64 ),
	.A(\blkinst/cluster1/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC439_cfg_d_5  (
	.Y(\blkinst/cluster1/FE_PHN439_cfg_d_5 ),
	.A(\blkinst/cluster1/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC434_cfg_d_50  (
	.Y(\blkinst/cluster1/FE_PHN434_cfg_d_50 ),
	.A(\blkinst/cluster1/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC433_cfg_d_25  (
	.Y(\blkinst/cluster1/FE_PHN433_cfg_d_25 ),
	.A(\blkinst/cluster1/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC427_cfg_d_30  (
	.Y(\blkinst/cluster1/FE_PHN427_cfg_d_30 ),
	.A(\blkinst/cluster1/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC426_n_111  (
	.Y(\blkinst/cluster1/FE_PHN426_n_111 ),
	.A(\blkinst/cluster1/n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC412_cfg_d_4  (
	.Y(\blkinst/cluster1/FE_PHN412_cfg_d_4 ),
	.A(\blkinst/cluster1/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC411_cfg_d_54  (
	.Y(\blkinst/cluster1/FE_PHN411_cfg_d_54 ),
	.A(\blkinst/cluster1/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC389_cfg_d_76  (
	.Y(\blkinst/cluster1/FE_PHN389_cfg_d_76 ),
	.A(\blkinst/cluster1/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC383_cfg_d_23  (
	.Y(\blkinst/cluster1/FE_PHN383_cfg_d_23 ),
	.A(\blkinst/cluster1/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC368_n_104  (
	.Y(\blkinst/cluster1/FE_PHN368_n_104 ),
	.A(\blkinst/cluster1/FE_PHN1994_n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC350_n_152  (
	.Y(\blkinst/cluster1/FE_PHN350_n_152 ),
	.A(\blkinst/cluster1/n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC348_cfg_d_48  (
	.Y(\blkinst/cluster1/FE_PHN348_cfg_d_48 ),
	.A(\blkinst/cluster1/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC346_cfg_d_44  (
	.Y(\blkinst/cluster1/FE_PHN346_cfg_d_44 ),
	.A(\blkinst/cluster1/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC340_n_155  (
	.Y(\blkinst/cluster1/FE_PHN340_n_155 ),
	.A(\blkinst/cluster1/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC339_cfg_d_39  (
	.Y(\blkinst/cluster1/FE_PHN339_cfg_d_39 ),
	.A(\blkinst/cluster1/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC338_cfg_d_71  (
	.Y(\blkinst/cluster1/FE_PHN338_cfg_d_71 ),
	.A(\blkinst/cluster1/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC328_cfg_d_81  (
	.Y(\blkinst/cluster1/cfg_d[81] ),
	.A(\blkinst/cluster1/FE_PHN328_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/FE_PHC285_cfg_d_82  (
	.Y(\blkinst/cluster1/cfg_d[82] ),
	.A(\blkinst/cluster1/FE_PHN285_cfg_d_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster1/FE_OFC234_n_45  (
	.Y(\blkinst/cluster1/n_212 ),
	.A(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster1/FE_OFC24_n_48  (
	.Y(\blkinst/cluster1/n_218 ),
	.A(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/FE_OFC9_cbinst_x0y0w__blkp_clb_x0y0_ia1_3  (
	.Y(\blkinst/cluster1/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/FE_DBTC21_cluster1__cout_0  (
	.Y(\blkinst/cluster1/FE_DBTN21_cluster1__cout_0 ),
	.A(\blkinst/cluster1__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/FE_DBTC13_internal_lut6  (
	.Y(\blkinst/cluster1/FE_DBTN13_internal_lut6 ),
	.A(\blkinst/cluster1/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster1/CLKGATE_RC_CG_HIER_INST15/FE_PHC1036_n_178  (
	.Y(\blkinst/cluster1/CLKGATE_RC_CG_HIER_INST15/FE_PHN1036_n_178 ),
	.A(\blkinst/cluster1/n_178 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster1/CLKGATE_RC_CG_HIER_INST15/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster1/CLKGATE_RC_CG_HIER_INST15/FE_PHN1036_n_178 ),
	.SE(\blkinst/cluster1/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster1/cfg_d_reg[0]  (
	.Q(\blkinst/cluster1/FE_PHN2387_cfg_d_0 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/FE_PHN3070_cluster0__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[1]  (
	.Q(\blkinst/cluster1/FE_PHN1401_cfg_d_1 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN1154_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[2]  (
	.Q(\blkinst/cluster1/cfg_d[2] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2614_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[3]  (
	.Q(\blkinst/cluster1/FE_PHN2905_cfg_d_3 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN1029_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[4]  (
	.Q(\blkinst/cluster1/FE_PHN2915_cfg_d_4 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN959_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[5]  (
	.Q(\blkinst/cluster1/FE_PHN1658_cfg_d_5 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN412_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[6]  (
	.Q(\blkinst/cluster1/FE_PHN1675_cfg_d_6 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2461_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[7]  (
	.Q(\blkinst/cluster1/FE_PHN1707_cfg_d_7 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2642_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[8]  (
	.Q(\blkinst/cluster1/FE_PHN1669_cfg_d_8 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2199_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[9]  (
	.Q(\blkinst/cluster1/cfg_d[9] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2576_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[10]  (
	.Q(\blkinst/cluster1/cfg_d[10] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2403_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[11]  (
	.Q(\blkinst/cluster1/FE_PHN1705_cfg_d_11 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN972_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[12]  (
	.Q(\blkinst/cluster1/FE_PHN1677_cfg_d_12 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2213_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[13]  (
	.Q(\blkinst/cluster1/FE_PHN1703_cfg_d_13 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2302_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[14]  (
	.Q(\blkinst/cluster1/FE_PHN1689_cfg_d_14 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2264_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[15]  (
	.Q(\blkinst/cluster1/FE_PHN1692_cfg_d_15 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2286_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[16]  (
	.Q(\blkinst/cluster1/FE_PHN1674_cfg_d_16 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2276_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[17]  (
	.Q(\blkinst/cluster1/FE_PHN3033_cfg_d_17 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2315_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[18]  (
	.Q(\blkinst/cluster1/FE_PHN1710_cfg_d_18 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN631_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[19]  (
	.Q(\blkinst/cluster1/cfg_d[19] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2188_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[20]  (
	.Q(\blkinst/cluster1/FE_PHN3089_cfg_d_20 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2444_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[21]  (
	.Q(\blkinst/cluster1/FE_PHN1682_cfg_d_21 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN911_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[22]  (
	.Q(\blkinst/cluster1/FE_PHN1694_cfg_d_22 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2268_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[23]  (
	.Q(\blkinst/cluster1/FE_PHN1684_cfg_d_23 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2395_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[24]  (
	.Q(\blkinst/cluster1/FE_PHN1698_cfg_d_24 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2371_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[25]  (
	.Q(\blkinst/cluster1/FE_PHN1702_cfg_d_25 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2367_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[26]  (
	.Q(\blkinst/cluster1/FE_PHN1687_cfg_d_26 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2356_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[27]  (
	.Q(\blkinst/cluster1/FE_PHN1685_cfg_d_27 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2511_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[28]  (
	.Q(\blkinst/cluster1/FE_PHN1676_cfg_d_28 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2283_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[29]  (
	.Q(\blkinst/cluster1/FE_PHN1708_cfg_d_29 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2305_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[30]  (
	.Q(\blkinst/cluster1/FE_PHN1686_cfg_d_30 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2204_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[31]  (
	.Q(\blkinst/cluster1/cfg_d[31] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2291_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[32]  (
	.Q(\blkinst/cluster1/FE_PHN1678_cfg_d_32 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2490_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[33]  (
	.Q(\blkinst/cluster1/FE_PHN1695_cfg_d_33 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2316_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[34]  (
	.Q(\blkinst/cluster1/FE_PHN3090_cfg_d_34 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2296_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[35]  (
	.Q(\blkinst/cluster1/FE_PHN1983_internal_lut5_1 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN962_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[36]  (
	.Q(\blkinst/cluster1/FE_PHN1956_cfg_d_36 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2230_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[37]  (
	.Q(\blkinst/cluster1/cfg_d[37] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2303_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[38]  (
	.Q(\blkinst/cluster1/FE_PHN3038_cfg_d_38 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN818_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[39]  (
	.QN(\blkinst/cluster1/FE_PHN1970_cfg_d_39 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2650_n_96 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[40]  (
	.Q(\blkinst/cluster1/FE_PHN1961_cfg_d_40 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2136_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[41]  (
	.Q(\blkinst/cluster1/FE_PHN1962_cfg_d_41 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2258_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[42]  (
	.Q(\blkinst/cluster1/FE_PHN1999_cfg_d_42 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2257_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[43]  (
	.Q(\blkinst/cluster1/cfg_d[43] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2452_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[44]  (
	.QN(\blkinst/cluster1/cfg_d[44] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2470_n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[45]  (
	.Q(\blkinst/cluster1/FE_PHN1988_cfg_d_45 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2158_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[46]  (
	.Q(\blkinst/cluster1/FE_PHN2900_cfg_d_46 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2224_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[47]  (
	.Q(\blkinst/cluster1/cfg_d[47] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2992_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[48]  (
	.QN(\blkinst/cluster1/FE_PHN1993_cfg_d_48 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2432_n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[49]  (
	.Q(\blkinst/cluster1/cfg_d[49] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2501_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[50]  (
	.Q(\blkinst/cluster1/FE_PHN1959_cfg_d_50 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2324_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[51]  (
	.Q(\blkinst/cluster1/FE_PHN2935_cfg_d_51 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2366_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[52]  (
	.Q(\blkinst/cluster1/FE_PHN1969_cfg_d_52 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3018_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[53]  (
	.Q(\blkinst/cluster1/FE_PHN1955_cfg_d_53 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2505_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[54]  (
	.Q(\blkinst/cluster1/FE_PHN1953_cfg_d_54 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2299_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[55]  (
	.Q(\blkinst/cluster1/FE_PHN1980_cfg_d_55 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2332_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[56]  (
	.Q(\blkinst/cluster1/FE_PHN1995_cfg_d_56 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3015_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[57]  (
	.Q(\blkinst/cluster1/FE_PHN2878_cfg_d_57 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2246_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[58]  (
	.Q(\blkinst/cluster1/FE_PHN1966_cfg_d_58 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3081_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[59]  (
	.Q(\blkinst/cluster1/FE_PHN1963_cfg_d_59 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3011_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[60]  (
	.Q(\blkinst/cluster1/FE_PHN2007_cfg_d_60 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2998_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[61]  (
	.Q(\blkinst/cluster1/FE_PHN1997_cfg_d_61 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2329_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[62]  (
	.Q(\blkinst/cluster1/FE_PHN2005_cfg_d_62 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3021_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[63]  (
	.Q(\blkinst/cluster1/FE_PHN2938_cfg_d_63 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2266_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[64]  (
	.Q(\blkinst/cluster1/FE_PHN1968_cfg_d_64 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2997_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[65]  (
	.Q(\blkinst/cluster1/FE_PHN2940_cfg_d_65 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2263_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[66]  (
	.Q(\blkinst/cluster1/FE_PHN1996_cfg_d_66 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3007_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[67]  (
	.Q(\blkinst/cluster1/FE_PHN1884_cfg_d_67 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2210_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[68]  (
	.Q(\blkinst/cluster1/cfg_d[68] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2372_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[69]  (
	.Q(\blkinst/cluster1/cfg_d[69] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2223_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[70]  (
	.QN(\blkinst/cluster1/cfg_d[70] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN1315_n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[71]  (
	.QN(\blkinst/cluster1/FE_PHN2714_cfg_d_71 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2143_n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[72]  (
	.Q(\blkinst/cluster1/FE_PHN1438_cfg_d_72 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN3010_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[73]  (
	.Q(\blkinst/cluster1/FE_PHN1362_cfg_d_73 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2180_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[74]  (
	.Q(\blkinst/cluster1/FE_PHN2705_cfg_d_74 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2522_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[75]  (
	.Q(\blkinst/cluster1/FE_PHN1380_cfg_d_75 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN964_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[76]  (
	.Q(\blkinst/cluster1/FE_PHN1437_cfg_d_76 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2603_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[77]  (
	.Q(\blkinst/cluster1/FE_PHN1403_cfg_d_77 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2228_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[78]  (
	.Q(\blkinst/cluster1/FE_PHN1357_cfg_d_78 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2682_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[79]  (
	.Q(\blkinst/cluster1/FE_PHN2692_cfg_d_79 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2584_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[80]  (
	.Q(\blkinst/cluster1/cfg_d[80] ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN1099_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[81]  (
	.Q(\blkinst/cluster1/FE_PHN2457_cfg_d_81 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/FE_PHN2209_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[82]  (
	.Q(\blkinst/cluster1/FE_PHN2314_cfg_d_82 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster1/cfg_d_reg[83]  (
	.QN(\blkinst/cluster1/FE_PHN2212_cluster1__cfg_o_0 ),
	.CLK(\blkinst/cluster1/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster1/n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster1/g4609__7118  (
	.Y(blkinst__ob1[0]),
	.A1(\blkinst/cluster1/n_174 ),
	.A2(\blkinst/cluster1/n_173 ),
	.B(\blkinst/cluster1__cfg_o[0] ),
	.C(\blkinst/cluster1/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster1/g4610__8757  (
	.Y(\blkinst/cluster1/n_175 ),
	.A1(\blkinst/cluster1/cfg_d[82] ),
	.A2(\blkinst/cluster1/FE_DBTN21_cluster1__cout_0 ),
	.B(\blkinst/cluster1/n_172 ),
	.C(\blkinst/cluster1__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster1/g4611__1786  (
	.Y(\blkinst/cluster1/n_174 ),
	.A(\blkinst/cluster1/ffb ),
	.B(\blkinst/cluster1/n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster1/g4613__5953  (
	.Y(\blkinst/cluster1/n_173 ),
	.A(\blkinst/cluster1/cfg_d[82] ),
	.B(\blkinst/cluster1/n_177 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster1/g4614__5703  (
	.Y(\blkinst/cluster1/n_172 ),
	.A(\blkinst/cluster1/cfg_d[82] ),
	.B(\blkinst/cluster1/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster1/g4615__7114  (
	.Y(blkinst__oa1[0]),
	.A(\blkinst/cluster1/n_170 ),
	.B(\blkinst/cluster1/n_169 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4616  (
	.Y(\blkinst/cluster1/n_171 ),
	.A(\blkinst/cluster1/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster1/g4618__5266  (
	.Y(\blkinst/cluster1/n_170 ),
	.A(\blkinst/cluster1/cfg_d[81] ),
	.B(\blkinst/cluster1/FE_DBTN13_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster1/g4619__2250  (
	.Y(\blkinst/cluster1/n_169 ),
	.A(\blkinst/cluster1/cfg_d[81] ),
	.B(\blkinst/cluster1/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster1/g4624__6083  (
	.Y(\blkinst/cluster1__cout[0] ),
	.A(\blkinst/cluster1/n_161 ),
	.B(\blkinst/cluster1/n_167 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster1/g4625__2703  (
	.Y(\blkinst/cluster1/s ),
	.A(\blkinst/cluster1/FE_DBTN13_internal_lut6 ),
	.B(\blkinst/cluster1/n_166 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster1/g4627__5795  (
	.Y(\blkinst/cluster1/n_167 ),
	.A(\blkinst/cluster1/internal_lut6 ),
	.B(\blkinst/cluster1/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp33_ASAP7_75t_SRAM \blkinst/cluster1/g4629  (
	.Y(\blkinst/cluster1/n_166 ),
	.A(\blkinst/cluster1/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster1/g4630__7344  (
	.Y(\blkinst/cluster1/n_165 ),
	.A(\blkinst/cluster1/n_164 ),
	.B(\blkinst/cluster1/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4632  (
	.Y(\blkinst/cluster1/n_164 ),
	.A(\blkinst/cluster1/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster1/g4633__1840  (
	.Y(\blkinst/cluster1/n_163 ),
	.A1(\blkinst/cluster1/n_152 ),
	.A2(\blkinst/cluster1/n_158 ),
	.B(\blkinst/cluster1/n_154 ),
	.C(\blkinst/cluster1/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4636__5019  (
	.Y(\blkinst/cluster1/n_161 ),
	.A(\blkinst/cluster1/n_151 ),
	.B(\blkinst/cluster1/n_160 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster1/g4637__1857  (
	.Y(\blkinst/cluster1/internal_lut6 ),
	.A(\blkinst/cluster1/n_159 ),
	.B(\blkinst/cluster1/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4639__9906  (
	.Y(\blkinst/cluster1/n_160 ),
	.A(\blkinst/cluster1/cfg_d[68] ),
	.B(\blkinst/cluster1/n_177 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster1/g4640__8780  (
	.Y(\blkinst/cluster1/n_159 ),
	.A(\blkinst/cluster1/n_146 ),
	.B(\blkinst/cluster1/n_177 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster1/g4642  (
	.Y(\blkinst/cluster1/n_177 ),
	.A(\blkinst/cluster1/n_158 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x2_ASAP7_75t_SL \blkinst/cluster1/g4643__4296  (
	.Y(\blkinst/cluster1/n_158 ),
	.A(\blkinst/cluster1/n_149 ),
	.B(\blkinst/cluster1/n_157 ),
	.C(\blkinst/cluster1/n_113 ),
	.D(\blkinst/cluster1/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3x1_ASAP7_75t_SL \blkinst/cluster1/g4645__3772  (
	.Y(\blkinst/cluster1/n_157 ),
	.A(\blkinst/cluster1/n_153 ),
	.B(\blkinst/cluster1/n_132 ),
	.C(\blkinst/cluster1/n_118 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster1/g4647__1474  (
	.Y(\blkinst/cluster1/n_156 ),
	.A(\blkinst/cluster1/n_155 ),
	.B(\blkinst/cluster0__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4648  (
	.Y(\blkinst/cluster1/n_155 ),
	.A(\blkinst/cluster1/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4650__4547  (
	.Y(\blkinst/cluster1/n_154 ),
	.A(\blkinst/cluster1/n_152 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ib1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster1/g4651__9682  (
	.Y(\blkinst/cluster1/n_153 ),
	.A(\blkinst/cluster1/n_33 ),
	.B(\blkinst/cluster1/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4652  (
	.Y(\blkinst/cluster1/FE_PHN2824_n_152 ),
	.A(\blkinst/cluster1/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4653__2683  (
	.Y(\blkinst/cluster1/n_151 ),
	.A(\blkinst/cluster1/n_147 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ib1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4655__1309  (
	.Y(\blkinst/cluster1/n_150 ),
	.A(\blkinst/cluster1/n_145 ),
	.B(\blkinst/cluster1/n_100 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster1/g4656__6877  (
	.Y(\blkinst/cluster1/n_149 ),
	.A(\blkinst/cluster1/n_144 ),
	.B(\blkinst/cluster1/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster1/g4657__2900  (
	.Y(\blkinst/cluster1/n_148 ),
	.A(\blkinst/cluster1/n_138 ),
	.B(\blkinst/cluster1/n_143 ),
	.C(\blkinst/cluster1/n_141 ),
	.D(\blkinst/cluster1/n_137 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4658  (
	.Y(\blkinst/cluster1/n_147 ),
	.A(\blkinst/cluster1/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4660  (
	.Y(\blkinst/cluster1/n_146 ),
	.A(\blkinst/cluster1/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4661__2391  (
	.Y(\blkinst/cluster1/n_144 ),
	.A(\blkinst/cluster1/n_33 ),
	.B(\blkinst/cluster1/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4662__7675  (
	.Y(\blkinst/cluster1/n_145 ),
	.A(\blkinst/cluster1/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster1/g4664__7118  (
	.Y(\blkinst/cluster1/n_143 ),
	.A(\blkinst/cluster1/cfg_d[66] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster1/g4665__8757  (
	.Y(\blkinst/cluster1/n_142 ),
	.A(\blkinst/cluster1/n_140 ),
	.B(\blkinst/cluster1/n_135 ),
	.C(\blkinst/cluster1/n_139 ),
	.D(\blkinst/cluster1/n_133 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4667__1786  (
	.Y(\blkinst/cluster1/n_141 ),
	.A(\blkinst/cluster1/cfg_d[65] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4669__5953  (
	.Y(\blkinst/cluster1/n_140 ),
	.A(\blkinst/cluster1/cfg_d[64] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4671__5703  (
	.Y(\blkinst/cluster1/n_139 ),
	.A(\blkinst/cluster1/cfg_d[63] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4673__7114  (
	.Y(\blkinst/cluster1/n_138 ),
	.A(\blkinst/cluster1/cfg_d[62] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4675__5266  (
	.Y(\blkinst/cluster1/n_137 ),
	.A(\blkinst/cluster1/cfg_d[61] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4676__2250  (
	.Y(\blkinst/cluster1/n_136 ),
	.A(\blkinst/cluster1/n_38 ),
	.B(\blkinst/cluster1/n_134 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4678__6083  (
	.Y(\blkinst/cluster1/n_135 ),
	.A(\blkinst/cluster1/cfg_d[60] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4679__2703  (
	.Y(\blkinst/cluster1/n_134 ),
	.A(\blkinst/cluster1/n_126 ),
	.B(\blkinst/cluster1/n_131 ),
	.C(\blkinst/cluster1/n_129 ),
	.D(\blkinst/cluster1/n_125 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4681__5795  (
	.Y(\blkinst/cluster1/n_133 ),
	.A(\blkinst/cluster1/cfg_d[59] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4682__7344  (
	.Y(\blkinst/cluster1/n_132 ),
	.A(\blkinst/cluster1/n_38 ),
	.B(\blkinst/cluster1/n_130 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4684__1840  (
	.Y(\blkinst/cluster1/n_131 ),
	.A(\blkinst/cluster1/cfg_d[58] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4685__5019  (
	.Y(\blkinst/cluster1/n_130 ),
	.A(\blkinst/cluster1/n_123 ),
	.B(\blkinst/cluster1/n_128 ),
	.C(\blkinst/cluster1/n_127 ),
	.D(\blkinst/cluster1/n_121 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4687__1857  (
	.Y(\blkinst/cluster1/n_129 ),
	.A(\blkinst/cluster1/cfg_d[57] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4689__9906  (
	.Y(\blkinst/cluster1/n_128 ),
	.A(\blkinst/cluster1/cfg_d[56] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4691__8780  (
	.Y(\blkinst/cluster1/n_127 ),
	.A(\blkinst/cluster1/cfg_d[55] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4693__4296  (
	.Y(\blkinst/cluster1/n_126 ),
	.A(\blkinst/cluster1/cfg_d[54] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4695__3772  (
	.Y(\blkinst/cluster1/n_125 ),
	.A(\blkinst/cluster1/cfg_d[53] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster1/g4696__1474  (
	.Y(\blkinst/cluster1/n_124 ),
	.A(\blkinst/cluster1/n_37 ),
	.B(\blkinst/cluster1/n_122 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4698__4547  (
	.Y(\blkinst/cluster1/n_123 ),
	.A(\blkinst/cluster1/cfg_d[52] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster1/g4699__9682  (
	.Y(\blkinst/cluster1/n_122 ),
	.A(\blkinst/cluster1/n_119 ),
	.B(\blkinst/cluster1/n_120 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster1/g4700__2683  (
	.Y(\blkinst/cluster1/n_121 ),
	.A(\blkinst/cluster1/cfg_d[51] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster1/g4702__1309  (
	.Y(\blkinst/cluster1/n_120 ),
	.A(\blkinst/cluster1/n_109 ),
	.B(\blkinst/cluster1/n_116 ),
	.C(\blkinst/cluster1/n_110 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster1/g4703__6877  (
	.Y(\blkinst/cluster1/n_119 ),
	.A(\blkinst/cluster1/n_117 ),
	.B(\blkinst/cluster1/n_106 ),
	.C(\blkinst/cluster1/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster1/g4705__2900  (
	.Y(\blkinst/cluster1/n_118 ),
	.A(\blkinst/cluster1/n_108 ),
	.B(\blkinst/cluster1/n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4706__2391  (
	.Y(\blkinst/cluster1/n_117 ),
	.A(\blkinst/cluster1/cfg_d[50] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4708__7675  (
	.Y(\blkinst/cluster1/n_116 ),
	.A(\blkinst/cluster1/cfg_d[49] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g4709__7118  (
	.Y(\blkinst/cluster1/n_115 ),
	.A1(\blkinst/cluster1/n_111 ),
	.A2(\blkinst/cluster1/n_37 ),
	.B(\blkinst/cluster1/n_99 ),
	.C(\blkinst/cluster1/n_212 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4711__8757  (
	.Y(\blkinst/cluster1/n_114 ),
	.A(\blkinst/cluster1/cfg_d[48] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4712__1786  (
	.Y(\blkinst/cluster1/n_113 ),
	.A(\blkinst/cluster1/n_32 ),
	.B(\blkinst/cluster1/n_112 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster1/g4714__5953  (
	.Y(\blkinst/cluster1/n_112 ),
	.A(\blkinst/cluster1/n_101 ),
	.B(\blkinst/cluster1/n_102 ),
	.C(\blkinst/cluster1/n_93 ),
	.D(\blkinst/cluster1/n_95 ),
	.E(\blkinst/cluster1/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4715  (
	.Y(\blkinst/cluster1/FE_PHN2010_n_111 ),
	.A(\blkinst/cluster1/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4717__5703  (
	.Y(\blkinst/cluster1/n_110 ),
	.A(\blkinst/cluster1/cfg_d[46] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4719__7114  (
	.Y(\blkinst/cluster1/n_109 ),
	.A(\blkinst/cluster1/cfg_d[45] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g4720__5266  (
	.Y(\blkinst/cluster1/n_108 ),
	.A1(\blkinst/cluster1/FE_PHN1994_n_104 ),
	.A2(\blkinst/cluster1/n_37 ),
	.B(\blkinst/cluster1/n_91 ),
	.C(\blkinst/cluster1/n_218 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4722  (
	.Y(\blkinst/cluster1/n_107 ),
	.A(\blkinst/cluster1/n_105 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4723__2250  (
	.Y(\blkinst/cluster1/n_106 ),
	.A(\blkinst/cluster1/cfg_d[44] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g4724__6083  (
	.Y(\blkinst/cluster1/n_105 ),
	.A1(\blkinst/cluster1/n_96 ),
	.A2(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.B(\blkinst/cluster1/n_103 ),
	.C(\blkinst/cluster1/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4726  (
	.Y(\blkinst/cluster1/n_104 ),
	.A(\blkinst/cluster1/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4728__2703  (
	.Y(\blkinst/cluster1/n_103 ),
	.A(\blkinst/cluster1/cfg_d[42] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4730__5795  (
	.Y(\blkinst/cluster1/n_102 ),
	.A(\blkinst/cluster1/cfg_d[41] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4732__7344  (
	.Y(\blkinst/cluster1/n_101 ),
	.A(\blkinst/cluster1/cfg_d[40] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4733__1840  (
	.Y(\blkinst/cluster1/n_100 ),
	.A(\blkinst/cluster1/n_98 ),
	.B(\blkinst/cluster1/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4735__5019  (
	.Y(\blkinst/cluster1/n_99 ),
	.A(\blkinst/cluster1/cfg_d[39] ),
	.B(\blkinst/cluster1/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g4736__1857  (
	.Y(\blkinst/cluster1/n_98 ),
	.A1(\blkinst/cluster1/n_55 ),
	.A2(\blkinst/cluster1/n_59 ),
	.B(\blkinst/cluster1/n_32 ),
	.C(\blkinst/cluster1/n_97 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4738__9906  (
	.Y(\blkinst/cluster1/n_97 ),
	.A(\blkinst/cluster1/n_33 ),
	.B(\blkinst/cluster1/n_94 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4739  (
	.Y(\blkinst/cluster1/FE_PHN1992_n_96 ),
	.A(\blkinst/cluster1/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4741__8780  (
	.Y(\blkinst/cluster1/n_95 ),
	.A(\blkinst/cluster1/cfg_d[37] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4742__4296  (
	.Y(\blkinst/cluster1/n_94 ),
	.A(\blkinst/cluster1/n_88 ),
	.B(\blkinst/cluster1/n_92 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4744__3772  (
	.Y(\blkinst/cluster1/n_93 ),
	.A(\blkinst/cluster1/cfg_d[36] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4745__1474  (
	.Y(\blkinst/cluster1/n_92 ),
	.A(\blkinst/cluster1/n_84 ),
	.B(\blkinst/cluster1/n_90 ),
	.C(\blkinst/cluster1/n_87 ),
	.D(\blkinst/cluster1/n_89 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4747__4547  (
	.Y(\blkinst/cluster1/n_91 ),
	.A(\blkinst/cluster1/internal_lut5[1] ),
	.B(\blkinst/cluster1/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster1/g4749__9682  (
	.Y(\blkinst/cluster1/n_90 ),
	.A(\blkinst/cluster1/cfg_d[34] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4751__2683  (
	.Y(\blkinst/cluster1/n_89 ),
	.A(\blkinst/cluster1/cfg_d[33] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4752__1309  (
	.Y(\blkinst/cluster1/n_88 ),
	.A(\blkinst/cluster1/n_82 ),
	.B(\blkinst/cluster1/n_83 ),
	.C(\blkinst/cluster1/n_86 ),
	.D(\blkinst/cluster1/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4754__6877  (
	.Y(\blkinst/cluster1/n_87 ),
	.A(\blkinst/cluster1/cfg_d[32] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4756__2900  (
	.Y(\blkinst/cluster1/n_86 ),
	.A(\blkinst/cluster1/cfg_d[31] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g4757__2391  (
	.Y(\blkinst/cluster1/n_85 ),
	.A1(\blkinst/cluster1/n_79 ),
	.A2(\blkinst/cluster1/n_81 ),
	.B(\blkinst/cluster1/n_38 ),
	.C(\blkinst/cluster1/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4759__7675  (
	.Y(\blkinst/cluster1/n_84 ),
	.A(\blkinst/cluster1/cfg_d[30] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4761__7118  (
	.Y(\blkinst/cluster1/n_83 ),
	.A(\blkinst/cluster1/cfg_d[29] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4763__8757  (
	.Y(\blkinst/cluster1/n_82 ),
	.A(\blkinst/cluster1/cfg_d[28] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4764__1786  (
	.Y(\blkinst/cluster1/n_81 ),
	.A(\blkinst/cluster1/n_74 ),
	.B(\blkinst/cluster1/n_78 ),
	.C(\blkinst/cluster1/n_76 ),
	.D(\blkinst/cluster1/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4766__5953  (
	.Y(\blkinst/cluster1/n_80 ),
	.A(\blkinst/cluster1/cfg_d[27] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4767__5703  (
	.Y(\blkinst/cluster1/n_79 ),
	.A(\blkinst/cluster1/n_77 ),
	.B(\blkinst/cluster1/n_72 ),
	.C(\blkinst/cluster1/n_68 ),
	.D(\blkinst/cluster1/n_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4769__7114  (
	.Y(\blkinst/cluster1/n_78 ),
	.A(\blkinst/cluster1/cfg_d[26] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4771__5266  (
	.Y(\blkinst/cluster1/n_77 ),
	.A(\blkinst/cluster1/cfg_d[25] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4773__2250  (
	.Y(\blkinst/cluster1/n_76 ),
	.A(\blkinst/cluster1/cfg_d[24] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4775__6083  (
	.Y(\blkinst/cluster1/n_75 ),
	.A(\blkinst/cluster1/cfg_d[23] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4777__2703  (
	.Y(\blkinst/cluster1/n_74 ),
	.A(\blkinst/cluster1/cfg_d[22] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4778__5795  (
	.Y(\blkinst/cluster1/n_73 ),
	.A(\blkinst/cluster1/n_37 ),
	.B(\blkinst/cluster1/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4780__7344  (
	.Y(\blkinst/cluster1/n_72 ),
	.A(\blkinst/cluster1/cfg_d[21] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4781__1840  (
	.Y(\blkinst/cluster1/n_71 ),
	.A(\blkinst/cluster1/n_67 ),
	.B(\blkinst/cluster1/n_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4783__5019  (
	.Y(\blkinst/cluster1/n_70 ),
	.A(\blkinst/cluster1/cfg_d[20] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4784__1857  (
	.Y(\blkinst/cluster1/n_69 ),
	.A(\blkinst/cluster1/n_62 ),
	.B(\blkinst/cluster1/n_66 ),
	.C(\blkinst/cluster1/n_60 ),
	.D(\blkinst/cluster1/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4786__9906  (
	.Y(\blkinst/cluster1/n_68 ),
	.A(\blkinst/cluster1/cfg_d[19] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4787__8780  (
	.Y(\blkinst/cluster1/n_67 ),
	.A(\blkinst/cluster1/n_65 ),
	.B(\blkinst/cluster1/n_64 ),
	.C(\blkinst/cluster1/n_58 ),
	.D(\blkinst/cluster1/n_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4789__4296  (
	.Y(\blkinst/cluster1/n_66 ),
	.A(\blkinst/cluster1/cfg_d[18] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4791__3772  (
	.Y(\blkinst/cluster1/n_65 ),
	.A(\blkinst/cluster1/cfg_d[17] ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4793__1474  (
	.Y(\blkinst/cluster1/n_64 ),
	.A(\blkinst/cluster1/cfg_d[16] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4795__4547  (
	.Y(\blkinst/cluster1/n_63 ),
	.A(\blkinst/cluster1/cfg_d[15] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4797__9682  (
	.Y(\blkinst/cluster1/n_62 ),
	.A(\blkinst/cluster1/cfg_d[14] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4799__2683  (
	.Y(\blkinst/cluster1/n_61 ),
	.A(\blkinst/cluster1/cfg_d[13] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4801__1309  (
	.Y(\blkinst/cluster1/n_60 ),
	.A(\blkinst/cluster1/cfg_d[12] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4802__6877  (
	.Y(\blkinst/cluster1/n_59 ),
	.A(\blkinst/cluster1/n_52 ),
	.B(\blkinst/cluster1/n_57 ),
	.C(\blkinst/cluster1/n_56 ),
	.D(\blkinst/cluster1/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4804__2900  (
	.Y(\blkinst/cluster1/n_58 ),
	.A(\blkinst/cluster1/cfg_d[11] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4806__2391  (
	.Y(\blkinst/cluster1/n_57 ),
	.A(\blkinst/cluster1/cfg_d[10] ),
	.B(\blkinst/cluster1/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4808__7675  (
	.Y(\blkinst/cluster1/n_56 ),
	.A(\blkinst/cluster1/FE_PHN1672_cfg_d_9 ),
	.B(\blkinst/cluster1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster1/g4809__7118  (
	.Y(\blkinst/cluster1/n_55 ),
	.A(\blkinst/cluster1/n_50 ),
	.B(\blkinst/cluster1/n_51 ),
	.C(\blkinst/cluster1/n_53 ),
	.D(\blkinst/cluster1/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4811__8757  (
	.Y(\blkinst/cluster1/n_54 ),
	.A(\blkinst/cluster1/cfg_d[8] ),
	.B(\blkinst/cluster1/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4813__1786  (
	.Y(\blkinst/cluster1/n_53 ),
	.A(\blkinst/cluster1/cfg_d[7] ),
	.B(\blkinst/cluster1/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4815__5953  (
	.Y(\blkinst/cluster1/n_52 ),
	.A(\blkinst/cluster1/cfg_d[6] ),
	.B(\blkinst/cluster1/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4817__5703  (
	.Y(\blkinst/cluster1/n_51 ),
	.A(\blkinst/cluster1/cfg_d[5] ),
	.B(\blkinst/cluster1/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4819__7114  (
	.Y(\blkinst/cluster1/n_50 ),
	.A(\blkinst/cluster1/cfg_d[4] ),
	.B(\blkinst/cluster1/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4821__5266  (
	.Y(\blkinst/cluster1/n_49 ),
	.A(\blkinst/cluster1/cfg_d[3] ),
	.B(\blkinst/cluster1/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4827__2250  (
	.Y(\blkinst/cluster1/n_48 ),
	.A(\blkinst/cluster1/n_29 ),
	.B(\blkinst/cluster1/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4828__6083  (
	.Y(\blkinst/cluster1/n_46 ),
	.A(\blkinst/cluster1/n_29 ),
	.B(\blkinst/cluster1/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4829__2703  (
	.Y(\blkinst/cluster1/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.B(\blkinst/cluster1/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4831__5795  (
	.Y(\blkinst/cluster1/n_43 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.B(\blkinst/cluster1/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster1/g4832__7344  (
	.Y(\blkinst/cluster1/n_42 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.B(\blkinst/cluster1/n_31 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4833__1840  (
	.Y(\blkinst/cluster1/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.B(\blkinst/cluster1/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4834__5019  (
	.Y(\blkinst/cluster1/n_41 ),
	.A(\blkinst/cluster1/n_29 ),
	.B(\blkinst/cluster1/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x2_ASAP7_75t_SL \blkinst/cluster1/g4835__1857  (
	.Y(\blkinst/cluster1/n_40 ),
	.A(\blkinst/cluster1/n_29 ),
	.B(\blkinst/cluster1/n_31 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4836__9906  (
	.Y(\blkinst/cluster1/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]),
	.B(\blkinst/cluster1/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4838__8780  (
	.Y(\blkinst/cluster1/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[4]),
	.B(\blkinst/cluster1/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster1/g4839__4296  (
	.Y(\blkinst/cluster1/n_37 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[4]),
	.B(\blkinst/cluster1/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4840  (
	.Y(\blkinst/cluster1/n_35 ),
	.A(\blkinst/cluster1/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster1/g4841__3772  (
	.Y(\blkinst/cluster1/FE_PHN2168_n_178 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4842__1474  (
	.Y(\blkinst/cluster1/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster1/g4843__4547  (
	.Y(\blkinst/cluster1/n_34 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g4844__9682  (
	.Y(\blkinst/cluster1/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[4]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g4845__2683  (
	.Y(\blkinst/cluster1/n_32 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[3]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia1[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g4846  (
	.Y(\blkinst/cluster1/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster1/g4848  (
	.Y(\blkinst/cluster1/n_29 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster1/ffb_reg  (
	.QN(\blkinst/cluster1/ffb ),
	.CLK(\blkinst/cluster1/n_27 ),
	.D(\blkinst/cluster1/n_5 ),
	.SE(\blkinst/cluster1/n_21 ),
	.SI(\blkinst/cluster1/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster1/q_reg[0]  (
	.QN(blkinst__q1[0]),
	.CLK(\blkinst/cluster1/n_27 ),
	.D(\blkinst/cluster1/n_7 ),
	.SE(\blkinst/cluster1/n_22 ),
	.SI(\blkinst/cluster1/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2894__1309  (
	.Y(\blkinst/cluster1/n_26 ),
	.A1(\blkinst/cluster1/n_18 ),
	.A2(\blkinst/cluster1/n_15 ),
	.B(\blkinst/cluster1/n_20 ),
	.C(\blkinst/cluster1/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2895__6877  (
	.Y(\blkinst/cluster1/n_25 ),
	.A1(\blkinst/cluster1/n_17 ),
	.A2(\blkinst/cluster1/n_16 ),
	.B(\blkinst/cluster1/n_19 ),
	.C(\blkinst/cluster1/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g2896__2900  (
	.Y(\blkinst/cluster1/n_24 ),
	.A(\blkinst/cluster1/n_4 ),
	.B(\blkinst/cluster1/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster1/g2897__2391  (
	.Y(\blkinst/cluster1/n_23 ),
	.A(\blkinst/cluster1/n_8 ),
	.B(\blkinst/cluster1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster1/g2898__7675  (
	.Y(\blkinst/cluster1/n_22 ),
	.A(\blkinst/cluster1/n_19 ),
	.B(\blkinst/cluster1/n_13 ),
	.C(\blkinst/cluster1/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster1/g2899__7118  (
	.Y(\blkinst/cluster1/n_21 ),
	.A(\blkinst/cluster1/n_20 ),
	.B(\blkinst/cluster1/n_13 ),
	.C(\blkinst/cluster1/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2900__8757  (
	.Y(\blkinst/cluster1/n_18 ),
	.A1(\blkinst/cluster1/cfg_d[76] ),
	.A2(\blkinst/cluster1/n_3 ),
	.B(\blkinst/cluster1/n_11 ),
	.C(\blkinst/cluster1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2901__1786  (
	.Y(\blkinst/cluster1/n_20 ),
	.A(\blkinst/cluster1/cfg_d[79] ),
	.B(\blkinst/cluster1/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2902__5953  (
	.Y(\blkinst/cluster1/n_19 ),
	.A(\blkinst/cluster1/cfg_d[74] ),
	.B(\blkinst/cluster1/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2903__5703  (
	.Y(\blkinst/cluster1/n_17 ),
	.A1(\blkinst/cluster1/cfg_d[72] ),
	.A2(\blkinst/cluster1/n_2 ),
	.B(\blkinst/cluster1/n_12 ),
	.C(\blkinst/cluster1/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2904__7114  (
	.Y(\blkinst/cluster1/n_16 ),
	.A1(\blkinst/cluster1/cfg_d[72] ),
	.A2(\blkinst/cluster1/FE_DBTN21_cluster1__cout_0 ),
	.B(\blkinst/cluster1/n_9 ),
	.C(\blkinst/cluster1/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster1/g2905__5266  (
	.Y(\blkinst/cluster1/n_15 ),
	.A1(\blkinst/cluster1/cfg_d[76] ),
	.A2(\blkinst/cluster1/FE_DBTN21_cluster1__cout_0 ),
	.B(\blkinst/cluster1/n_10 ),
	.C(\blkinst/cluster1/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster1/g2906__2250  (
	.Y(\blkinst/cluster1/n_14 ),
	.A(\blkinst/cluster1/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster1/g2907__6083  (
	.Y(\blkinst/cluster1/n_13 ),
	.A(\blkinst/cluster1/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster1/g2908__2703  (
	.Y(\blkinst/cluster1/n_27 ),
	.A(clk),
	.B(\blkinst/cluster1/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2909__5795  (
	.Y(\blkinst/cluster1/n_12 ),
	.A(\blkinst/cluster1/cfg_d[72] ),
	.B(\blkinst/cluster1/n_177 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2910__7344  (
	.Y(\blkinst/cluster1/n_11 ),
	.A(\blkinst/cluster1/cfg_d[76] ),
	.B(\blkinst/cluster1/n_177 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2911__1840  (
	.Y(\blkinst/cluster1/n_10 ),
	.A(\blkinst/cluster1/cfg_d[76] ),
	.B(\blkinst/cluster1/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster1/g2912__5019  (
	.Y(\blkinst/cluster1/n_9 ),
	.A(\blkinst/cluster1/cfg_d[72] ),
	.B(\blkinst/cluster1/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2913  (
	.Y(\blkinst/cluster1/n_8 ),
	.A(\blkinst/cluster1/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2914  (
	.Y(\blkinst/cluster1/n_7 ),
	.A(blkinst__q1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2915  (
	.Y(\blkinst/cluster1/n_6 ),
	.A(\blkinst/cluster1/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2916  (
	.Y(\blkinst/cluster1/n_5 ),
	.A(\blkinst/cluster1/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2917  (
	.Y(\blkinst/cluster1/n_4 ),
	.A(\blkinst/cluster1/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2918  (
	.Y(\blkinst/cluster1/n_3 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster1/g2919  (
	.Y(\blkinst/cluster1/n_2 ),
	.A(\blkinst/cluster1/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster1/g2921  (
	.Y(\blkinst/cluster1/n_0 ),
	.A(\blkinst/cluster1/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster1/tie_0_cell  (
	.L(\blkinst/cluster1/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3088_cfg_d_22  (
	.Y(\blkinst/cluster2/FE_PHN3088_cfg_d_22 ),
	.A(\blkinst/cluster2/FE_PHN1877_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3087_cfg_d_46  (
	.Y(\blkinst/cluster2/FE_PHN3035_cfg_d_46 ),
	.A(\blkinst/cluster2/FE_PHN3087_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3084_cfg_d_42  (
	.Y(\blkinst/cluster2/FE_PHN3084_cfg_d_42 ),
	.A(\blkinst/cluster2/FE_PHN552_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3083_cfg_d_41  (
	.Y(\blkinst/cluster2/FE_PHN3083_cfg_d_41 ),
	.A(\blkinst/cluster2/FE_PHN403_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3079_cfg_d_39  (
	.Y(\blkinst/cluster2/FE_PHN3079_cfg_d_39 ),
	.A(\blkinst/cluster2/FE_PHN922_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3078_cfg_d_37  (
	.Y(\blkinst/cluster2/FE_PHN3078_cfg_d_37 ),
	.A(\blkinst/cluster2/FE_PHN1067_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3076_cfg_d_43  (
	.Y(\blkinst/cluster2/FE_PHN3076_cfg_d_43 ),
	.A(\blkinst/cluster2/FE_PHN643_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3074_cfg_d_49  (
	.Y(\blkinst/cluster2/FE_PHN3074_cfg_d_49 ),
	.A(\blkinst/cluster2/FE_PHN1088_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC3062_cfg_d_71  (
	.Y(\blkinst/cluster2/FE_PHN3062_cfg_d_71 ),
	.A(\blkinst/cluster2/FE_PHN2979_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3047_cfg_d_14  (
	.Y(\blkinst/cluster2/FE_PHN2934_cfg_d_14 ),
	.A(\blkinst/cluster2/FE_PHN3047_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC3043_cfg_d_55  (
	.Y(\blkinst/cluster2/FE_PHN2904_cfg_d_55 ),
	.A(\blkinst/cluster2/FE_PHN3043_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3042_internal_lut5_1  (
	.Y(\blkinst/cluster2/FE_PHN2903_internal_lut5_1 ),
	.A(\blkinst/cluster2/FE_PHN3042_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3037_cfg_d_47  (
	.Y(\blkinst/cluster2/FE_PHN2887_cfg_d_47 ),
	.A(\blkinst/cluster2/FE_PHN3037_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx5_ASAP7_75t_L \blkinst/cluster2/FE_PHC3035_cfg_d_46  (
	.Y(\blkinst/cluster2/FE_PHN2014_cfg_d_46 ),
	.A(\blkinst/cluster2/FE_PHN3035_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC3030_cfg_d_33  (
	.Y(\blkinst/cluster2/FE_PHN2858_cfg_d_33 ),
	.A(\blkinst/cluster2/FE_PHN3030_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3017_cfg_d_3  (
	.Y(\blkinst/cluster2/FE_PHN3017_cfg_d_3 ),
	.A(\blkinst/cluster2/FE_PHN506_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC3008_cfg_d_5  (
	.Y(\blkinst/cluster2/FE_PHN3008_cfg_d_5 ),
	.A(\blkinst/cluster2/FE_PHN653_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2991_cfg_d_6  (
	.Y(\blkinst/cluster2/FE_PHN2991_cfg_d_6 ),
	.A(\blkinst/cluster2/FE_PHN651_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2985_cfg_d_12  (
	.Y(\blkinst/cluster2/FE_PHN2985_cfg_d_12 ),
	.A(\blkinst/cluster2/FE_PHN806_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2979_cfg_d_71  (
	.Y(\blkinst/cluster2/FE_PHN2979_cfg_d_71 ),
	.A(\blkinst/cluster2/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2941_cfg_d_13  (
	.Y(\blkinst/cluster2/FE_PHN1872_cfg_d_13 ),
	.A(\blkinst/cluster2/FE_PHN2941_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2939_cfg_d_65  (
	.Y(\blkinst/cluster2/FE_PHN2018_cfg_d_65 ),
	.A(\blkinst/cluster2/FE_PHN2939_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2934_cfg_d_14  (
	.Y(\blkinst/cluster2/FE_PHN1878_cfg_d_14 ),
	.A(\blkinst/cluster2/FE_PHN2934_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2931_cfg_d_15  (
	.Y(\blkinst/cluster2/FE_PHN2931_cfg_d_15 ),
	.A(\blkinst/cluster2/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2930_cfg_d_66  (
	.Y(\blkinst/cluster2/FE_PHN2032_cfg_d_66 ),
	.A(\blkinst/cluster2/FE_PHN2930_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2929_cfg_d_32  (
	.Y(\blkinst/cluster2/FE_PHN1858_cfg_d_32 ),
	.A(\blkinst/cluster2/FE_PHN2929_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2928_cfg_d_26  (
	.Y(\blkinst/cluster2/FE_PHN1874_cfg_d_26 ),
	.A(\blkinst/cluster2/FE_PHN2928_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2925_cfg_d_16  (
	.Y(\blkinst/cluster2/FE_PHN2925_cfg_d_16 ),
	.A(\blkinst/cluster2/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2924_cfg_d_3  (
	.Y(\blkinst/cluster2/FE_PHN1859_cfg_d_3 ),
	.A(\blkinst/cluster2/FE_PHN2924_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2921_cfg_d_18  (
	.Y(\blkinst/cluster2/FE_PHN1867_cfg_d_18 ),
	.A(\blkinst/cluster2/FE_PHN2921_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2920_cfg_d_5  (
	.Y(\blkinst/cluster2/FE_PHN2920_cfg_d_5 ),
	.A(\blkinst/cluster2/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2916_cfg_d_17  (
	.Y(\blkinst/cluster2/FE_PHN1865_cfg_d_17 ),
	.A(\blkinst/cluster2/FE_PHN2916_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2912_cfg_d_67  (
	.Y(\blkinst/cluster2/FE_PHN1984_cfg_d_67 ),
	.A(\blkinst/cluster2/FE_PHN2912_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2909_cfg_d_12  (
	.Y(\blkinst/cluster2/FE_PHN1891_cfg_d_12 ),
	.A(\blkinst/cluster2/FE_PHN2909_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2906_cfg_d_68  (
	.Y(\blkinst/cluster2/FE_PHN1796_cfg_d_68 ),
	.A(\blkinst/cluster2/FE_PHN2906_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2904_cfg_d_55  (
	.Y(\blkinst/cluster2/FE_PHN2035_cfg_d_55 ),
	.A(\blkinst/cluster2/FE_PHN2904_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2903_internal_lut5_1  (
	.Y(\blkinst/cluster2/FE_PHN2043_internal_lut5_1 ),
	.A(\blkinst/cluster2/FE_PHN2903_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2898_cfg_d_6  (
	.Y(\blkinst/cluster2/FE_PHN1862_cfg_d_6 ),
	.A(\blkinst/cluster2/FE_PHN2898_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2895_cfg_d_42  (
	.Y(\blkinst/cluster2/FE_PHN2029_cfg_d_42 ),
	.A(\blkinst/cluster2/FE_PHN2895_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2893_cfg_d_41  (
	.Y(\blkinst/cluster2/FE_PHN2016_cfg_d_41 ),
	.A(\blkinst/cluster2/FE_PHN2893_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2892_cfg_d_37  (
	.Y(\blkinst/cluster2/FE_PHN2033_cfg_d_37 ),
	.A(\blkinst/cluster2/FE_PHN2892_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2890_cfg_d_39  (
	.Y(\blkinst/cluster2/FE_PHN2027_cfg_d_39 ),
	.A(\blkinst/cluster2/FE_PHN2890_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2888_cfg_d_43  (
	.Y(\blkinst/cluster2/FE_PHN2025_cfg_d_43 ),
	.A(\blkinst/cluster2/FE_PHN2888_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2887_cfg_d_47  (
	.Y(\blkinst/cluster2/FE_PHN2020_cfg_d_47 ),
	.A(\blkinst/cluster2/FE_PHN2887_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2883_cfg_d_49  (
	.Y(\blkinst/cluster2/FE_PHN2040_cfg_d_49 ),
	.A(\blkinst/cluster2/FE_PHN2883_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2881_cfg_d_22  (
	.Y(\blkinst/cluster2/FE_PHN2881_cfg_d_22 ),
	.A(\blkinst/cluster2/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2863_cfg_d_10  (
	.Y(\blkinst/cluster2/FE_PHN1853_cfg_d_10 ),
	.A(\blkinst/cluster2/FE_PHN2863_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2858_cfg_d_33  (
	.Y(\blkinst/cluster2/FE_PHN1883_cfg_d_33 ),
	.A(\blkinst/cluster2/FE_PHN2858_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2853_cfg_d_8  (
	.Y(\blkinst/cluster2/FE_PHN1868_cfg_d_8 ),
	.A(\blkinst/cluster2/FE_PHN2853_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2847_cfg_d_59  (
	.Y(\blkinst/cluster2/cfg_d[59] ),
	.A(\blkinst/cluster2/FE_PHN2847_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2733_cfg_d_2  (
	.Y(\blkinst/cluster2/FE_PHN2733_cfg_d_2 ),
	.A(\blkinst/cluster2/FE_PHN849_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2728_cfg_d_74  (
	.Y(\blkinst/cluster2/FE_PHN2728_cfg_d_74 ),
	.A(\blkinst/cluster2/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2720_cfg_d_1  (
	.Y(\blkinst/cluster2/FE_PHN1372_cfg_d_1 ),
	.A(\blkinst/cluster2/FE_PHN2720_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2718_cfg_d_79  (
	.Y(\blkinst/cluster2/FE_PHN1414_cfg_d_79 ),
	.A(\blkinst/cluster2/FE_PHN2718_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2704_cfg_d_75  (
	.Y(\blkinst/cluster2/FE_PHN1254_cfg_d_75 ),
	.A(\blkinst/cluster2/FE_PHN2704_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2702_cfg_d_73  (
	.Y(\blkinst/cluster2/FE_PHN1376_cfg_d_73 ),
	.A(\blkinst/cluster2/FE_PHN2702_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2693_cfg_d_7  (
	.Y(\blkinst/cluster2/FE_PHN2693_cfg_d_7 ),
	.A(\blkinst/cluster2/FE_PHN1092_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2671_cfg_d_76  (
	.Y(\blkinst/cluster2/cfg_d[76] ),
	.A(\blkinst/cluster2/FE_PHN2671_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2641_cfg_d_81  (
	.Y(\blkinst/cluster2/FE_PHN2641_cfg_d_81 ),
	.A(\blkinst/cluster2/FE_PHN425_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2640_cfg_d_78  (
	.Y(\blkinst/cluster2/FE_PHN1386_cfg_d_78 ),
	.A(\blkinst/cluster2/FE_PHN2640_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2553_n_168  (
	.Y(\blkinst/cluster2/FE_PHN1248_n_168 ),
	.A(\blkinst/cluster2/FE_PHN2553_n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2542_cfg_d_56  (
	.Y(\blkinst/cluster2/FE_PHN2542_cfg_d_56 ),
	.A(\blkinst/cluster2/FE_PHN1300_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2495_cfg_d_77  (
	.Y(\blkinst/cluster2/FE_PHN2495_cfg_d_77 ),
	.A(\blkinst/cluster2/FE_PHN856_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2487_cfg_d_34  (
	.Y(\blkinst/cluster2/FE_PHN2487_cfg_d_34 ),
	.A(\blkinst/cluster2/FE_PHN740_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2479_cfg_d_31  (
	.Y(\blkinst/cluster2/FE_PHN2479_cfg_d_31 ),
	.A(\blkinst/cluster2/FE_PHN633_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2476_cfg_d_0  (
	.Y(\blkinst/cluster2/FE_PHN1304_cfg_d_0 ),
	.A(\blkinst/cluster2/FE_PHN2476_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2455_cfg_d_28  (
	.Y(\blkinst/cluster2/FE_PHN2455_cfg_d_28 ),
	.A(\blkinst/cluster2/FE_PHN914_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2424_cfg_d_24  (
	.Y(\blkinst/cluster2/FE_PHN2424_cfg_d_24 ),
	.A(\blkinst/cluster2/FE_PHN915_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster2/FE_PHC2409_cfg_d_80  (
	.Y(\blkinst/cluster2/FE_PHN2409_cfg_d_80 ),
	.A(\blkinst/cluster2/FE_PHN527_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2343_cfg_d_63  (
	.Y(\blkinst/cluster2/FE_PHN2343_cfg_d_63 ),
	.A(\blkinst/cluster2/FE_PHN567_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2338_cfg_d_62  (
	.Y(\blkinst/cluster2/FE_PHN2338_cfg_d_62 ),
	.A(\blkinst/cluster2/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2322_cfg_d_50  (
	.Y(\blkinst/cluster2/FE_PHN2322_cfg_d_50 ),
	.A(\blkinst/cluster2/FE_PHN602_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2317_cfg_d_27  (
	.Y(\blkinst/cluster2/FE_PHN2317_cfg_d_27 ),
	.A(\blkinst/cluster2/FE_PHN428_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2306_cfg_d_4  (
	.Y(\blkinst/cluster2/FE_PHN2306_cfg_d_4 ),
	.A(\blkinst/cluster2/FE_PHN1250_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2301_cfg_d_19  (
	.Y(\blkinst/cluster2/FE_PHN2301_cfg_d_19 ),
	.A(\blkinst/cluster2/FE_PHN711_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2300_cfg_d_45  (
	.Y(\blkinst/cluster2/FE_PHN2300_cfg_d_45 ),
	.A(\blkinst/cluster2/FE_PHN601_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2297_cfg_d_29  (
	.Y(\blkinst/cluster2/FE_PHN2297_cfg_d_29 ),
	.A(\blkinst/cluster2/FE_PHN610_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2295_cfg_d_57  (
	.Y(\blkinst/cluster2/FE_PHN2295_cfg_d_57 ),
	.A(\blkinst/cluster2/FE_PHN863_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2290_cfg_d_38  (
	.Y(\blkinst/cluster2/FE_PHN2290_cfg_d_38 ),
	.A(\blkinst/cluster2/FE_PHN477_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2287_cfg_d_51  (
	.Y(\blkinst/cluster2/FE_PHN2287_cfg_d_51 ),
	.A(\blkinst/cluster2/FE_PHN533_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2281_cfg_d_40  (
	.Y(\blkinst/cluster2/FE_PHN2281_cfg_d_40 ),
	.A(\blkinst/cluster2/FE_PHN476_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2271_cfg_d_21  (
	.Y(\blkinst/cluster2/FE_PHN2271_cfg_d_21 ),
	.A(\blkinst/cluster2/FE_PHN535_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2259_cfg_d_64  (
	.Y(\blkinst/cluster2/FE_PHN2259_cfg_d_64 ),
	.A(\blkinst/cluster2/FE_PHN1325_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster2/FE_PHC2254_cfg_d_9  (
	.Y(\blkinst/cluster2/FE_PHN2254_cfg_d_9 ),
	.A(\blkinst/cluster2/FE_PHN787_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2251_cfg_d_52  (
	.Y(\blkinst/cluster2/FE_PHN2251_cfg_d_52 ),
	.A(\blkinst/cluster2/FE_PHN869_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2249_cfg_d_48  (
	.Y(\blkinst/cluster2/FE_PHN2249_cfg_d_48 ),
	.A(\blkinst/cluster2/FE_PHN561_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2248_cfg_d_23  (
	.Y(\blkinst/cluster2/FE_PHN2248_cfg_d_23 ),
	.A(\blkinst/cluster2/FE_PHN880_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2242_cfg_d_54  (
	.Y(\blkinst/cluster2/FE_PHN2242_cfg_d_54 ),
	.A(\blkinst/cluster2/FE_PHN864_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2229_cfg_d_36  (
	.Y(\blkinst/cluster2/FE_PHN2229_cfg_d_36 ),
	.A(\blkinst/cluster2/FE_PHN1039_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2227_cfg_d_25  (
	.Y(\blkinst/cluster2/FE_PHN2227_cfg_d_25 ),
	.A(\blkinst/cluster2/FE_PHN881_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2226_cfg_d_58  (
	.Y(\blkinst/cluster2/FE_PHN2226_cfg_d_58 ),
	.A(\blkinst/cluster2/FE_PHN921_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2219_n_176  (
	.Y(\blkinst/cluster2/FE_PHN1281_n_176 ),
	.A(\blkinst/cluster2/FE_PHN2219_n_176 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2214_cfg_d_30  (
	.Y(\blkinst/cluster2/FE_PHN2214_cfg_d_30 ),
	.A(\blkinst/cluster2/FE_PHN1063_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2211_cfg_d_53  (
	.Y(\blkinst/cluster2/FE_PHN2211_cfg_d_53 ),
	.A(\blkinst/cluster2/FE_PHN868_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2198_cfg_d_61  (
	.Y(\blkinst/cluster2/FE_PHN2198_cfg_d_61 ),
	.A(\blkinst/cluster2/FE_PHN952_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2195_cfg_d_60  (
	.Y(\blkinst/cluster2/FE_PHN2195_cfg_d_60 ),
	.A(\blkinst/cluster2/FE_PHN767_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2170_n_150  (
	.Y(\blkinst/cluster2/FE_PHN2170_n_150 ),
	.A(\blkinst/cluster2/FE_PHN349_n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2152_cfg_d_11  (
	.Y(\blkinst/cluster2/FE_PHN2152_cfg_d_11 ),
	.A(\blkinst/cluster2/FE_PHN1102_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster2/FE_PHC2150_cfg_d_20  (
	.Y(\blkinst/cluster2/FE_PHN2150_cfg_d_20 ),
	.A(\blkinst/cluster2/FE_PHN805_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2110_cfg_d_44  (
	.Y(\blkinst/cluster2/FE_PHN2110_cfg_d_44 ),
	.A(\blkinst/cluster2/FE_PHN565_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2071_cfg_d_58  (
	.Y(\blkinst/cluster2/cfg_d[58] ),
	.A(\blkinst/cluster2/FE_PHN2071_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2066_cfg_d_44  (
	.Y(\blkinst/cluster2/cfg_d[44] ),
	.A(\blkinst/cluster2/FE_PHN2066_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2047_cfg_d_60  (
	.Y(\blkinst/cluster2/cfg_d[60] ),
	.A(\blkinst/cluster2/FE_PHN2047_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2043_internal_lut5_1  (
	.Y(\blkinst/cluster2/internal_lut5[1] ),
	.A(\blkinst/cluster2/FE_PHN2043_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2040_cfg_d_49  (
	.Y(\blkinst/cluster2/cfg_d[49] ),
	.A(\blkinst/cluster2/FE_PHN2040_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2039_cfg_d_48  (
	.Y(\blkinst/cluster2/cfg_d[48] ),
	.A(\blkinst/cluster2/FE_PHN2039_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC2038_cfg_d_61  (
	.Y(\blkinst/cluster2/cfg_d[61] ),
	.A(\blkinst/cluster2/FE_PHN2038_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2036_cfg_d_53  (
	.Y(\blkinst/cluster2/cfg_d[53] ),
	.A(\blkinst/cluster2/FE_PHN2036_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2035_cfg_d_55  (
	.Y(\blkinst/cluster2/cfg_d[55] ),
	.A(\blkinst/cluster2/FE_PHN2035_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2033_cfg_d_37  (
	.Y(\blkinst/cluster2/cfg_d[37] ),
	.A(\blkinst/cluster2/FE_PHN2033_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2032_cfg_d_66  (
	.Y(\blkinst/cluster2/cfg_d[66] ),
	.A(\blkinst/cluster2/FE_PHN2032_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2031_cfg_d_52  (
	.Y(\blkinst/cluster2/cfg_d[52] ),
	.A(\blkinst/cluster2/FE_PHN2031_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2030_cfg_d_54  (
	.Y(\blkinst/cluster2/cfg_d[54] ),
	.A(\blkinst/cluster2/FE_PHN2030_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2029_cfg_d_42  (
	.Y(\blkinst/cluster2/cfg_d[42] ),
	.A(\blkinst/cluster2/FE_PHN2029_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2028_cfg_d_36  (
	.Y(\blkinst/cluster2/cfg_d[36] ),
	.A(\blkinst/cluster2/FE_PHN2028_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2027_cfg_d_39  (
	.Y(\blkinst/cluster2/cfg_d[39] ),
	.A(\blkinst/cluster2/FE_PHN2027_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2026_cfg_d_57  (
	.Y(\blkinst/cluster2/cfg_d[57] ),
	.A(\blkinst/cluster2/FE_PHN2026_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2025_cfg_d_43  (
	.Y(\blkinst/cluster2/cfg_d[43] ),
	.A(\blkinst/cluster2/FE_PHN2025_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2024_cfg_d_51  (
	.Y(\blkinst/cluster2/cfg_d[51] ),
	.A(\blkinst/cluster2/FE_PHN2024_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2020_cfg_d_47  (
	.Y(\blkinst/cluster2/cfg_d[47] ),
	.A(\blkinst/cluster2/FE_PHN2020_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2019_cfg_d_40  (
	.Y(\blkinst/cluster2/cfg_d[40] ),
	.A(\blkinst/cluster2/FE_PHN2019_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2018_cfg_d_65  (
	.Y(\blkinst/cluster2/cfg_d[65] ),
	.A(\blkinst/cluster2/FE_PHN2018_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2017_cfg_d_38  (
	.Y(\blkinst/cluster2/cfg_d[38] ),
	.A(\blkinst/cluster2/FE_PHN2017_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2016_cfg_d_41  (
	.Y(\blkinst/cluster2/cfg_d[41] ),
	.A(\blkinst/cluster2/FE_PHN2016_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2014_cfg_d_46  (
	.Y(\blkinst/cluster2/cfg_d[46] ),
	.A(\blkinst/cluster2/FE_PHN2014_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2013_cfg_d_63  (
	.Y(\blkinst/cluster2/cfg_d[63] ),
	.A(\blkinst/cluster2/FE_PHN2013_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2012_cfg_d_45  (
	.Y(\blkinst/cluster2/cfg_d[45] ),
	.A(\blkinst/cluster2/FE_PHN2012_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC2009_cfg_d_50  (
	.Y(\blkinst/cluster2/cfg_d[50] ),
	.A(\blkinst/cluster2/FE_PHN2009_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1984_cfg_d_67  (
	.Y(\blkinst/cluster2/cfg_d[67] ),
	.A(\blkinst/cluster2/FE_PHN1984_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1952_cfg_d_7  (
	.Y(\blkinst/cluster2/FE_PHN1952_cfg_d_7 ),
	.A(\blkinst/cluster2/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1891_cfg_d_12  (
	.Y(\blkinst/cluster2/cfg_d[12] ),
	.A(\blkinst/cluster2/FE_PHN1891_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1889_cfg_d_11  (
	.Y(\blkinst/cluster2/cfg_d[11] ),
	.A(\blkinst/cluster2/FE_PHN1889_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1888_cfg_d_20  (
	.Y(\blkinst/cluster2/FE_PHN1888_cfg_d_20 ),
	.A(\blkinst/cluster2/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1883_cfg_d_33  (
	.Y(\blkinst/cluster2/cfg_d[33] ),
	.A(\blkinst/cluster2/FE_PHN1883_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1882_cfg_d_28  (
	.Y(\blkinst/cluster2/cfg_d[28] ),
	.A(\blkinst/cluster2/FE_PHN1882_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1881_cfg_d_30  (
	.Y(\blkinst/cluster2/cfg_d[30] ),
	.A(\blkinst/cluster2/FE_PHN1881_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1879_cfg_d_16  (
	.Y(\blkinst/cluster2/FE_PHN1879_cfg_d_16 ),
	.A(\blkinst/cluster2/FE_PHN2925_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1878_cfg_d_14  (
	.Y(\blkinst/cluster2/cfg_d[14] ),
	.A(\blkinst/cluster2/FE_PHN1878_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1877_cfg_d_22  (
	.Y(\blkinst/cluster2/FE_PHN1877_cfg_d_22 ),
	.A(\blkinst/cluster2/FE_PHN2881_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1876_cfg_d_9  (
	.Y(\blkinst/cluster2/cfg_d[9] ),
	.A(\blkinst/cluster2/FE_PHN1876_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1874_cfg_d_26  (
	.Y(\blkinst/cluster2/cfg_d[26] ),
	.A(\blkinst/cluster2/FE_PHN1874_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1873_cfg_d_24  (
	.Y(\blkinst/cluster2/cfg_d[24] ),
	.A(\blkinst/cluster2/FE_PHN1873_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1872_cfg_d_13  (
	.Y(\blkinst/cluster2/cfg_d[13] ),
	.A(\blkinst/cluster2/FE_PHN1872_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1871_cfg_d_31  (
	.Y(\blkinst/cluster2/cfg_d[31] ),
	.A(\blkinst/cluster2/FE_PHN1871_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1870_cfg_d_15  (
	.Y(\blkinst/cluster2/FE_PHN1870_cfg_d_15 ),
	.A(\blkinst/cluster2/FE_PHN2931_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1869_cfg_d_27  (
	.Y(\blkinst/cluster2/cfg_d[27] ),
	.A(\blkinst/cluster2/FE_PHN1869_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1868_cfg_d_8  (
	.Y(\blkinst/cluster2/cfg_d[8] ),
	.A(\blkinst/cluster2/FE_PHN1868_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1867_cfg_d_18  (
	.Y(\blkinst/cluster2/cfg_d[18] ),
	.A(\blkinst/cluster2/FE_PHN1867_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1866_cfg_d_29  (
	.Y(\blkinst/cluster2/cfg_d[29] ),
	.A(\blkinst/cluster2/FE_PHN1866_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1865_cfg_d_17  (
	.Y(\blkinst/cluster2/cfg_d[17] ),
	.A(\blkinst/cluster2/FE_PHN1865_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1864_cfg_d_25  (
	.Y(\blkinst/cluster2/cfg_d[25] ),
	.A(\blkinst/cluster2/FE_PHN1864_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1863_cfg_d_5  (
	.Y(\blkinst/cluster2/FE_PHN1863_cfg_d_5 ),
	.A(\blkinst/cluster2/FE_PHN2920_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1862_cfg_d_6  (
	.Y(\blkinst/cluster2/cfg_d[6] ),
	.A(\blkinst/cluster2/FE_PHN1862_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1861_cfg_d_34  (
	.Y(\blkinst/cluster2/cfg_d[34] ),
	.A(\blkinst/cluster2/FE_PHN1861_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1860_cfg_d_21  (
	.Y(\blkinst/cluster2/cfg_d[21] ),
	.A(\blkinst/cluster2/FE_PHN1860_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1859_cfg_d_3  (
	.Y(\blkinst/cluster2/cfg_d[3] ),
	.A(\blkinst/cluster2/FE_PHN1859_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1858_cfg_d_32  (
	.Y(\blkinst/cluster2/cfg_d[32] ),
	.A(\blkinst/cluster2/FE_PHN1858_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1857_cfg_d_23  (
	.Y(\blkinst/cluster2/cfg_d[23] ),
	.A(\blkinst/cluster2/FE_PHN1857_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1856_cfg_d_19  (
	.Y(\blkinst/cluster2/cfg_d[19] ),
	.A(\blkinst/cluster2/FE_PHN1856_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1853_cfg_d_10  (
	.Y(\blkinst/cluster2/cfg_d[10] ),
	.A(\blkinst/cluster2/FE_PHN1853_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1796_cfg_d_68  (
	.Y(\blkinst/cluster2/cfg_d[68] ),
	.A(\blkinst/cluster2/FE_PHN1796_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1763_n_147  (
	.Y(\blkinst/cluster2/n_147 ),
	.A(\blkinst/cluster2/FE_PHN1763_n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1697_n_150  (
	.Y(\blkinst/cluster2/FE_PHN1697_n_150 ),
	.A(\blkinst/cluster2/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1432_cfg_d_2  (
	.Y(\blkinst/cluster2/cfg_d[2] ),
	.A(\blkinst/cluster2/FE_PHN1432_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1418_cfg_d_74  (
	.Y(\blkinst/cluster2/FE_PHN1418_cfg_d_74 ),
	.A(\blkinst/cluster2/FE_PHN2728_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1414_cfg_d_79  (
	.Y(\blkinst/cluster2/cfg_d[79] ),
	.A(\blkinst/cluster2/FE_PHN1414_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1399_cfg_d_72  (
	.Y(\blkinst/cluster2/cfg_d[72] ),
	.A(\blkinst/cluster2/FE_PHN1399_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster2/FE_PHC1395_cfg_d_77  (
	.Y(\blkinst/cluster2/cfg_d[77] ),
	.A(\blkinst/cluster2/FE_PHN1395_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1386_cfg_d_78  (
	.Y(\blkinst/cluster2/cfg_d[78] ),
	.A(\blkinst/cluster2/FE_PHN1386_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1376_cfg_d_73  (
	.Y(\blkinst/cluster2/cfg_d[73] ),
	.A(\blkinst/cluster2/FE_PHN1376_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1375_cfg_d_80  (
	.Y(\blkinst/cluster2/cfg_d[80] ),
	.A(\blkinst/cluster2/FE_PHN1375_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1372_cfg_d_1  (
	.Y(\blkinst/cluster2/cfg_d[1] ),
	.A(\blkinst/cluster2/FE_PHN1372_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1325_cfg_d_64  (
	.Y(\blkinst/cluster2/FE_PHN1325_cfg_d_64 ),
	.A(\blkinst/cluster2/FE_PHN1141_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1316_cfg_d_59  (
	.Y(\blkinst/cluster2/FE_PHN1316_cfg_d_59 ),
	.A(\blkinst/cluster2/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1304_cfg_d_0  (
	.Y(\blkinst/cluster2/FE_PHN319_cfg_d_0 ),
	.A(\blkinst/cluster2/FE_PHN1304_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1300_cfg_d_56  (
	.Y(\blkinst/cluster2/FE_PHN1300_cfg_d_56 ),
	.A(\blkinst/cluster2/FE_PHN1038_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1291_cfg_d_62  (
	.Y(\blkinst/cluster2/FE_PHN1291_cfg_d_62 ),
	.A(\blkinst/cluster2/FE_PHN2338_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1290_cluster1__cfg_o_0  (
	.Y(\blkinst/cluster2/FE_PHN1290_cluster1__cfg_o_0 ),
	.A(\blkinst/cluster2/FE_PHN335_cluster1__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1281_n_176  (
	.Y(\blkinst/cluster2/n_176 ),
	.A(\blkinst/cluster2/FE_PHN1281_n_176 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1263_cfg_d_76  (
	.Y(\blkinst/cluster2/FE_PHN1263_cfg_d_76 ),
	.A(\blkinst/cluster2/FE_PHN469_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1254_cfg_d_75  (
	.Y(\blkinst/cluster2/cfg_d[75] ),
	.A(\blkinst/cluster2/FE_PHN1254_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1250_cfg_d_4  (
	.Y(\blkinst/cluster2/FE_PHN1250_cfg_d_4 ),
	.A(\blkinst/cluster2/FE_PHN996_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1248_n_168  (
	.Y(\blkinst/cluster2/n_168 ),
	.A(\blkinst/cluster2/FE_PHN1248_n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1229_cfg_d_81  (
	.Y(\blkinst/cluster2/cfg_d[81] ),
	.A(\blkinst/cluster2/FE_PHN1229_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster2/FE_PHC1160_cluster2__cfg_o_0  (
	.Y(\blkinst/cluster2__cfg_o[0] ),
	.A(\blkinst/cluster2/FE_PHN1160_cluster2__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1141_cfg_d_64  (
	.Y(\blkinst/cluster2/FE_PHN1141_cfg_d_64 ),
	.A(\blkinst/cluster2/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1124_cfg_d_68  (
	.Y(\blkinst/cluster2/FE_PHN1124_cfg_d_68 ),
	.A(\blkinst/cluster2/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1102_cfg_d_11  (
	.Y(\blkinst/cluster2/FE_PHN1102_cfg_d_11 ),
	.A(\blkinst/cluster2/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1092_cfg_d_7  (
	.Y(\blkinst/cluster2/FE_PHN1092_cfg_d_7 ),
	.A(\blkinst/cluster2/FE_PHN1952_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1088_cfg_d_49  (
	.Y(\blkinst/cluster2/FE_PHN1088_cfg_d_49 ),
	.A(\blkinst/cluster2/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1067_cfg_d_37  (
	.Y(\blkinst/cluster2/FE_PHN1067_cfg_d_37 ),
	.A(\blkinst/cluster2/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1063_cfg_d_30  (
	.Y(\blkinst/cluster2/FE_PHN1063_cfg_d_30 ),
	.A(\blkinst/cluster2/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1039_cfg_d_36  (
	.Y(\blkinst/cluster2/FE_PHN1039_cfg_d_36 ),
	.A(\blkinst/cluster2/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1038_cfg_d_56  (
	.Y(\blkinst/cluster2/FE_PHN1038_cfg_d_56 ),
	.A(\blkinst/cluster2/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1035_cfg_d_1  (
	.Y(\blkinst/cluster2/FE_PHN1035_cfg_d_1 ),
	.A(\blkinst/cluster2/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1025_cfg_d_73  (
	.Y(\blkinst/cluster2/FE_PHN1025_cfg_d_73 ),
	.A(\blkinst/cluster2/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC1024_cfg_d_67  (
	.Y(\blkinst/cluster2/FE_PHN1024_cfg_d_67 ),
	.A(\blkinst/cluster2/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC998_cfg_d_18  (
	.Y(\blkinst/cluster2/FE_PHN998_cfg_d_18 ),
	.A(\blkinst/cluster2/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC996_cfg_d_4  (
	.Y(\blkinst/cluster2/FE_PHN996_cfg_d_4 ),
	.A(\blkinst/cluster2/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC995_cfg_d_15  (
	.Y(\blkinst/cluster2/FE_PHN995_cfg_d_15 ),
	.A(\blkinst/cluster2/FE_PHN1870_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC994_cfg_d_16  (
	.Y(\blkinst/cluster2/FE_PHN994_cfg_d_16 ),
	.A(\blkinst/cluster2/FE_PHN1879_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC963_cfg_d_66  (
	.Y(\blkinst/cluster2/FE_PHN963_cfg_d_66 ),
	.A(\blkinst/cluster2/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC958_cfg_d_65  (
	.Y(\blkinst/cluster2/FE_PHN958_cfg_d_65 ),
	.A(\blkinst/cluster2/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC952_cfg_d_61  (
	.Y(\blkinst/cluster2/FE_PHN952_cfg_d_61 ),
	.A(\blkinst/cluster2/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC923_internal_lut5_1  (
	.Y(\blkinst/cluster2/FE_PHN923_internal_lut5_1 ),
	.A(\blkinst/cluster2/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC922_cfg_d_39  (
	.Y(\blkinst/cluster2/FE_PHN922_cfg_d_39 ),
	.A(\blkinst/cluster2/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC921_cfg_d_58  (
	.Y(\blkinst/cluster2/FE_PHN921_cfg_d_58 ),
	.A(\blkinst/cluster2/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC915_cfg_d_24  (
	.Y(\blkinst/cluster2/FE_PHN915_cfg_d_24 ),
	.A(\blkinst/cluster2/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC914_cfg_d_28  (
	.Y(\blkinst/cluster2/FE_PHN914_cfg_d_28 ),
	.A(\blkinst/cluster2/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC881_cfg_d_25  (
	.Y(\blkinst/cluster2/FE_PHN881_cfg_d_25 ),
	.A(\blkinst/cluster2/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC880_cfg_d_23  (
	.Y(\blkinst/cluster2/FE_PHN880_cfg_d_23 ),
	.A(\blkinst/cluster2/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC869_cfg_d_52  (
	.Y(\blkinst/cluster2/FE_PHN869_cfg_d_52 ),
	.A(\blkinst/cluster2/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC868_cfg_d_53  (
	.Y(\blkinst/cluster2/FE_PHN868_cfg_d_53 ),
	.A(\blkinst/cluster2/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC864_cfg_d_54  (
	.Y(\blkinst/cluster2/FE_PHN864_cfg_d_54 ),
	.A(\blkinst/cluster2/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC863_cfg_d_57  (
	.Y(\blkinst/cluster2/FE_PHN863_cfg_d_57 ),
	.A(\blkinst/cluster2/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC856_cfg_d_77  (
	.Y(\blkinst/cluster2/FE_PHN856_cfg_d_77 ),
	.A(\blkinst/cluster2/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC849_cfg_d_2  (
	.Y(\blkinst/cluster2/FE_PHN849_cfg_d_2 ),
	.A(\blkinst/cluster2/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC842_cfg_d_78  (
	.Y(\blkinst/cluster2/FE_PHN842_cfg_d_78 ),
	.A(\blkinst/cluster2/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC825_cfg_d_13  (
	.Y(\blkinst/cluster2/FE_PHN825_cfg_d_13 ),
	.A(\blkinst/cluster2/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC824_cfg_d_17  (
	.Y(\blkinst/cluster2/FE_PHN824_cfg_d_17 ),
	.A(\blkinst/cluster2/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC822_cfg_d_14  (
	.Y(\blkinst/cluster2/FE_PHN822_cfg_d_14 ),
	.A(\blkinst/cluster2/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC806_cfg_d_12  (
	.Y(\blkinst/cluster2/FE_PHN806_cfg_d_12 ),
	.A(\blkinst/cluster2/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC805_cfg_d_20  (
	.Y(\blkinst/cluster2/FE_PHN805_cfg_d_20 ),
	.A(\blkinst/cluster2/FE_PHN1888_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC804_cfg_d_22  (
	.Y(\blkinst/cluster2/FE_PHN804_cfg_d_22 ),
	.A(\blkinst/cluster2/FE_PHN3088_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC787_cfg_d_9  (
	.Y(\blkinst/cluster2/FE_PHN787_cfg_d_9 ),
	.A(\blkinst/cluster2/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC786_cfg_d_33  (
	.Y(\blkinst/cluster2/FE_PHN786_cfg_d_33 ),
	.A(\blkinst/cluster2/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC784_cfg_d_32  (
	.Y(\blkinst/cluster2/FE_PHN784_cfg_d_32 ),
	.A(\blkinst/cluster2/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC783_cfg_d_8  (
	.Y(\blkinst/cluster2/FE_PHN783_cfg_d_8 ),
	.A(\blkinst/cluster2/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC776_cfg_d_46  (
	.Y(\blkinst/cluster2/FE_PHN776_cfg_d_46 ),
	.A(\blkinst/cluster2/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC775_cfg_d_62  (
	.Y(\blkinst/cluster2/FE_PHN775_cfg_d_62 ),
	.A(\blkinst/cluster2/FE_PHN1291_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC767_cfg_d_60  (
	.Y(\blkinst/cluster2/FE_PHN767_cfg_d_60 ),
	.A(\blkinst/cluster2/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC740_cfg_d_34  (
	.Y(\blkinst/cluster2/FE_PHN740_cfg_d_34 ),
	.A(\blkinst/cluster2/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC739_cfg_d_55  (
	.Y(\blkinst/cluster2/FE_PHN739_cfg_d_55 ),
	.A(\blkinst/cluster2/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC711_cfg_d_19  (
	.Y(\blkinst/cluster2/FE_PHN711_cfg_d_19 ),
	.A(\blkinst/cluster2/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC653_cfg_d_5  (
	.Y(\blkinst/cluster2/FE_PHN653_cfg_d_5 ),
	.A(\blkinst/cluster2/FE_PHN1863_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC651_cfg_d_6  (
	.Y(\blkinst/cluster2/FE_PHN651_cfg_d_6 ),
	.A(\blkinst/cluster2/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC643_cfg_d_43  (
	.Y(\blkinst/cluster2/FE_PHN643_cfg_d_43 ),
	.A(\blkinst/cluster2/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC634_cfg_d_26  (
	.Y(\blkinst/cluster2/FE_PHN634_cfg_d_26 ),
	.A(\blkinst/cluster2/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC633_cfg_d_31  (
	.Y(\blkinst/cluster2/FE_PHN633_cfg_d_31 ),
	.A(\blkinst/cluster2/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC610_cfg_d_29  (
	.Y(\blkinst/cluster2/FE_PHN610_cfg_d_29 ),
	.A(\blkinst/cluster2/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC602_cfg_d_50  (
	.Y(\blkinst/cluster2/FE_PHN602_cfg_d_50 ),
	.A(\blkinst/cluster2/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC601_cfg_d_45  (
	.Y(\blkinst/cluster2/FE_PHN601_cfg_d_45 ),
	.A(\blkinst/cluster2/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC567_cfg_d_63  (
	.Y(\blkinst/cluster2/FE_PHN567_cfg_d_63 ),
	.A(\blkinst/cluster2/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC565_cfg_d_44  (
	.Y(\blkinst/cluster2/FE_PHN565_cfg_d_44 ),
	.A(\blkinst/cluster2/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC562_cfg_d_47  (
	.Y(\blkinst/cluster2/FE_PHN562_cfg_d_47 ),
	.A(\blkinst/cluster2/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC561_cfg_d_48  (
	.Y(\blkinst/cluster2/FE_PHN561_cfg_d_48 ),
	.A(\blkinst/cluster2/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC557_cfg_d_59  (
	.Y(\blkinst/cluster2/FE_PHN557_cfg_d_59 ),
	.A(\blkinst/cluster2/FE_PHN1316_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC552_cfg_d_42  (
	.Y(\blkinst/cluster2/FE_PHN552_cfg_d_42 ),
	.A(\blkinst/cluster2/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC535_cfg_d_21  (
	.Y(\blkinst/cluster2/FE_PHN535_cfg_d_21 ),
	.A(\blkinst/cluster2/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC533_cfg_d_51  (
	.Y(\blkinst/cluster2/FE_PHN533_cfg_d_51 ),
	.A(\blkinst/cluster2/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC528_cfg_d_75  (
	.Y(\blkinst/cluster2/FE_PHN528_cfg_d_75 ),
	.A(\blkinst/cluster2/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC527_cfg_d_80  (
	.Y(\blkinst/cluster2/FE_PHN527_cfg_d_80 ),
	.A(\blkinst/cluster2/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC526_cfg_d_79  (
	.Y(\blkinst/cluster2/FE_PHN526_cfg_d_79 ),
	.A(\blkinst/cluster2/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC507_cfg_d_10  (
	.Y(\blkinst/cluster2/FE_PHN507_cfg_d_10 ),
	.A(\blkinst/cluster2/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC506_cfg_d_3  (
	.Y(\blkinst/cluster2/FE_PHN506_cfg_d_3 ),
	.A(\blkinst/cluster2/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC477_cfg_d_38  (
	.Y(\blkinst/cluster2/FE_PHN477_cfg_d_38 ),
	.A(\blkinst/cluster2/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC476_cfg_d_40  (
	.Y(\blkinst/cluster2/FE_PHN476_cfg_d_40 ),
	.A(\blkinst/cluster2/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC469_cfg_d_76  (
	.Y(\blkinst/cluster2/FE_PHN469_cfg_d_76 ),
	.A(\blkinst/cluster2/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC428_cfg_d_27  (
	.Y(\blkinst/cluster2/FE_PHN428_cfg_d_27 ),
	.A(\blkinst/cluster2/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC425_cfg_d_81  (
	.Y(\blkinst/cluster2/FE_PHN425_cfg_d_81 ),
	.A(\blkinst/cluster2/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC422_cfg_d_74  (
	.Y(\blkinst/cluster2/FE_PHN422_cfg_d_74 ),
	.A(\blkinst/cluster2/FE_PHN1418_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC403_cfg_d_41  (
	.Y(\blkinst/cluster2/FE_PHN403_cfg_d_41 ),
	.A(\blkinst/cluster2/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC375_cfg_d_72  (
	.Y(\blkinst/cluster2/FE_PHN375_cfg_d_72 ),
	.A(\blkinst/cluster2/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC369_n_168  (
	.Y(\blkinst/cluster2/FE_PHN369_n_168 ),
	.A(\blkinst/cluster2/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC362_n_147  (
	.Y(\blkinst/cluster2/FE_PHN362_n_147 ),
	.A(\blkinst/cluster2/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC349_n_150  (
	.Y(\blkinst/cluster2/FE_PHN349_n_150 ),
	.A(\blkinst/cluster2/FE_PHN1697_n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC335_cluster1__cfg_o_0  (
	.Y(\blkinst/cluster2/FE_PHN335_cluster1__cfg_o_0 ),
	.A(\blkinst/cluster1__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/FE_PHC319_cfg_d_0  (
	.Y(\blkinst/cluster2/cfg_d[0] ),
	.A(\blkinst/cluster2/FE_PHN319_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster2/FE_OCPC276_cluster2__cout_0  (
	.Y(\blkinst/FE_OCPN163_cluster2__cout_0 ),
	.A(\blkinst/cluster2__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster2/FE_OFC39_cbinst_x0y0w__blkp_clb_x0y0_ia2_4  (
	.Y(\blkinst/cluster2/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster2/FE_OFC18_internal_lut6  (
	.Y(\blkinst/cluster2/FE_OFN4_internal_lut6 ),
	.A(\blkinst/cluster2/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/FE_OFC17_internal_lut6  (
	.Y(\blkinst/cluster2/n_203 ),
	.A(\blkinst/cluster2/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/FE_DBTC20_cluster2__cout_0  (
	.Y(\blkinst/cluster2/FE_DBTN20_cluster2__cout_0 ),
	.A(\blkinst/FE_OCPN163_cluster2__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/FE_DBTC12_ffb  (
	.Y(\blkinst/cluster2/FE_DBTN12_ffb ),
	.A(\blkinst/cluster2/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster2/CLKGATE_RC_CG_HIER_INST16/FE_PHC692_n_176  (
	.Y(\blkinst/cluster2/CLKGATE_RC_CG_HIER_INST16/FE_PHN692_n_176 ),
	.A(\blkinst/cluster2/n_176 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster2/CLKGATE_RC_CG_HIER_INST16/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster2/CLKGATE_RC_CG_HIER_INST16/FE_PHN692_n_176 ),
	.SE(\blkinst/cluster2/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[0]  (
	.Q(\blkinst/cluster2/FE_PHN2476_cfg_d_0 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1290_cluster1__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[1]  (
	.Q(\blkinst/cluster2/FE_PHN2720_cfg_d_1 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[2]  (
	.Q(\blkinst/cluster2/FE_PHN1432_cfg_d_2 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1035_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[3]  (
	.Q(\blkinst/cluster2/FE_PHN2924_cfg_d_3 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2733_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[4]  (
	.Q(\blkinst/cluster2/cfg_d[4] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3017_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[5]  (
	.Q(\blkinst/cluster2/cfg_d[5] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2306_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[6]  (
	.Q(\blkinst/cluster2/FE_PHN2898_cfg_d_6 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3008_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[7]  (
	.Q(\blkinst/cluster2/cfg_d[7] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2991_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[8]  (
	.Q(\blkinst/cluster2/FE_PHN2853_cfg_d_8 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2693_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[9]  (
	.Q(\blkinst/cluster2/FE_PHN1876_cfg_d_9 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN783_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[10]  (
	.Q(\blkinst/cluster2/FE_PHN2863_cfg_d_10 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2254_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[11]  (
	.Q(\blkinst/cluster2/FE_PHN1889_cfg_d_11 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN507_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[12]  (
	.Q(\blkinst/cluster2/FE_PHN2909_cfg_d_12 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2152_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[13]  (
	.Q(\blkinst/cluster2/FE_PHN2941_cfg_d_13 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2985_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[14]  (
	.Q(\blkinst/cluster2/FE_PHN3047_cfg_d_14 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN825_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[15]  (
	.Q(\blkinst/cluster2/cfg_d[15] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN822_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[16]  (
	.Q(\blkinst/cluster2/cfg_d[16] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN995_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[17]  (
	.Q(\blkinst/cluster2/FE_PHN2916_cfg_d_17 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN994_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[18]  (
	.Q(\blkinst/cluster2/FE_PHN2921_cfg_d_18 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN824_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[19]  (
	.Q(\blkinst/cluster2/FE_PHN1856_cfg_d_19 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN998_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[20]  (
	.Q(\blkinst/cluster2/cfg_d[20] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2301_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[21]  (
	.Q(\blkinst/cluster2/FE_PHN1860_cfg_d_21 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2150_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[22]  (
	.Q(\blkinst/cluster2/cfg_d[22] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2271_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[23]  (
	.Q(\blkinst/cluster2/FE_PHN1857_cfg_d_23 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN804_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[24]  (
	.Q(\blkinst/cluster2/FE_PHN1873_cfg_d_24 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2248_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[25]  (
	.Q(\blkinst/cluster2/FE_PHN1864_cfg_d_25 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2424_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[26]  (
	.Q(\blkinst/cluster2/FE_PHN2928_cfg_d_26 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2227_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[27]  (
	.Q(\blkinst/cluster2/FE_PHN1869_cfg_d_27 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN634_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[28]  (
	.Q(\blkinst/cluster2/FE_PHN1882_cfg_d_28 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2317_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[29]  (
	.Q(\blkinst/cluster2/FE_PHN1866_cfg_d_29 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2455_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[30]  (
	.Q(\blkinst/cluster2/FE_PHN1881_cfg_d_30 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2297_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[31]  (
	.Q(\blkinst/cluster2/FE_PHN1871_cfg_d_31 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2214_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[32]  (
	.Q(\blkinst/cluster2/FE_PHN2929_cfg_d_32 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2479_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[33]  (
	.Q(\blkinst/cluster2/FE_PHN3030_cfg_d_33 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN784_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[34]  (
	.Q(\blkinst/cluster2/FE_PHN1861_cfg_d_34 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN786_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[35]  (
	.Q(\blkinst/cluster2/FE_PHN3042_internal_lut5_1 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2487_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[36]  (
	.Q(\blkinst/cluster2/FE_PHN2028_cfg_d_36 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN923_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[37]  (
	.Q(\blkinst/cluster2/FE_PHN2892_cfg_d_37 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2229_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[38]  (
	.Q(\blkinst/cluster2/FE_PHN2017_cfg_d_38 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3078_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[39]  (
	.Q(\blkinst/cluster2/FE_PHN2890_cfg_d_39 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2290_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[40]  (
	.Q(\blkinst/cluster2/FE_PHN2019_cfg_d_40 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3079_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[41]  (
	.Q(\blkinst/cluster2/FE_PHN2893_cfg_d_41 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2281_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[42]  (
	.Q(\blkinst/cluster2/FE_PHN2895_cfg_d_42 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3083_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[43]  (
	.Q(\blkinst/cluster2/FE_PHN2888_cfg_d_43 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3084_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[44]  (
	.Q(\blkinst/cluster2/FE_PHN2066_cfg_d_44 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3076_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[45]  (
	.Q(\blkinst/cluster2/FE_PHN2012_cfg_d_45 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2110_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[46]  (
	.Q(\blkinst/cluster2/FE_PHN3087_cfg_d_46 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2300_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[47]  (
	.Q(\blkinst/cluster2/FE_PHN3037_cfg_d_47 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN776_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[48]  (
	.Q(\blkinst/cluster2/FE_PHN2039_cfg_d_48 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN562_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[49]  (
	.Q(\blkinst/cluster2/FE_PHN2883_cfg_d_49 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2249_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[50]  (
	.Q(\blkinst/cluster2/FE_PHN2009_cfg_d_50 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3074_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[51]  (
	.Q(\blkinst/cluster2/FE_PHN2024_cfg_d_51 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2322_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[52]  (
	.Q(\blkinst/cluster2/FE_PHN2031_cfg_d_52 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2287_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[53]  (
	.Q(\blkinst/cluster2/FE_PHN2036_cfg_d_53 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2251_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[54]  (
	.Q(\blkinst/cluster2/FE_PHN2030_cfg_d_54 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2211_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[55]  (
	.Q(\blkinst/cluster2/FE_PHN3043_cfg_d_55 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2242_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[56]  (
	.Q(\blkinst/cluster2/cfg_d[56] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN739_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[57]  (
	.Q(\blkinst/cluster2/FE_PHN2026_cfg_d_57 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2542_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[58]  (
	.Q(\blkinst/cluster2/FE_PHN2071_cfg_d_58 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2295_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[59]  (
	.Q(\blkinst/cluster2/FE_PHN2847_cfg_d_59 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2226_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[60]  (
	.Q(\blkinst/cluster2/FE_PHN2047_cfg_d_60 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN557_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[61]  (
	.Q(\blkinst/cluster2/FE_PHN2038_cfg_d_61 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2195_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[62]  (
	.Q(\blkinst/cluster2/cfg_d[62] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2198_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[63]  (
	.Q(\blkinst/cluster2/FE_PHN2013_cfg_d_63 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN775_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[64]  (
	.Q(\blkinst/cluster2/cfg_d[64] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2343_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[65]  (
	.Q(\blkinst/cluster2/FE_PHN2939_cfg_d_65 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2259_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[66]  (
	.Q(\blkinst/cluster2/FE_PHN2930_cfg_d_66 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN958_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[67]  (
	.Q(\blkinst/cluster2/FE_PHN2912_cfg_d_67 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN963_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[68]  (
	.Q(\blkinst/cluster2/FE_PHN2906_cfg_d_68 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1024_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[69]  (
	.Q(\blkinst/cluster2/cfg_d[69] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1124_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[70]  (
	.QN(\blkinst/cluster2/cfg_d[70] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN362_n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[71]  (
	.QN(\blkinst/cluster2/cfg_d[71] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2170_n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster2/cfg_d_reg[72]  (
	.Q(\blkinst/cluster2/FE_PHN1399_cfg_d_72 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN3062_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[73]  (
	.Q(\blkinst/cluster2/FE_PHN2702_cfg_d_73 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN375_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[74]  (
	.Q(\blkinst/cluster2/cfg_d[74] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1025_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[75]  (
	.Q(\blkinst/cluster2/FE_PHN2704_cfg_d_75 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN422_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[76]  (
	.Q(\blkinst/cluster2/FE_PHN2671_cfg_d_76 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN528_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[77]  (
	.Q(\blkinst/cluster2/FE_PHN1395_cfg_d_77 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN1263_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[78]  (
	.Q(\blkinst/cluster2/FE_PHN2640_cfg_d_78 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2495_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[79]  (
	.Q(\blkinst/cluster2/FE_PHN2718_cfg_d_79 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN842_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[80]  (
	.Q(\blkinst/cluster2/FE_PHN1375_cfg_d_80 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN526_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[81]  (
	.Q(\blkinst/cluster2/FE_PHN1229_cfg_d_81 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2409_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[82]  (
	.Q(\blkinst/cluster2/cfg_d[82] ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN2641_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster2/cfg_d_reg[83]  (
	.QN(\blkinst/cluster2/FE_PHN1160_cluster2__cfg_o_0 ),
	.CLK(\blkinst/cluster2/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster2/FE_PHN369_n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster2/g3037__1857  (
	.Y(blkinst__ob2[0]),
	.A(\blkinst/cluster2/n_173 ),
	.B(\blkinst/cluster2/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster2/g3038__9906  (
	.Y(\blkinst/cluster2/n_173 ),
	.A1(\blkinst/cluster2/cfg_d[82] ),
	.A2(\blkinst/cluster2/FE_DBTN12_ffb ),
	.B(\blkinst/cluster2/n_170 ),
	.C(\blkinst/cluster2/n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster2/g3039__8780  (
	.Y(\blkinst/cluster2/n_172 ),
	.A1(\blkinst/cluster2/cfg_d[82] ),
	.A2(\blkinst/cluster2/FE_DBTN20_cluster2__cout_0 ),
	.B(\blkinst/cluster2/n_169 ),
	.C(\blkinst/cluster2__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster2/g3040  (
	.Y(\blkinst/cluster2/n_171 ),
	.A(\blkinst/cluster2__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster2/g3041__4296  (
	.Y(\blkinst/cluster2/n_170 ),
	.A(\blkinst/cluster2/cfg_d[82] ),
	.B(\blkinst/cluster2/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster2/g3043__3772  (
	.Y(blkinst__oa2[0]),
	.A(\blkinst/cluster2/n_167 ),
	.B(\blkinst/cluster2/n_166 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster2/g3044__1474  (
	.Y(\blkinst/cluster2/n_169 ),
	.A(\blkinst/cluster2/cfg_d[82] ),
	.B(\blkinst/cluster2/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g3045  (
	.Y(\blkinst/cluster2/FE_PHN2553_n_168 ),
	.A(\blkinst/cluster2/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster2/g3047__4547  (
	.Y(\blkinst/cluster2/n_167 ),
	.A(\blkinst/cluster2/cfg_d[81] ),
	.B(\blkinst/cluster2/FE_OFN4_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster2/g3048__9682  (
	.Y(\blkinst/cluster2/n_166 ),
	.A(\blkinst/cluster2/cfg_d[81] ),
	.B(\blkinst/cluster2/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster2/g3052__2683  (
	.Y(\blkinst/cluster2__cout[0] ),
	.A(\blkinst/cluster2/n_164 ),
	.B(\blkinst/cluster2/n_162 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster2/g3053__1309  (
	.Y(\blkinst/cluster2/s ),
	.A(\blkinst/cluster2/FE_OFN4_internal_lut6 ),
	.B(\blkinst/cluster2/n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster2/g3055__6877  (
	.Y(\blkinst/cluster2/n_164 ),
	.A(\blkinst/cluster2/n_157 ),
	.B(\blkinst/cluster2/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3056__2900  (
	.Y(\blkinst/cluster2/n_163 ),
	.A(\blkinst/cluster2/n_160 ),
	.B(\blkinst/cluster2/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster2/g3058__2391  (
	.Y(\blkinst/cluster2/n_162 ),
	.A(\blkinst/cluster2/n_159 ),
	.B(\blkinst/cluster1__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3059__7675  (
	.Y(\blkinst/cluster2/n_161 ),
	.A(\blkinst/cluster2/n_160 ),
	.B(\blkinst/cluster2/n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster2/g3061__7118  (
	.Y(\blkinst/cluster2/n_159 ),
	.A(\blkinst/cluster2/cfg_d[70] ),
	.B(\blkinst/cluster2/n_203 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3062__8757  (
	.Y(\blkinst/cluster2/n_160 ),
	.A1(\blkinst/cluster2/n_147 ),
	.A2(\blkinst/cluster2/n_154 ),
	.B(\blkinst/cluster2/n_149 ),
	.C(\blkinst/cluster2/FE_PHN1697_n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3065__1786  (
	.Y(\blkinst/cluster2/n_157 ),
	.A(\blkinst/cluster2/n_146 ),
	.B(\blkinst/cluster2/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster2/g3066__5953  (
	.Y(\blkinst/cluster2/internal_lut6 ),
	.A(\blkinst/cluster2/n_145 ),
	.B(\blkinst/cluster2/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3068__5703  (
	.Y(\blkinst/cluster2/n_156 ),
	.A(\blkinst/cluster2/cfg_d[68] ),
	.B(\blkinst/cluster2/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster2/g3069__7114  (
	.Y(\blkinst/cluster2/n_155 ),
	.A(\blkinst/cluster2/n_142 ),
	.B(\blkinst/cluster2/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g3071  (
	.Y(\blkinst/cluster2/n_175 ),
	.A(\blkinst/cluster2/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster2/g3072__5266  (
	.Y(\blkinst/cluster2/n_154 ),
	.A(\blkinst/cluster2/n_137 ),
	.B(\blkinst/cluster2/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3074__2250  (
	.Y(\blkinst/cluster2/n_153 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]),
	.A2(\blkinst/cluster2/n_121 ),
	.B(\blkinst/cluster2/n_151 ),
	.C(\blkinst/cluster2/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3077__6083  (
	.Y(\blkinst/cluster2/n_152 ),
	.A(\blkinst/cluster2/n_150 ),
	.B(\blkinst/cluster1__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3078__2703  (
	.Y(\blkinst/cluster2/n_151 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]),
	.B(\blkinst/cluster2/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g3079  (
	.Y(\blkinst/cluster2/n_150 ),
	.A(\blkinst/cluster2/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3081__5795  (
	.Y(\blkinst/cluster2/n_149 ),
	.A(\blkinst/cluster2/n_147 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ib2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster2/g3082__7344  (
	.Y(\blkinst/cluster2/n_148 ),
	.A(\blkinst/cluster2/n_140 ),
	.B(\blkinst/cluster2/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g3083  (
	.Y(\blkinst/cluster2/FE_PHN1763_n_147 ),
	.A(\blkinst/cluster2/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3084__1840  (
	.Y(\blkinst/cluster2/n_146 ),
	.A(\blkinst/cluster2/n_143 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ib2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3086__5019  (
	.Y(\blkinst/cluster2/n_145 ),
	.A(\blkinst/cluster2/n_142 ),
	.B(\blkinst/cluster2/n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3087__1857  (
	.Y(\blkinst/cluster2/n_144 ),
	.A(\blkinst/cluster2/n_139 ),
	.B(\blkinst/cluster2/n_131 ),
	.C(\blkinst/cluster2/n_141 ),
	.D(\blkinst/cluster2/n_133 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g3088  (
	.Y(\blkinst/cluster2/n_143 ),
	.A(\blkinst/cluster2/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3090__9906  (
	.Y(\blkinst/cluster2/n_142 ),
	.A(\blkinst/cluster2/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia2[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3092__8780  (
	.Y(\blkinst/cluster2/n_141 ),
	.A(\blkinst/cluster2/cfg_d[66] ),
	.B(\blkinst/cluster2/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3093__4296  (
	.Y(\blkinst/cluster2/n_140 ),
	.A(\blkinst/cluster2/n_129 ),
	.B(\blkinst/cluster2/n_136 ),
	.C(\blkinst/cluster2/n_138 ),
	.D(\blkinst/cluster2/n_134 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3095__3772  (
	.Y(\blkinst/cluster2/n_139 ),
	.A(\blkinst/cluster2/cfg_d[65] ),
	.B(\blkinst/cluster2/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3097__1474  (
	.Y(\blkinst/cluster2/n_138 ),
	.A(\blkinst/cluster2/cfg_d[64] ),
	.B(\blkinst/cluster2/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster2/g3098__4547  (
	.Y(\blkinst/cluster2/n_137 ),
	.A1(\blkinst/cluster2/n_110 ),
	.A2(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]),
	.B(\blkinst/cluster2/n_135 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3100__9682  (
	.Y(\blkinst/cluster2/n_136 ),
	.A(\blkinst/cluster2/cfg_d[63] ),
	.B(\blkinst/cluster2/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3102__2683  (
	.Y(\blkinst/cluster2/n_135 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]),
	.B(\blkinst/cluster2/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3103__1309  (
	.Y(\blkinst/cluster2/n_134 ),
	.A(\blkinst/cluster2/cfg_d[62] ),
	.B(\blkinst/cluster2/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3105__6877  (
	.Y(\blkinst/cluster2/n_133 ),
	.A(\blkinst/cluster2/cfg_d[61] ),
	.B(\blkinst/cluster2/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3106__2900  (
	.Y(\blkinst/cluster2/n_132 ),
	.A(\blkinst/cluster2/n_126 ),
	.B(\blkinst/cluster2/n_130 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3108__2391  (
	.Y(\blkinst/cluster2/n_131 ),
	.A(\blkinst/cluster2/cfg_d[60] ),
	.B(\blkinst/cluster2/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3109__7675  (
	.Y(\blkinst/cluster2/n_130 ),
	.A(\blkinst/cluster2/n_125 ),
	.B(\blkinst/cluster2/n_127 ),
	.C(\blkinst/cluster2/n_123 ),
	.D(\blkinst/cluster2/n_128 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3111__7118  (
	.Y(\blkinst/cluster2/n_129 ),
	.A(\blkinst/cluster2/cfg_d[59] ),
	.B(\blkinst/cluster2/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3113__8757  (
	.Y(\blkinst/cluster2/n_128 ),
	.A(\blkinst/cluster2/cfg_d[58] ),
	.B(\blkinst/cluster2/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3115__1786  (
	.Y(\blkinst/cluster2/n_127 ),
	.A(\blkinst/cluster2/cfg_d[57] ),
	.B(\blkinst/cluster2/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3116__5953  (
	.Y(\blkinst/cluster2/n_126 ),
	.A(\blkinst/cluster2/n_120 ),
	.B(\blkinst/cluster2/n_118 ),
	.C(\blkinst/cluster2/n_122 ),
	.D(\blkinst/cluster2/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3118__5703  (
	.Y(\blkinst/cluster2/n_125 ),
	.A(\blkinst/cluster2/cfg_d[56] ),
	.B(\blkinst/cluster2/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3120__7114  (
	.Y(\blkinst/cluster2/n_124 ),
	.A(\blkinst/cluster2/cfg_d[55] ),
	.B(\blkinst/cluster2/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3122__5266  (
	.Y(\blkinst/cluster2/n_123 ),
	.A(\blkinst/cluster2/cfg_d[54] ),
	.B(\blkinst/cluster2/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3124__2250  (
	.Y(\blkinst/cluster2/n_122 ),
	.A(\blkinst/cluster2/cfg_d[53] ),
	.B(\blkinst/cluster2/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3125__6083  (
	.Y(\blkinst/cluster2/n_121 ),
	.A(\blkinst/cluster2/n_119 ),
	.B(\blkinst/cluster2/n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3127__2703  (
	.Y(\blkinst/cluster2/n_120 ),
	.A(\blkinst/cluster2/cfg_d[52] ),
	.B(\blkinst/cluster2/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3128__5795  (
	.Y(\blkinst/cluster2/n_119 ),
	.A(\blkinst/cluster2/n_109 ),
	.B(\blkinst/cluster2/n_117 ),
	.C(\blkinst/cluster2/n_116 ),
	.D(\blkinst/cluster2/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3130__7344  (
	.Y(\blkinst/cluster2/n_118 ),
	.A(\blkinst/cluster2/cfg_d[51] ),
	.B(\blkinst/cluster2/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3132__1840  (
	.Y(\blkinst/cluster2/n_117 ),
	.A(\blkinst/cluster2/cfg_d[50] ),
	.B(\blkinst/cluster2/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3134__5019  (
	.Y(\blkinst/cluster2/n_116 ),
	.A(\blkinst/cluster2/cfg_d[49] ),
	.B(\blkinst/cluster2/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3135__1857  (
	.Y(\blkinst/cluster2/n_115 ),
	.A(\blkinst/cluster2/n_107 ),
	.B(\blkinst/cluster2/n_111 ),
	.C(\blkinst/cluster2/n_113 ),
	.D(\blkinst/cluster2/n_112 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3137__9906  (
	.Y(\blkinst/cluster2/n_114 ),
	.A(\blkinst/cluster2/cfg_d[48] ),
	.B(\blkinst/cluster2/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3139__8780  (
	.Y(\blkinst/cluster2/n_113 ),
	.A(\blkinst/cluster2/cfg_d[47] ),
	.B(\blkinst/cluster2/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster2/g3141__4296  (
	.Y(\blkinst/cluster2/n_112 ),
	.A(\blkinst/cluster2/cfg_d[46] ),
	.B(\blkinst/cluster2/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3143__3772  (
	.Y(\blkinst/cluster2/n_111 ),
	.A(\blkinst/cluster2/cfg_d[45] ),
	.B(\blkinst/cluster2/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3144__1474  (
	.Y(\blkinst/cluster2/n_110 ),
	.A(\blkinst/cluster2/n_103 ),
	.B(\blkinst/cluster2/n_108 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3146__4547  (
	.Y(\blkinst/cluster2/n_109 ),
	.A(\blkinst/cluster2/cfg_d[44] ),
	.B(\blkinst/cluster2/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3147__9682  (
	.Y(\blkinst/cluster2/n_108 ),
	.A(\blkinst/cluster2/n_96 ),
	.B(\blkinst/cluster2/n_106 ),
	.C(\blkinst/cluster2/n_105 ),
	.D(\blkinst/cluster2/n_102 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3149__2683  (
	.Y(\blkinst/cluster2/n_107 ),
	.A(\blkinst/cluster2/cfg_d[43] ),
	.B(\blkinst/cluster2/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3151__1309  (
	.Y(\blkinst/cluster2/n_106 ),
	.A(\blkinst/cluster2/cfg_d[42] ),
	.B(\blkinst/cluster2/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3152__6877  (
	.Y(\blkinst/cluster2/n_105 ),
	.A(\blkinst/cluster2/cfg_d[41] ),
	.B(\blkinst/cluster2/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \blkinst/cluster2/g3154__2900  (
	.Y(\blkinst/cluster2/n_104 ),
	.A(\blkinst/cluster2/n_97 ),
	.B(\blkinst/cluster2/n_74 ),
	.C(\blkinst/cluster2/n_100 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3155__2391  (
	.Y(\blkinst/cluster2/n_103 ),
	.A(\blkinst/cluster2/n_93 ),
	.B(\blkinst/cluster2/n_98 ),
	.C(\blkinst/cluster2/n_101 ),
	.D(\blkinst/cluster2/n_99 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3157__7675  (
	.Y(\blkinst/cluster2/n_102 ),
	.A(\blkinst/cluster2/cfg_d[40] ),
	.B(\blkinst/cluster2/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3159__7118  (
	.Y(\blkinst/cluster2/n_101 ),
	.A(\blkinst/cluster2/cfg_d[39] ),
	.B(\blkinst/cluster2/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3160__8757  (
	.Y(\blkinst/cluster2/n_100 ),
	.A1(\blkinst/cluster2/n_37 ),
	.A2(\blkinst/cluster2/n_94 ),
	.B(\blkinst/cluster2/n_83 ),
	.C(\blkinst/cluster2/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster2/g3162__1786  (
	.Y(\blkinst/cluster2/n_99 ),
	.A(\blkinst/cluster2/cfg_d[38] ),
	.B(\blkinst/cluster2/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3164__5953  (
	.Y(\blkinst/cluster2/n_98 ),
	.A(\blkinst/cluster2/cfg_d[37] ),
	.B(\blkinst/cluster2/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3165__5703  (
	.Y(\blkinst/cluster2/n_97 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.B(\blkinst/cluster2/n_95 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3166__7114  (
	.Y(\blkinst/cluster2/n_96 ),
	.A(\blkinst/cluster2/cfg_d[36] ),
	.B(\blkinst/cluster2/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3168__5266  (
	.Y(\blkinst/cluster2/n_95 ),
	.A(\blkinst/cluster2/n_92 ),
	.B(\blkinst/cluster2/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3169__2250  (
	.Y(\blkinst/cluster2/n_94 ),
	.A(\blkinst/cluster2/n_86 ),
	.B(\blkinst/cluster2/n_88 ),
	.C(\blkinst/cluster2/n_90 ),
	.D(\blkinst/cluster2/n_91 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3171__6083  (
	.Y(\blkinst/cluster2/n_93 ),
	.A(\blkinst/cluster2/internal_lut5[1] ),
	.B(\blkinst/cluster2/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3172__2703  (
	.Y(\blkinst/cluster2/n_92 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.A2(\blkinst/cluster2/n_76 ),
	.B(\blkinst/cluster2/n_89 ),
	.C(\blkinst/cluster2/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3174__5795  (
	.Y(\blkinst/cluster2/n_91 ),
	.A(\blkinst/cluster2/cfg_d[34] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3176__7344  (
	.Y(\blkinst/cluster2/n_90 ),
	.A(\blkinst/cluster2/cfg_d[33] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3177__1840  (
	.Y(\blkinst/cluster2/n_89 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.B(\blkinst/cluster2/n_87 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3179__5019  (
	.Y(\blkinst/cluster2/n_88 ),
	.A(\blkinst/cluster2/cfg_d[32] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3180__1857  (
	.Y(\blkinst/cluster2/n_87 ),
	.A(\blkinst/cluster2/n_84 ),
	.B(\blkinst/cluster2/n_82 ),
	.C(\blkinst/cluster2/n_80 ),
	.D(\blkinst/cluster2/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3182__9906  (
	.Y(\blkinst/cluster2/n_86 ),
	.A(\blkinst/cluster2/cfg_d[31] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3184__8780  (
	.Y(\blkinst/cluster2/n_85 ),
	.A(\blkinst/cluster2/cfg_d[30] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3186__4296  (
	.Y(\blkinst/cluster2/n_84 ),
	.A(\blkinst/cluster2/cfg_d[29] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3187__3772  (
	.Y(\blkinst/cluster2/n_83 ),
	.A(\blkinst/cluster2/n_36 ),
	.B(\blkinst/cluster2/n_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3189__1474  (
	.Y(\blkinst/cluster2/n_82 ),
	.A(\blkinst/cluster2/cfg_d[28] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3190__4547  (
	.Y(\blkinst/cluster2/n_81 ),
	.A(\blkinst/cluster2/n_75 ),
	.B(\blkinst/cluster2/n_78 ),
	.C(\blkinst/cluster2/n_77 ),
	.D(\blkinst/cluster2/n_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3192__9682  (
	.Y(\blkinst/cluster2/n_80 ),
	.A(\blkinst/cluster2/cfg_d[27] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3194__2683  (
	.Y(\blkinst/cluster2/n_79 ),
	.A(\blkinst/cluster2/cfg_d[26] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3196__1309  (
	.Y(\blkinst/cluster2/n_78 ),
	.A(\blkinst/cluster2/cfg_d[25] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3198__6877  (
	.Y(\blkinst/cluster2/n_77 ),
	.A(\blkinst/cluster2/cfg_d[24] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3199__2900  (
	.Y(\blkinst/cluster2/n_76 ),
	.A(\blkinst/cluster2/n_71 ),
	.B(\blkinst/cluster2/n_69 ),
	.C(\blkinst/cluster2/n_72 ),
	.D(\blkinst/cluster2/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3201__2391  (
	.Y(\blkinst/cluster2/n_75 ),
	.A(\blkinst/cluster2/cfg_d[23] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3202__7675  (
	.Y(\blkinst/cluster2/n_74 ),
	.A1(\blkinst/cluster2/n_37 ),
	.A2(\blkinst/cluster2/n_70 ),
	.B(\blkinst/cluster2/n_59 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3204__7118  (
	.Y(\blkinst/cluster2/n_73 ),
	.A(\blkinst/cluster2/FE_PHN3088_cfg_d_22 ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3206__8757  (
	.Y(\blkinst/cluster2/n_72 ),
	.A(\blkinst/cluster2/cfg_d[21] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3208__1786  (
	.Y(\blkinst/cluster2/n_71 ),
	.A(\blkinst/cluster2/FE_PHN1888_cfg_d_20 ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3209__5953  (
	.Y(\blkinst/cluster2/n_70 ),
	.A(\blkinst/cluster2/n_62 ),
	.B(\blkinst/cluster2/n_64 ),
	.C(\blkinst/cluster2/n_66 ),
	.D(\blkinst/cluster2/n_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3211__5703  (
	.Y(\blkinst/cluster2/n_69 ),
	.A(\blkinst/cluster2/cfg_d[19] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g3212__7114  (
	.Y(\blkinst/cluster2/n_68 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.A2(\blkinst/cluster2/n_52 ),
	.B(\blkinst/cluster2/n_65 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3214__5266  (
	.Y(\blkinst/cluster2/n_67 ),
	.A(\blkinst/cluster2/cfg_d[18] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3216__2250  (
	.Y(\blkinst/cluster2/n_66 ),
	.A(\blkinst/cluster2/cfg_d[17] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3217__6083  (
	.Y(\blkinst/cluster2/n_65 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.B(\blkinst/cluster2/n_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3219__2703  (
	.Y(\blkinst/cluster2/n_64 ),
	.A(\blkinst/cluster2/FE_PHN1879_cfg_d_16 ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3220__5795  (
	.Y(\blkinst/cluster2/n_63 ),
	.A(\blkinst/cluster2/n_60 ),
	.B(\blkinst/cluster2/n_58 ),
	.C(\blkinst/cluster2/n_56 ),
	.D(\blkinst/cluster2/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3222__7344  (
	.Y(\blkinst/cluster2/n_62 ),
	.A(\blkinst/cluster2/FE_PHN1870_cfg_d_15 ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3224__1840  (
	.Y(\blkinst/cluster2/n_61 ),
	.A(\blkinst/cluster2/cfg_d[14] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3226__5019  (
	.Y(\blkinst/cluster2/n_60 ),
	.A(\blkinst/cluster2/cfg_d[13] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3227__1857  (
	.Y(\blkinst/cluster2/n_59 ),
	.A(\blkinst/cluster2/n_36 ),
	.B(\blkinst/cluster2/n_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3229__9906  (
	.Y(\blkinst/cluster2/n_58 ),
	.A(\blkinst/cluster2/cfg_d[12] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster2/g3230__8780  (
	.Y(\blkinst/cluster2/n_57 ),
	.A(\blkinst/cluster2/n_51 ),
	.B(\blkinst/cluster2/n_54 ),
	.C(\blkinst/cluster2/n_53 ),
	.D(\blkinst/cluster2/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3232__4296  (
	.Y(\blkinst/cluster2/n_56 ),
	.A(\blkinst/cluster2/cfg_d[11] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3234__3772  (
	.Y(\blkinst/cluster2/n_55 ),
	.A(\blkinst/cluster2/cfg_d[10] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3236__1474  (
	.Y(\blkinst/cluster2/n_54 ),
	.A(\blkinst/cluster2/cfg_d[9] ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3238__4547  (
	.Y(\blkinst/cluster2/n_53 ),
	.A(\blkinst/cluster2/cfg_d[8] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster2/g3239__9682  (
	.Y(\blkinst/cluster2/n_52 ),
	.A(\blkinst/cluster2/n_48 ),
	.B(\blkinst/cluster2/n_47 ),
	.C(\blkinst/cluster2/n_49 ),
	.D(\blkinst/cluster2/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3241__2683  (
	.Y(\blkinst/cluster2/n_51 ),
	.A(\blkinst/cluster2/FE_PHN1952_cfg_d_7 ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3243__1309  (
	.Y(\blkinst/cluster2/n_50 ),
	.A(\blkinst/cluster2/cfg_d[6] ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3245__6877  (
	.Y(\blkinst/cluster2/n_49 ),
	.A(\blkinst/cluster2/FE_PHN1863_cfg_d_5 ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3247__2900  (
	.Y(\blkinst/cluster2/n_48 ),
	.A(\blkinst/cluster2/cfg_d[4] ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3249__2391  (
	.Y(\blkinst/cluster2/n_47 ),
	.A(\blkinst/cluster2/cfg_d[3] ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3253__7675  (
	.Y(\blkinst/cluster2/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster2/g3254__7118  (
	.Y(\blkinst/cluster2/n_45 ),
	.A(\blkinst/cluster2/n_29 ),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3255__8757  (
	.Y(\blkinst/cluster2/n_44 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3256__1786  (
	.Y(\blkinst/cluster2/n_43 ),
	.A(\blkinst/cluster2/n_29 ),
	.B(\blkinst/cluster2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3257__5953  (
	.Y(\blkinst/cluster2/n_42 ),
	.A(\blkinst/cluster2/n_29 ),
	.B(\blkinst/cluster2/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3258__5703  (
	.Y(\blkinst/cluster2/n_41 ),
	.A(\blkinst/cluster2/n_29 ),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3259__7114  (
	.Y(\blkinst/cluster2/n_40 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.B(\blkinst/cluster2/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3260__5266  (
	.Y(\blkinst/cluster2/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.B(\blkinst/cluster2/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster2/g3263__2250  (
	.Y(\blkinst/cluster2/FE_PHN2219_n_176 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3265__6083  (
	.Y(\blkinst/cluster2/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[0]),
	.B(\blkinst/cluster2/n_199 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster2/g3266__2703  (
	.Y(\blkinst/cluster2/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[1]),
	.B(\blkinst/cluster2/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g3269__5795  (
	.Y(\blkinst/cluster2/n_37 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g3270__7344  (
	.Y(\blkinst/cluster2/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.B(\blkinst/cluster2/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster2/g3271__1840  (
	.Y(\blkinst/cluster2/n_35 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[0]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia2[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x4_ASAP7_75t_SL \blkinst/cluster2/g3272__5019  (
	.Y(\blkinst/cluster2/n_34 ),
	.A(\blkinst/cluster2/n_33 ),
	.B(\blkinst/cluster2/n_199 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster2/g3273  (
	.Y(\blkinst/cluster2/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster2/g3276  (
	.Y(\blkinst/cluster2/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx3_ASAP7_75t_SL \blkinst/cluster2/g3277  (
	.Y(\blkinst/cluster2/n_29 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster2/ffb_reg  (
	.QN(\blkinst/cluster2/ffb ),
	.CLK(\blkinst/cluster2/n_27 ),
	.D(\blkinst/cluster2/FE_DBTN12_ffb ),
	.SE(\blkinst/cluster2/n_21 ),
	.SI(\blkinst/cluster2/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster2/q_reg[0]  (
	.QN(blkinst__q2[0]),
	.CLK(\blkinst/cluster2/n_27 ),
	.D(\blkinst/cluster2/n_6 ),
	.SE(\blkinst/cluster2/n_22 ),
	.SI(\blkinst/cluster2/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1690__1857  (
	.Y(\blkinst/cluster2/n_26 ),
	.A1(\blkinst/cluster2/n_18 ),
	.A2(\blkinst/cluster2/n_15 ),
	.B(\blkinst/cluster2/n_20 ),
	.C(\blkinst/cluster2/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1691__9906  (
	.Y(\blkinst/cluster2/n_25 ),
	.A1(\blkinst/cluster2/n_17 ),
	.A2(\blkinst/cluster2/n_16 ),
	.B(\blkinst/cluster2/n_19 ),
	.C(\blkinst/cluster2/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g1692__8780  (
	.Y(\blkinst/cluster2/n_24 ),
	.A(\blkinst/cluster2/n_3 ),
	.B(\blkinst/cluster2/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster2/g1693__4296  (
	.Y(\blkinst/cluster2/n_23 ),
	.A(\blkinst/cluster2/n_7 ),
	.B(\blkinst/cluster2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster2/g1694__3772  (
	.Y(\blkinst/cluster2/n_22 ),
	.A(\blkinst/cluster2/n_19 ),
	.B(\blkinst/cluster2/n_13 ),
	.C(\blkinst/cluster2/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster2/g1695__1474  (
	.Y(\blkinst/cluster2/n_21 ),
	.A(\blkinst/cluster2/n_20 ),
	.B(\blkinst/cluster2/n_13 ),
	.C(\blkinst/cluster2/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1696__4547  (
	.Y(\blkinst/cluster2/n_18 ),
	.A1(\blkinst/cluster2/cfg_d[76] ),
	.A2(\blkinst/cluster2/n_2 ),
	.B(\blkinst/cluster2/n_11 ),
	.C(\blkinst/cluster2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1697__9682  (
	.Y(\blkinst/cluster2/n_20 ),
	.A(\blkinst/cluster2/cfg_d[79] ),
	.B(\blkinst/cluster2/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1698__2683  (
	.Y(\blkinst/cluster2/n_19 ),
	.A(\blkinst/cluster2/FE_PHN1418_cfg_d_74 ),
	.B(\blkinst/cluster2/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1699__1309  (
	.Y(\blkinst/cluster2/n_17 ),
	.A1(\blkinst/cluster2/cfg_d[71] ),
	.A2(\blkinst/cluster2/FE_OFN4_internal_lut6 ),
	.B(\blkinst/cluster2/n_12 ),
	.C(\blkinst/cluster2/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1700__6877  (
	.Y(\blkinst/cluster2/n_16 ),
	.A1(\blkinst/cluster2/cfg_d[71] ),
	.A2(\blkinst/cluster2/FE_DBTN20_cluster2__cout_0 ),
	.B(\blkinst/cluster2/n_9 ),
	.C(\blkinst/cluster2/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster2/g1701__2900  (
	.Y(\blkinst/cluster2/n_15 ),
	.A1(\blkinst/cluster2/cfg_d[76] ),
	.A2(\blkinst/cluster2/FE_DBTN20_cluster2__cout_0 ),
	.B(\blkinst/cluster2/n_10 ),
	.C(\blkinst/cluster2/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster2/g1702__2391  (
	.Y(\blkinst/cluster2/n_14 ),
	.A(\blkinst/cluster2/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster2/g1703__7675  (
	.Y(\blkinst/cluster2/n_13 ),
	.A(\blkinst/cluster2/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster2/g1704__7118  (
	.Y(\blkinst/cluster2/n_27 ),
	.A(clk),
	.B(\blkinst/cluster2/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1705__8757  (
	.Y(\blkinst/cluster2/n_12 ),
	.A(\blkinst/cluster2/cfg_d[71] ),
	.B(\blkinst/cluster2/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1706__1786  (
	.Y(\blkinst/cluster2/n_11 ),
	.A(\blkinst/cluster2/cfg_d[76] ),
	.B(\blkinst/cluster2/n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1707__5953  (
	.Y(\blkinst/cluster2/n_10 ),
	.A(\blkinst/cluster2/cfg_d[76] ),
	.B(\blkinst/cluster2/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster2/g1708__5703  (
	.Y(\blkinst/cluster2/n_9 ),
	.A(\blkinst/cluster2/cfg_d[71] ),
	.B(\blkinst/cluster2/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1710  (
	.Y(\blkinst/cluster2/n_7 ),
	.A(\blkinst/cluster2/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1711  (
	.Y(\blkinst/cluster2/n_6 ),
	.A(blkinst__q2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1712  (
	.Y(\blkinst/cluster2/n_5 ),
	.A(\blkinst/cluster2/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1714  (
	.Y(\blkinst/cluster2/n_3 ),
	.A(\blkinst/cluster2/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1715  (
	.Y(\blkinst/cluster2/n_2 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ib2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/g1717  (
	.Y(\blkinst/cluster2/n_0 ),
	.A(\blkinst/cluster2/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster2/fopt3284  (
	.Y(\blkinst/cluster2/n_199 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia2[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster2/tie_0_cell  (
	.L(\blkinst/cluster2/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC3086_cfg_d_61  (
	.Y(\blkinst/cluster3/FE_PHN3032_cfg_d_61 ),
	.A(\blkinst/cluster3/FE_PHN3086_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC3080_cfg_d_63  (
	.Y(\blkinst/cluster3/FE_PHN3080_cfg_d_63 ),
	.A(\blkinst/cluster3/FE_PHN790_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC3066_cfg_d_71  (
	.Y(\blkinst/cluster3/FE_PHN3066_cfg_d_71 ),
	.A(\blkinst/cluster3/FE_PHN2980_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx6f_ASAP7_75t_L \blkinst/cluster3/FE_PHC3046_cfg_d_60  (
	.Y(\blkinst/cluster3/FE_PHN2884_cfg_d_60 ),
	.A(\blkinst/cluster3/FE_PHN3046_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC3040_cfg_d_64  (
	.Y(\blkinst/cluster3/FE_PHN1989_cfg_d_64 ),
	.A(\blkinst/cluster3/FE_PHN3040_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC3032_cfg_d_61  (
	.Y(\blkinst/cluster3/FE_PHN2006_cfg_d_61 ),
	.A(\blkinst/cluster3/FE_PHN3032_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC3028_cfg_d_26  (
	.Y(\blkinst/cluster3/FE_PHN2850_cfg_d_26 ),
	.A(\blkinst/cluster3/FE_PHN3028_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2980_cfg_d_71  (
	.Y(\blkinst/cluster3/FE_PHN2980_cfg_d_71 ),
	.A(\blkinst/cluster3/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2951_cfg_d_11  (
	.Y(\blkinst/cluster3/cfg_d[11] ),
	.A(\blkinst/cluster3/FE_PHN2951_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2949_cfg_d_32  (
	.Y(\blkinst/cluster3/FE_PHN1800_cfg_d_32 ),
	.A(\blkinst/cluster3/FE_PHN2949_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2947_cfg_d_4  (
	.Y(\blkinst/cluster3/FE_PHN1839_cfg_d_4 ),
	.A(\blkinst/cluster3/FE_PHN2947_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2945_cfg_d_3  (
	.Y(\blkinst/cluster3/FE_PHN1812_cfg_d_3 ),
	.A(\blkinst/cluster3/FE_PHN2945_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2944_cfg_d_6  (
	.Y(\blkinst/cluster3/FE_PHN1803_cfg_d_6 ),
	.A(\blkinst/cluster3/FE_PHN2944_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2942_cfg_d_7  (
	.Y(\blkinst/cluster3/FE_PHN1807_cfg_d_7 ),
	.A(\blkinst/cluster3/FE_PHN2942_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2932_cfg_d_10  (
	.Y(\blkinst/cluster3/FE_PHN1813_cfg_d_10 ),
	.A(\blkinst/cluster3/FE_PHN2932_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2922_cfg_d_25  (
	.Y(\blkinst/cluster3/FE_PHN1805_cfg_d_25 ),
	.A(\blkinst/cluster3/FE_PHN2922_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2919_cfg_d_5  (
	.Y(\blkinst/cluster3/FE_PHN1811_cfg_d_5 ),
	.A(\blkinst/cluster3/FE_PHN2919_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2902_cfg_d_20  (
	.Y(\blkinst/cluster3/FE_PHN1798_cfg_d_20 ),
	.A(\blkinst/cluster3/FE_PHN2902_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2899_cfg_d_66  (
	.Y(\blkinst/cluster3/FE_PHN1947_cfg_d_66 ),
	.A(\blkinst/cluster3/FE_PHN2899_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2896_cfg_d_28  (
	.Y(\blkinst/cluster3/FE_PHN1795_cfg_d_28 ),
	.A(\blkinst/cluster3/FE_PHN2896_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2894_cfg_d_29  (
	.Y(\blkinst/cluster3/FE_PHN1774_cfg_d_29 ),
	.A(\blkinst/cluster3/FE_PHN2894_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2891_cfg_d_65  (
	.Y(\blkinst/cluster3/FE_PHN1957_cfg_d_65 ),
	.A(\blkinst/cluster3/FE_PHN2891_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2886_cfg_d_63  (
	.Y(\blkinst/cluster3/FE_PHN1958_cfg_d_63 ),
	.A(\blkinst/cluster3/FE_PHN2886_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2884_cfg_d_60  (
	.Y(\blkinst/cluster3/FE_PHN1951_cfg_d_60 ),
	.A(\blkinst/cluster3/FE_PHN2884_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2879_cfg_d_67  (
	.Y(\blkinst/cluster3/FE_PHN1945_cfg_d_67 ),
	.A(\blkinst/cluster3/FE_PHN2879_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2877_n_146  (
	.Y(\blkinst/cluster3/FE_PHN1559_n_146 ),
	.A(\blkinst/cluster3/FE_PHN2877_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2864_cfg_d_16  (
	.Y(\blkinst/cluster3/FE_PHN1816_cfg_d_16 ),
	.A(\blkinst/cluster3/FE_PHN2864_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2859_cfg_d_27  (
	.Y(\blkinst/cluster3/FE_PHN1797_cfg_d_27 ),
	.A(\blkinst/cluster3/FE_PHN2859_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2850_cfg_d_26  (
	.Y(\blkinst/cluster3/FE_PHN1831_cfg_d_26 ),
	.A(\blkinst/cluster3/FE_PHN2850_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2842_cfg_d_17  (
	.Y(\blkinst/cluster3/FE_PHN1819_cfg_d_17 ),
	.A(\blkinst/cluster3/FE_PHN2842_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2828_cfg_d_68  (
	.Y(\blkinst/cluster3/FE_PHN2828_cfg_d_68 ),
	.A(\blkinst/cluster3/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2826_cfg_d_18  (
	.Y(\blkinst/cluster3/FE_PHN1806_cfg_d_18 ),
	.A(\blkinst/cluster3/FE_PHN2826_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2821_cfg_d_30  (
	.Y(\blkinst/cluster3/cfg_d[30] ),
	.A(\blkinst/cluster3/FE_PHN2821_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2807_cfg_d_33  (
	.Y(\blkinst/cluster3/cfg_d[33] ),
	.A(\blkinst/cluster3/FE_PHN2807_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2786_cfg_d_19  (
	.Y(\blkinst/cluster3/cfg_d[19] ),
	.A(\blkinst/cluster3/FE_PHN2786_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2781_cfg_d_2  (
	.Y(\blkinst/cluster3/FE_PHN2781_cfg_d_2 ),
	.A(\blkinst/cluster3/FE_PHN525_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2779_cfg_d_13  (
	.Y(\blkinst/cluster3/cfg_d[13] ),
	.A(\blkinst/cluster3/FE_PHN2779_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2737_cfg_d_1  (
	.Y(\blkinst/cluster3/FE_PHN1360_cfg_d_1 ),
	.A(\blkinst/cluster3/FE_PHN2737_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2732_cfg_d_14  (
	.Y(\blkinst/cluster3/FE_PHN2732_cfg_d_14 ),
	.A(\blkinst/cluster3/FE_PHN457_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2717_cfg_d_74  (
	.Y(\blkinst/cluster3/FE_PHN1416_cfg_d_74 ),
	.A(\blkinst/cluster3/FE_PHN2717_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2707_cfg_d_77  (
	.Y(\blkinst/cluster3/FE_PHN2707_cfg_d_77 ),
	.A(\blkinst/cluster3/FE_PHN520_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2706_cfg_d_22  (
	.Y(\blkinst/cluster3/FE_PHN2706_cfg_d_22 ),
	.A(\blkinst/cluster3/FE_PHN949_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2675_cfg_d_12  (
	.Y(\blkinst/cluster3/FE_PHN2675_cfg_d_12 ),
	.A(\blkinst/cluster3/FE_PHN1105_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2674_cfg_d_45  (
	.Y(\blkinst/cluster3/FE_PHN2674_cfg_d_45 ),
	.A(\blkinst/cluster3/FE_PHN1132_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2661_cfg_d_34  (
	.Y(\blkinst/cluster3/FE_PHN2661_cfg_d_34 ),
	.A(\blkinst/cluster3/FE_PHN1094_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2656_cfg_d_41  (
	.Y(\blkinst/cluster3/FE_PHN2656_cfg_d_41 ),
	.A(\blkinst/cluster3/FE_PHN400_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2638_cfg_d_64  (
	.Y(\blkinst/cluster3/FE_PHN2638_cfg_d_64 ),
	.A(\blkinst/cluster3/FE_PHN967_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2619_cfg_d_9  (
	.Y(\blkinst/cluster3/FE_PHN2619_cfg_d_9 ),
	.A(\blkinst/cluster3/FE_PHN1005_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2607_cfg_d_78  (
	.Y(\blkinst/cluster3/FE_PHN2607_cfg_d_78 ),
	.A(\blkinst/cluster3/FE_PHN1148_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2578_cfg_d_24  (
	.Y(\blkinst/cluster3/FE_PHN2578_cfg_d_24 ),
	.A(\blkinst/cluster3/FE_PHN938_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster3/FE_PHC2567_cfg_d_52  (
	.Y(\blkinst/cluster3/FE_PHN2567_cfg_d_52 ),
	.A(\blkinst/cluster3/FE_PHN891_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2548_cfg_d_36  (
	.Y(\blkinst/cluster3/FE_PHN2548_cfg_d_36 ),
	.A(\blkinst/cluster3/FE_PHN1045_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2546_cfg_d_79  (
	.Y(\blkinst/cluster3/FE_PHN2546_cfg_d_79 ),
	.A(\blkinst/cluster3/FE_PHN1109_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2534_cfg_d_47  (
	.Y(\blkinst/cluster3/FE_PHN2534_cfg_d_47 ),
	.A(\blkinst/cluster3/FE_PHN480_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2517_cfg_d_58  (
	.Y(\blkinst/cluster3/FE_PHN2517_cfg_d_58 ),
	.A(\blkinst/cluster3/FE_PHN1131_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2468_cfg_d_80  (
	.Y(\blkinst/cluster3/FE_PHN2468_cfg_d_80 ),
	.A(\blkinst/cluster3/FE_PHN809_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2458_n_173  (
	.Y(\blkinst/cluster3/FE_PHN2458_n_173 ),
	.A(\blkinst/cluster3/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2448_cfg_d_43  (
	.Y(\blkinst/cluster3/FE_PHN2448_cfg_d_43 ),
	.A(\blkinst/cluster3/FE_PHN537_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2439_cfg_d_81  (
	.Y(\blkinst/cluster3/FE_PHN1236_cfg_d_81 ),
	.A(\blkinst/cluster3/FE_PHN2439_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2433_internal_lut5_1  (
	.Y(\blkinst/cluster3/FE_PHN2433_internal_lut5_1 ),
	.A(\blkinst/cluster3/FE_PHN706_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2422_cfg_d_37  (
	.Y(\blkinst/cluster3/FE_PHN2422_cfg_d_37 ),
	.A(\blkinst/cluster3/FE_PHN1044_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2415_cfg_d_44  (
	.Y(\blkinst/cluster3/FE_PHN2415_cfg_d_44 ),
	.A(\blkinst/cluster3/FE_PHN615_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2396_cfg_d_59  (
	.Y(\blkinst/cluster3/FE_PHN2396_cfg_d_59 ),
	.A(\blkinst/cluster3/FE_PHN1050_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2390_cfg_d_42  (
	.Y(\blkinst/cluster3/FE_PHN2390_cfg_d_42 ),
	.A(\blkinst/cluster3/FE_PHN714_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2389_cfg_d_38  (
	.Y(\blkinst/cluster3/FE_PHN2389_cfg_d_38 ),
	.A(\blkinst/cluster3/FE_PHN1053_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2384_cfg_d_57  (
	.Y(\blkinst/cluster3/FE_PHN2384_cfg_d_57 ),
	.A(\blkinst/cluster3/FE_PHN1267_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2378_cfg_d_50  (
	.Y(\blkinst/cluster3/FE_PHN2378_cfg_d_50 ),
	.A(\blkinst/cluster3/FE_PHN614_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2365_cfg_d_56  (
	.Y(\blkinst/cluster3/FE_PHN2365_cfg_d_56 ),
	.A(\blkinst/cluster3/FE_PHN379_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2363_cfg_d_48  (
	.Y(\blkinst/cluster3/FE_PHN2363_cfg_d_48 ),
	.A(\blkinst/cluster3/FE_PHN888_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2354_cfg_d_49  (
	.Y(\blkinst/cluster3/FE_PHN2354_cfg_d_49 ),
	.A(\blkinst/cluster3/FE_PHN612_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2353_cfg_d_73  (
	.Y(\blkinst/cluster3/cfg_d[73] ),
	.A(\blkinst/cluster3/FE_PHN2353_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2344_cfg_d_39  (
	.Y(\blkinst/cluster3/FE_PHN2344_cfg_d_39 ),
	.A(\blkinst/cluster3/FE_PHN1052_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2327_cfg_d_40  (
	.Y(\blkinst/cluster3/FE_PHN2327_cfg_d_40 ),
	.A(\blkinst/cluster3/FE_PHN887_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2326_n_164  (
	.Y(\blkinst/cluster3/FE_PHN1320_n_164 ),
	.A(\blkinst/cluster3/FE_PHN2326_n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2294_cfg_d_75  (
	.Y(\blkinst/cluster3/FE_PHN2294_cfg_d_75 ),
	.A(\blkinst/cluster3/FE_PHN1104_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster3/FE_PHC2289_cfg_d_8  (
	.Y(\blkinst/cluster3/FE_PHN2289_cfg_d_8 ),
	.A(\blkinst/cluster3/FE_PHN511_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2274_cfg_d_0  (
	.Y(\blkinst/cluster3/FE_PHN1328_cfg_d_0 ),
	.A(\blkinst/cluster3/FE_PHN2274_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2272_cfg_d_53  (
	.Y(\blkinst/cluster3/FE_PHN2272_cfg_d_53 ),
	.A(\blkinst/cluster3/FE_PHN613_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2252_cfg_d_55  (
	.Y(\blkinst/cluster3/FE_PHN2252_cfg_d_55 ),
	.A(\blkinst/cluster3/FE_PHN886_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2244_cfg_d_51  (
	.Y(\blkinst/cluster3/FE_PHN2244_cfg_d_51 ),
	.A(\blkinst/cluster3/FE_PHN1051_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster3/FE_PHC2241_cfg_d_15  (
	.Y(\blkinst/cluster3/FE_PHN2241_cfg_d_15 ),
	.A(\blkinst/cluster3/FE_PHN418_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2240_cluster3__cfg_o_0  (
	.Y(\blkinst/cluster3/FE_PHN1242_cluster3__cfg_o_0 ),
	.A(\blkinst/cluster3/FE_PHN2240_cluster3__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2235_cfg_d_46  (
	.Y(\blkinst/cluster3/FE_PHN2235_cfg_d_46 ),
	.A(\blkinst/cluster3/FE_PHN889_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2225_cfg_d_76  (
	.Y(\blkinst/cluster3/FE_PHN2225_cfg_d_76 ),
	.A(\blkinst/cluster3/FE_PHN468_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2201_cfg_d_54  (
	.Y(\blkinst/cluster3/FE_PHN2201_cfg_d_54 ),
	.A(\blkinst/cluster3/FE_PHN762_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2197_cfg_d_69  (
	.Y(\blkinst/cluster3/FE_PHN2197_cfg_d_69 ),
	.A(\blkinst/cluster3/FE_PHN421_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2149_cfg_d_31  (
	.Y(\blkinst/cluster3/FE_PHN2149_cfg_d_31 ),
	.A(\blkinst/cluster3/FE_PHN1332_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC2145_cfg_d_21  (
	.Y(\blkinst/cluster3/FE_PHN2145_cfg_d_21 ),
	.A(\blkinst/cluster3/FE_PHN934_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC2129_cfg_d_23  (
	.Y(\blkinst/cluster3/FE_PHN2129_cfg_d_23 ),
	.A(\blkinst/cluster3/FE_PHN1344_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2115_cfg_d_62  (
	.Y(\blkinst/cluster3/FE_PHN2115_cfg_d_62 ),
	.A(\blkinst/cluster3/FE_PHN1043_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2070_cfg_d_62  (
	.Y(\blkinst/cluster3/cfg_d[62] ),
	.A(\blkinst/cluster3/FE_PHN2070_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2011_cfg_d_58  (
	.Y(\blkinst/cluster3/cfg_d[58] ),
	.A(\blkinst/cluster3/FE_PHN2011_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2006_cfg_d_61  (
	.Y(\blkinst/cluster3/cfg_d[61] ),
	.A(\blkinst/cluster3/FE_PHN2006_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2003_cfg_d_56  (
	.Y(\blkinst/cluster3/cfg_d[56] ),
	.A(\blkinst/cluster3/FE_PHN2003_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2001_cfg_d_54  (
	.Y(\blkinst/cluster3/cfg_d[54] ),
	.A(\blkinst/cluster3/FE_PHN2001_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC2000_internal_lut5_1  (
	.Y(\blkinst/cluster3/internal_lut5[1] ),
	.A(\blkinst/cluster3/FE_PHN2000_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1991_cfg_d_38  (
	.Y(\blkinst/cluster3/cfg_d[38] ),
	.A(\blkinst/cluster3/FE_PHN1991_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1990_cfg_d_40  (
	.Y(\blkinst/cluster3/cfg_d[40] ),
	.A(\blkinst/cluster3/FE_PHN1990_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1989_cfg_d_64  (
	.Y(\blkinst/cluster3/cfg_d[64] ),
	.A(\blkinst/cluster3/FE_PHN1989_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1987_cfg_d_42  (
	.Y(\blkinst/cluster3/cfg_d[42] ),
	.A(\blkinst/cluster3/FE_PHN1987_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1986_cfg_d_55  (
	.Y(\blkinst/cluster3/cfg_d[55] ),
	.A(\blkinst/cluster3/FE_PHN1986_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1985_cfg_d_48  (
	.Y(\blkinst/cluster3/cfg_d[48] ),
	.A(\blkinst/cluster3/FE_PHN1985_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1981_cfg_d_39  (
	.Y(\blkinst/cluster3/cfg_d[39] ),
	.A(\blkinst/cluster3/FE_PHN1981_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1979_cfg_d_41  (
	.Y(\blkinst/cluster3/FE_PHN1979_cfg_d_41 ),
	.A(\blkinst/cluster3/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1978_cfg_d_36  (
	.Y(\blkinst/cluster3/cfg_d[36] ),
	.A(\blkinst/cluster3/FE_PHN1978_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1977_cfg_d_51  (
	.Y(\blkinst/cluster3/cfg_d[51] ),
	.A(\blkinst/cluster3/FE_PHN1977_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1976_cfg_d_47  (
	.Y(\blkinst/cluster3/cfg_d[47] ),
	.A(\blkinst/cluster3/FE_PHN1976_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1975_cfg_d_44  (
	.Y(\blkinst/cluster3/cfg_d[44] ),
	.A(\blkinst/cluster3/FE_PHN1975_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1974_cfg_d_37  (
	.Y(\blkinst/cluster3/cfg_d[37] ),
	.A(\blkinst/cluster3/FE_PHN1974_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1973_cfg_d_43  (
	.Y(\blkinst/cluster3/cfg_d[43] ),
	.A(\blkinst/cluster3/FE_PHN1973_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1972_cfg_d_45  (
	.Y(\blkinst/cluster3/cfg_d[45] ),
	.A(\blkinst/cluster3/FE_PHN1972_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1971_cfg_d_46  (
	.Y(\blkinst/cluster3/cfg_d[46] ),
	.A(\blkinst/cluster3/FE_PHN1971_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1967_cfg_d_49  (
	.Y(\blkinst/cluster3/cfg_d[49] ),
	.A(\blkinst/cluster3/FE_PHN1967_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1965_cfg_d_50  (
	.Y(\blkinst/cluster3/cfg_d[50] ),
	.A(\blkinst/cluster3/FE_PHN1965_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1964_cfg_d_53  (
	.Y(\blkinst/cluster3/cfg_d[53] ),
	.A(\blkinst/cluster3/FE_PHN1964_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1960_cfg_d_59  (
	.Y(\blkinst/cluster3/cfg_d[59] ),
	.A(\blkinst/cluster3/FE_PHN1960_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1958_cfg_d_63  (
	.Y(\blkinst/cluster3/cfg_d[63] ),
	.A(\blkinst/cluster3/FE_PHN1958_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1957_cfg_d_65  (
	.Y(\blkinst/cluster3/cfg_d[65] ),
	.A(\blkinst/cluster3/FE_PHN1957_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1951_cfg_d_60  (
	.Y(\blkinst/cluster3/cfg_d[60] ),
	.A(\blkinst/cluster3/FE_PHN1951_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1950_cfg_d_52  (
	.Y(\blkinst/cluster3/cfg_d[52] ),
	.A(\blkinst/cluster3/FE_PHN1950_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1947_cfg_d_66  (
	.Y(\blkinst/cluster3/cfg_d[66] ),
	.A(\blkinst/cluster3/FE_PHN1947_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1945_cfg_d_67  (
	.Y(\blkinst/cluster3/cfg_d[67] ),
	.A(\blkinst/cluster3/FE_PHN1945_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1850_cfg_d_21  (
	.Y(\blkinst/cluster3/cfg_d[21] ),
	.A(\blkinst/cluster3/FE_PHN1850_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1839_cfg_d_4  (
	.Y(\blkinst/cluster3/cfg_d[4] ),
	.A(\blkinst/cluster3/FE_PHN1839_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1831_cfg_d_26  (
	.Y(\blkinst/cluster3/cfg_d[26] ),
	.A(\blkinst/cluster3/FE_PHN1831_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1824_cfg_d_15  (
	.Y(\blkinst/cluster3/cfg_d[15] ),
	.A(\blkinst/cluster3/FE_PHN1824_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1822_cfg_d_8  (
	.Y(\blkinst/cluster3/cfg_d[8] ),
	.A(\blkinst/cluster3/FE_PHN1822_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1820_cfg_d_14  (
	.Y(\blkinst/cluster3/cfg_d[14] ),
	.A(\blkinst/cluster3/FE_PHN1820_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1819_cfg_d_17  (
	.Y(\blkinst/cluster3/cfg_d[17] ),
	.A(\blkinst/cluster3/FE_PHN1819_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1816_cfg_d_16  (
	.Y(\blkinst/cluster3/cfg_d[16] ),
	.A(\blkinst/cluster3/FE_PHN1816_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1814_cfg_d_11  (
	.Y(\blkinst/cluster3/FE_PHN1814_cfg_d_11 ),
	.A(\blkinst/cluster3/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1813_cfg_d_10  (
	.Y(\blkinst/cluster3/cfg_d[10] ),
	.A(\blkinst/cluster3/FE_PHN1813_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1812_cfg_d_3  (
	.Y(\blkinst/cluster3/cfg_d[3] ),
	.A(\blkinst/cluster3/FE_PHN1812_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1811_cfg_d_5  (
	.Y(\blkinst/cluster3/cfg_d[5] ),
	.A(\blkinst/cluster3/FE_PHN1811_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1808_cfg_d_12  (
	.Y(\blkinst/cluster3/cfg_d[12] ),
	.A(\blkinst/cluster3/FE_PHN1808_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1807_cfg_d_7  (
	.Y(\blkinst/cluster3/cfg_d[7] ),
	.A(\blkinst/cluster3/FE_PHN1807_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster3/FE_PHC1806_cfg_d_18  (
	.Y(\blkinst/cluster3/cfg_d[18] ),
	.A(\blkinst/cluster3/FE_PHN1806_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1805_cfg_d_25  (
	.Y(\blkinst/cluster3/cfg_d[25] ),
	.A(\blkinst/cluster3/FE_PHN1805_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1804_cfg_d_34  (
	.Y(\blkinst/cluster3/cfg_d[34] ),
	.A(\blkinst/cluster3/FE_PHN1804_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1803_cfg_d_6  (
	.Y(\blkinst/cluster3/cfg_d[6] ),
	.A(\blkinst/cluster3/FE_PHN1803_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1802_cfg_d_24  (
	.Y(\blkinst/cluster3/cfg_d[24] ),
	.A(\blkinst/cluster3/FE_PHN1802_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1801_cfg_d_9  (
	.Y(\blkinst/cluster3/cfg_d[9] ),
	.A(\blkinst/cluster3/FE_PHN1801_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1800_cfg_d_32  (
	.Y(\blkinst/cluster3/cfg_d[32] ),
	.A(\blkinst/cluster3/FE_PHN1800_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1798_cfg_d_20  (
	.Y(\blkinst/cluster3/cfg_d[20] ),
	.A(\blkinst/cluster3/FE_PHN1798_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1797_cfg_d_27  (
	.Y(\blkinst/cluster3/cfg_d[27] ),
	.A(\blkinst/cluster3/FE_PHN1797_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1795_cfg_d_28  (
	.Y(\blkinst/cluster3/cfg_d[28] ),
	.A(\blkinst/cluster3/FE_PHN1795_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1774_cfg_d_29  (
	.Y(\blkinst/cluster3/cfg_d[29] ),
	.A(\blkinst/cluster3/FE_PHN1774_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1729_cfg_d_22  (
	.Y(\blkinst/cluster3/cfg_d[22] ),
	.A(\blkinst/cluster3/FE_PHN1729_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1643_cfg_d_69  (
	.Y(\blkinst/cluster3/FE_PHN1643_cfg_d_69 ),
	.A(\blkinst/cluster3/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1579_cfg_d_68  (
	.Y(\blkinst/cluster3/FE_PHN1579_cfg_d_68 ),
	.A(\blkinst/cluster3/FE_PHN2828_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1559_n_146  (
	.Y(\blkinst/cluster3/n_146 ),
	.A(\blkinst/cluster3/FE_PHN1559_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1433_cfg_d_2  (
	.Y(\blkinst/cluster3/cfg_d[2] ),
	.A(\blkinst/cluster3/FE_PHN1433_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster3/FE_PHC1430_cfg_d_76  (
	.Y(\blkinst/cluster3/cfg_d[76] ),
	.A(\blkinst/cluster3/FE_PHN1430_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1421_cfg_d_79  (
	.Y(\blkinst/cluster3/cfg_d[79] ),
	.A(\blkinst/cluster3/FE_PHN1421_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1416_cfg_d_74  (
	.Y(\blkinst/cluster3/cfg_d[74] ),
	.A(\blkinst/cluster3/FE_PHN1416_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1406_cfg_d_77  (
	.Y(\blkinst/cluster3/cfg_d[77] ),
	.A(\blkinst/cluster3/FE_PHN1406_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1390_cfg_d_80  (
	.Y(\blkinst/cluster3/cfg_d[80] ),
	.A(\blkinst/cluster3/FE_PHN1390_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1388_cfg_d_75  (
	.Y(\blkinst/cluster3/cfg_d[75] ),
	.A(\blkinst/cluster3/FE_PHN1388_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1366_cfg_d_72  (
	.Y(\blkinst/cluster3/cfg_d[72] ),
	.A(\blkinst/cluster3/FE_PHN1366_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1360_cfg_d_1  (
	.Y(\blkinst/cluster3/cfg_d[1] ),
	.A(\blkinst/cluster3/FE_PHN1360_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1358_cfg_d_78  (
	.Y(\blkinst/cluster3/cfg_d[78] ),
	.A(\blkinst/cluster3/FE_PHN1358_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1344_cfg_d_23  (
	.Y(\blkinst/cluster3/FE_PHN1344_cfg_d_23 ),
	.A(\blkinst/cluster3/FE_PHN939_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1339_cfg_d_13  (
	.Y(\blkinst/cluster3/FE_PHN1339_cfg_d_13 ),
	.A(\blkinst/cluster3/FE_PHN810_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1332_cfg_d_31  (
	.Y(\blkinst/cluster3/FE_PHN1332_cfg_d_31 ),
	.A(\blkinst/cluster3/FE_PHN969_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1328_cfg_d_0  (
	.Y(\blkinst/cluster3/FE_PHN331_cfg_d_0 ),
	.A(\blkinst/cluster3/FE_PHN1328_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1320_n_164  (
	.Y(\blkinst/cluster3/n_164 ),
	.A(\blkinst/cluster3/FE_PHN1320_n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1301_cfg_d_19  (
	.Y(\blkinst/cluster3/FE_PHN1301_cfg_d_19 ),
	.A(\blkinst/cluster3/FE_PHN935_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1267_cfg_d_57  (
	.Y(\blkinst/cluster3/FE_PHN1267_cfg_d_57 ),
	.A(\blkinst/cluster3/FE_PHN570_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1262_cfg_d_73  (
	.Y(\blkinst/cluster3/FE_PHN1262_cfg_d_73 ),
	.A(\blkinst/cluster3/FE_PHN387_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1261_n_173  (
	.Y(\blkinst/cluster3/FE_PHN1261_n_173 ),
	.A(\blkinst/cluster3/FE_PHN2458_n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1242_cluster3__cfg_o_0  (
	.Y(\blkinst/cluster3__cfg_o[0] ),
	.A(\blkinst/cluster3/FE_PHN1242_cluster3__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1240_cfg_d_33  (
	.Y(\blkinst/cluster3/FE_PHN1240_cfg_d_33 ),
	.A(\blkinst/cluster3/FE_PHN968_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1238_cfg_d_30  (
	.Y(\blkinst/cluster3/FE_PHN1238_cfg_d_30 ),
	.A(\blkinst/cluster3/FE_PHN1001_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1236_cfg_d_81  (
	.Y(\blkinst/cluster3/cfg_d[81] ),
	.A(\blkinst/cluster3/FE_PHN1236_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1152_n_164  (
	.Y(\blkinst/cluster3/FE_PHN1152_n_164 ),
	.A(\blkinst/cluster3/n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1148_cfg_d_78  (
	.Y(\blkinst/cluster3/FE_PHN1148_cfg_d_78 ),
	.A(\blkinst/cluster3/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1142_cfg_d_10  (
	.Y(\blkinst/cluster3/FE_PHN1142_cfg_d_10 ),
	.A(\blkinst/cluster3/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1132_cfg_d_45  (
	.Y(\blkinst/cluster3/FE_PHN1132_cfg_d_45 ),
	.A(\blkinst/cluster3/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1131_cfg_d_58  (
	.Y(\blkinst/cluster3/FE_PHN1131_cfg_d_58 ),
	.A(\blkinst/cluster3/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1129_cfg_d_1  (
	.Y(\blkinst/cluster3/FE_PHN1129_cfg_d_1 ),
	.A(\blkinst/cluster3/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1109_cfg_d_79  (
	.Y(\blkinst/cluster3/FE_PHN1109_cfg_d_79 ),
	.A(\blkinst/cluster3/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1105_cfg_d_12  (
	.Y(\blkinst/cluster3/FE_PHN1105_cfg_d_12 ),
	.A(\blkinst/cluster3/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1104_cfg_d_75  (
	.Y(\blkinst/cluster3/FE_PHN1104_cfg_d_75 ),
	.A(\blkinst/cluster3/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1094_cfg_d_34  (
	.Y(\blkinst/cluster3/FE_PHN1094_cfg_d_34 ),
	.A(\blkinst/cluster3/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1053_cfg_d_38  (
	.Y(\blkinst/cluster3/FE_PHN1053_cfg_d_38 ),
	.A(\blkinst/cluster3/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1052_cfg_d_39  (
	.Y(\blkinst/cluster3/FE_PHN1052_cfg_d_39 ),
	.A(\blkinst/cluster3/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1051_cfg_d_51  (
	.Y(\blkinst/cluster3/FE_PHN1051_cfg_d_51 ),
	.A(\blkinst/cluster3/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1050_cfg_d_59  (
	.Y(\blkinst/cluster3/FE_PHN1050_cfg_d_59 ),
	.A(\blkinst/cluster3/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1045_cfg_d_36  (
	.Y(\blkinst/cluster3/FE_PHN1045_cfg_d_36 ),
	.A(\blkinst/cluster3/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1044_cfg_d_37  (
	.Y(\blkinst/cluster3/FE_PHN1044_cfg_d_37 ),
	.A(\blkinst/cluster3/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1043_cfg_d_62  (
	.Y(\blkinst/cluster3/FE_PHN1043_cfg_d_62 ),
	.A(\blkinst/cluster3/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1028_cfg_d_81  (
	.Y(\blkinst/cluster3/FE_PHN1028_cfg_d_81 ),
	.A(\blkinst/cluster3/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1027_cfg_d_72  (
	.Y(\blkinst/cluster3/FE_PHN1027_cfg_d_72 ),
	.A(\blkinst/cluster3/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1017_cfg_d_11  (
	.Y(\blkinst/cluster3/FE_PHN1017_cfg_d_11 ),
	.A(\blkinst/cluster3/FE_PHN1814_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1005_cfg_d_9  (
	.Y(\blkinst/cluster3/FE_PHN1005_cfg_d_9 ),
	.A(\blkinst/cluster3/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1004_cfg_d_26  (
	.Y(\blkinst/cluster3/FE_PHN1004_cfg_d_26 ),
	.A(\blkinst/cluster3/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1003_cfg_d_28  (
	.Y(\blkinst/cluster3/FE_PHN1003_cfg_d_28 ),
	.A(\blkinst/cluster3/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1002_cfg_d_67  (
	.Y(\blkinst/cluster3/FE_PHN1002_cfg_d_67 ),
	.A(\blkinst/cluster3/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1001_cfg_d_30  (
	.Y(\blkinst/cluster3/FE_PHN1001_cfg_d_30 ),
	.A(\blkinst/cluster3/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC1000_cfg_d_74  (
	.Y(\blkinst/cluster3/FE_PHN1000_cfg_d_74 ),
	.A(\blkinst/cluster3/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC985_cfg_d_5  (
	.Y(\blkinst/cluster3/FE_PHN985_cfg_d_5 ),
	.A(\blkinst/cluster3/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC982_cfg_d_32  (
	.Y(\blkinst/cluster3/FE_PHN982_cfg_d_32 ),
	.A(\blkinst/cluster3/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC969_cfg_d_31  (
	.Y(\blkinst/cluster3/FE_PHN969_cfg_d_31 ),
	.A(\blkinst/cluster3/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC968_cfg_d_33  (
	.Y(\blkinst/cluster3/FE_PHN968_cfg_d_33 ),
	.A(\blkinst/cluster3/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC967_cfg_d_64  (
	.Y(\blkinst/cluster3/FE_PHN967_cfg_d_64 ),
	.A(\blkinst/cluster3/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC966_cfg_d_65  (
	.Y(\blkinst/cluster3/FE_PHN966_cfg_d_65 ),
	.A(\blkinst/cluster3/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC949_cfg_d_22  (
	.Y(\blkinst/cluster3/FE_PHN949_cfg_d_22 ),
	.A(\blkinst/cluster3/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC939_cfg_d_23  (
	.Y(\blkinst/cluster3/FE_PHN939_cfg_d_23 ),
	.A(\blkinst/cluster3/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC938_cfg_d_24  (
	.Y(\blkinst/cluster3/FE_PHN938_cfg_d_24 ),
	.A(\blkinst/cluster3/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC935_cfg_d_19  (
	.Y(\blkinst/cluster3/FE_PHN935_cfg_d_19 ),
	.A(\blkinst/cluster3/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC934_cfg_d_21  (
	.Y(\blkinst/cluster3/FE_PHN934_cfg_d_21 ),
	.A(\blkinst/cluster3/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC891_cfg_d_52  (
	.Y(\blkinst/cluster3/FE_PHN891_cfg_d_52 ),
	.A(\blkinst/cluster3/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC889_cfg_d_46  (
	.Y(\blkinst/cluster3/FE_PHN889_cfg_d_46 ),
	.A(\blkinst/cluster3/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC888_cfg_d_48  (
	.Y(\blkinst/cluster3/FE_PHN888_cfg_d_48 ),
	.A(\blkinst/cluster3/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC887_cfg_d_40  (
	.Y(\blkinst/cluster3/FE_PHN887_cfg_d_40 ),
	.A(\blkinst/cluster3/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC886_cfg_d_55  (
	.Y(\blkinst/cluster3/FE_PHN886_cfg_d_55 ),
	.A(\blkinst/cluster3/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC844_cfg_d_68  (
	.Y(\blkinst/cluster3/FE_PHN844_cfg_d_68 ),
	.A(\blkinst/cluster3/FE_PHN1579_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC830_cfg_d_6  (
	.Y(\blkinst/cluster3/FE_PHN830_cfg_d_6 ),
	.A(\blkinst/cluster3/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC829_cfg_d_7  (
	.Y(\blkinst/cluster3/FE_PHN829_cfg_d_7 ),
	.A(\blkinst/cluster3/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC811_cfg_d_3  (
	.Y(\blkinst/cluster3/FE_PHN811_cfg_d_3 ),
	.A(\blkinst/cluster3/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC810_cfg_d_13  (
	.Y(\blkinst/cluster3/FE_PHN810_cfg_d_13 ),
	.A(\blkinst/cluster3/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC809_cfg_d_80  (
	.Y(\blkinst/cluster3/FE_PHN809_cfg_d_80 ),
	.A(\blkinst/cluster3/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC791_cfg_d_18  (
	.Y(\blkinst/cluster3/FE_PHN791_cfg_d_18 ),
	.A(\blkinst/cluster3/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC790_cfg_d_63  (
	.Y(\blkinst/cluster3/FE_PHN790_cfg_d_63 ),
	.A(\blkinst/cluster3/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC788_cfg_d_61  (
	.Y(\blkinst/cluster3/FE_PHN788_cfg_d_61 ),
	.A(\blkinst/cluster3/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC762_cfg_d_54  (
	.Y(\blkinst/cluster3/FE_PHN762_cfg_d_54 ),
	.A(\blkinst/cluster3/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC714_cfg_d_42  (
	.Y(\blkinst/cluster3/FE_PHN714_cfg_d_42 ),
	.A(\blkinst/cluster3/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC706_internal_lut5_1  (
	.Y(\blkinst/cluster3/FE_PHN706_internal_lut5_1 ),
	.A(\blkinst/cluster3/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC673_cfg_d_27  (
	.Y(\blkinst/cluster3/FE_PHN673_cfg_d_27 ),
	.A(\blkinst/cluster3/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC615_cfg_d_44  (
	.Y(\blkinst/cluster3/FE_PHN615_cfg_d_44 ),
	.A(\blkinst/cluster3/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC614_cfg_d_50  (
	.Y(\blkinst/cluster3/FE_PHN614_cfg_d_50 ),
	.A(\blkinst/cluster3/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC613_cfg_d_53  (
	.Y(\blkinst/cluster3/FE_PHN613_cfg_d_53 ),
	.A(\blkinst/cluster3/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC612_cfg_d_49  (
	.Y(\blkinst/cluster3/FE_PHN612_cfg_d_49 ),
	.A(\blkinst/cluster3/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC570_cfg_d_57  (
	.Y(\blkinst/cluster3/FE_PHN570_cfg_d_57 ),
	.A(\blkinst/cluster3/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC555_cfg_d_20  (
	.Y(\blkinst/cluster3/FE_PHN555_cfg_d_20 ),
	.A(\blkinst/cluster3/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC537_cfg_d_43  (
	.Y(\blkinst/cluster3/FE_PHN537_cfg_d_43 ),
	.A(\blkinst/cluster3/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC525_cfg_d_2  (
	.Y(\blkinst/cluster3/FE_PHN525_cfg_d_2 ),
	.A(\blkinst/cluster3/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC520_cfg_d_77  (
	.Y(\blkinst/cluster3/FE_PHN520_cfg_d_77 ),
	.A(\blkinst/cluster3/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC511_cfg_d_8  (
	.Y(\blkinst/cluster3/FE_PHN511_cfg_d_8 ),
	.A(\blkinst/cluster3/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC510_cfg_d_16  (
	.Y(\blkinst/cluster3/FE_PHN510_cfg_d_16 ),
	.A(\blkinst/cluster3/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC509_cfg_d_29  (
	.Y(\blkinst/cluster3/FE_PHN509_cfg_d_29 ),
	.A(\blkinst/cluster3/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC504_cfg_d_25  (
	.Y(\blkinst/cluster3/FE_PHN504_cfg_d_25 ),
	.A(\blkinst/cluster3/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC480_cfg_d_47  (
	.Y(\blkinst/cluster3/FE_PHN480_cfg_d_47 ),
	.A(\blkinst/cluster3/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC468_cfg_d_76  (
	.Y(\blkinst/cluster3/FE_PHN468_cfg_d_76 ),
	.A(\blkinst/cluster3/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC462_cfg_d_4  (
	.Y(\blkinst/cluster3/FE_PHN462_cfg_d_4 ),
	.A(\blkinst/cluster3/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC457_cfg_d_14  (
	.Y(\blkinst/cluster3/FE_PHN457_cfg_d_14 ),
	.A(\blkinst/cluster3/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC447_cfg_d_60  (
	.Y(\blkinst/cluster3/FE_PHN447_cfg_d_60 ),
	.A(\blkinst/cluster3/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC421_cfg_d_69  (
	.Y(\blkinst/cluster3/FE_PHN421_cfg_d_69 ),
	.A(\blkinst/cluster3/FE_PHN1643_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC418_cfg_d_15  (
	.Y(\blkinst/cluster3/FE_PHN418_cfg_d_15 ),
	.A(\blkinst/cluster3/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC414_cfg_d_17  (
	.Y(\blkinst/cluster3/FE_PHN414_cfg_d_17 ),
	.A(\blkinst/cluster3/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC400_cfg_d_41  (
	.Y(\blkinst/cluster3/FE_PHN400_cfg_d_41 ),
	.A(\blkinst/cluster3/FE_PHN1979_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC387_cfg_d_73  (
	.Y(\blkinst/cluster3/FE_PHN387_cfg_d_73 ),
	.A(\blkinst/cluster3/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC381_n_146  (
	.Y(\blkinst/cluster3/FE_PHN381_n_146 ),
	.A(\blkinst/cluster3/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC379_cfg_d_56  (
	.Y(\blkinst/cluster3/FE_PHN379_cfg_d_56 ),
	.A(\blkinst/cluster3/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC357_cfg_d_66  (
	.Y(\blkinst/cluster3/FE_PHN357_cfg_d_66 ),
	.A(\blkinst/cluster3/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/FE_PHC331_cfg_d_0  (
	.Y(\blkinst/cluster3/cfg_d[0] ),
	.A(\blkinst/cluster3/FE_PHN331_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster3/FE_OCPC282_cluster3__cout_0  (
	.Y(\blkinst/FE_OCPN166_cluster3__cout_0 ),
	.A(\blkinst/cluster3__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/FE_OFC11_cbinst_x0y0w__blkp_clb_x0y0_ia3_2  (
	.Y(\blkinst/cluster3/n_32 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster3/FE_OFC6_cbinst_x0y0w__blkp_clb_x0y0_ia3_3  (
	.Y(\blkinst/cluster3/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/FE_OFC5_n_154  (
	.Y(\blkinst/cluster3/FE_OFN2_n_154 ),
	.A(\blkinst/cluster3/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/FE_DBTC40_cbinst_x0y0w__blkp_clb_x0y0_ia3_0  (
	.Y(\blkinst/cluster3/FE_DBTN40_cbinst_x0y0w__blkp_clb_x0y0_ia3_0 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/FE_DBTC19_cluster3__cout_0  (
	.Y(\blkinst/cluster3/FE_DBTN19_cluster3__cout_0 ),
	.A(\blkinst/FE_OCPN166_cluster3__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/FE_DBTC11_ffb  (
	.Y(\blkinst/cluster3/FE_DBTN11_ffb ),
	.A(\blkinst/cluster3/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster3/CLKGATE_RC_CG_HIER_INST17/FE_PHC341_n_173  (
	.Y(\blkinst/cluster3/CLKGATE_RC_CG_HIER_INST17/FE_PHN341_n_173 ),
	.A(\blkinst/cluster3/FE_PHN1261_n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster3/CLKGATE_RC_CG_HIER_INST17/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster3/CLKGATE_RC_CG_HIER_INST17/FE_PHN341_n_173 ),
	.SE(\blkinst/cluster3/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[0]  (
	.Q(\blkinst/cluster3/FE_PHN2274_cfg_d_0 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/FE_PHN1428_cluster2__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[1]  (
	.Q(\blkinst/cluster3/FE_PHN2737_cfg_d_1 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[2]  (
	.Q(\blkinst/cluster3/FE_PHN1433_cfg_d_2 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1129_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[3]  (
	.Q(\blkinst/cluster3/FE_PHN2945_cfg_d_3 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2781_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[4]  (
	.Q(\blkinst/cluster3/FE_PHN2947_cfg_d_4 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN811_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[5]  (
	.Q(\blkinst/cluster3/FE_PHN2919_cfg_d_5 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN462_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[6]  (
	.Q(\blkinst/cluster3/FE_PHN2944_cfg_d_6 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN985_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[7]  (
	.Q(\blkinst/cluster3/FE_PHN2942_cfg_d_7 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN830_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[8]  (
	.Q(\blkinst/cluster3/FE_PHN1822_cfg_d_8 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN829_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[9]  (
	.Q(\blkinst/cluster3/FE_PHN1801_cfg_d_9 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2289_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[10]  (
	.Q(\blkinst/cluster3/FE_PHN2932_cfg_d_10 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2619_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[11]  (
	.Q(\blkinst/cluster3/FE_PHN2951_cfg_d_11 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1142_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[12]  (
	.Q(\blkinst/cluster3/FE_PHN1808_cfg_d_12 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1017_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[13]  (
	.Q(\blkinst/cluster3/FE_PHN2779_cfg_d_13 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2675_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[14]  (
	.Q(\blkinst/cluster3/FE_PHN1820_cfg_d_14 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1339_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[15]  (
	.Q(\blkinst/cluster3/FE_PHN1824_cfg_d_15 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2732_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[16]  (
	.Q(\blkinst/cluster3/FE_PHN2864_cfg_d_16 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2241_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[17]  (
	.Q(\blkinst/cluster3/FE_PHN2842_cfg_d_17 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN510_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[18]  (
	.Q(\blkinst/cluster3/FE_PHN2826_cfg_d_18 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN414_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[19]  (
	.Q(\blkinst/cluster3/FE_PHN2786_cfg_d_19 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN791_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[20]  (
	.Q(\blkinst/cluster3/FE_PHN2902_cfg_d_20 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1301_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[21]  (
	.Q(\blkinst/cluster3/FE_PHN1850_cfg_d_21 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN555_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[22]  (
	.Q(\blkinst/cluster3/FE_PHN1729_cfg_d_22 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2145_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[23]  (
	.Q(\blkinst/cluster3/cfg_d[23] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2706_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[24]  (
	.Q(\blkinst/cluster3/FE_PHN1802_cfg_d_24 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2129_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[25]  (
	.Q(\blkinst/cluster3/FE_PHN2922_cfg_d_25 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2578_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[26]  (
	.Q(\blkinst/cluster3/FE_PHN3028_cfg_d_26 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN504_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[27]  (
	.Q(\blkinst/cluster3/FE_PHN2859_cfg_d_27 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1004_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[28]  (
	.Q(\blkinst/cluster3/FE_PHN2896_cfg_d_28 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN673_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[29]  (
	.Q(\blkinst/cluster3/FE_PHN2894_cfg_d_29 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1003_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[30]  (
	.Q(\blkinst/cluster3/FE_PHN2821_cfg_d_30 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN509_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[31]  (
	.Q(\blkinst/cluster3/cfg_d[31] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1238_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[32]  (
	.Q(\blkinst/cluster3/FE_PHN2949_cfg_d_32 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2149_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[33]  (
	.Q(\blkinst/cluster3/FE_PHN2807_cfg_d_33 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN982_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[34]  (
	.Q(\blkinst/cluster3/FE_PHN1804_cfg_d_34 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1240_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[35]  (
	.Q(\blkinst/cluster3/FE_PHN2000_internal_lut5_1 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2661_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[36]  (
	.Q(\blkinst/cluster3/FE_PHN1978_cfg_d_36 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2433_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[37]  (
	.Q(\blkinst/cluster3/FE_PHN1974_cfg_d_37 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2548_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[38]  (
	.Q(\blkinst/cluster3/FE_PHN1991_cfg_d_38 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2422_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[39]  (
	.Q(\blkinst/cluster3/FE_PHN1981_cfg_d_39 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2389_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[40]  (
	.Q(\blkinst/cluster3/FE_PHN1990_cfg_d_40 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2344_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[41]  (
	.Q(\blkinst/cluster3/cfg_d[41] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2327_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[42]  (
	.Q(\blkinst/cluster3/FE_PHN1987_cfg_d_42 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2656_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[43]  (
	.Q(\blkinst/cluster3/FE_PHN1973_cfg_d_43 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2390_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[44]  (
	.Q(\blkinst/cluster3/FE_PHN1975_cfg_d_44 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2448_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[45]  (
	.Q(\blkinst/cluster3/FE_PHN1972_cfg_d_45 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2415_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[46]  (
	.Q(\blkinst/cluster3/FE_PHN1971_cfg_d_46 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2674_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[47]  (
	.Q(\blkinst/cluster3/FE_PHN1976_cfg_d_47 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2235_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[48]  (
	.Q(\blkinst/cluster3/FE_PHN1985_cfg_d_48 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2534_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[49]  (
	.Q(\blkinst/cluster3/FE_PHN1967_cfg_d_49 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2363_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[50]  (
	.Q(\blkinst/cluster3/FE_PHN1965_cfg_d_50 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2354_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[51]  (
	.Q(\blkinst/cluster3/FE_PHN1977_cfg_d_51 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2378_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[52]  (
	.Q(\blkinst/cluster3/FE_PHN1950_cfg_d_52 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2244_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[53]  (
	.Q(\blkinst/cluster3/FE_PHN1964_cfg_d_53 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2567_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[54]  (
	.Q(\blkinst/cluster3/FE_PHN2001_cfg_d_54 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2272_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[55]  (
	.Q(\blkinst/cluster3/FE_PHN1986_cfg_d_55 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2201_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[56]  (
	.Q(\blkinst/cluster3/FE_PHN2003_cfg_d_56 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2252_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[57]  (
	.Q(\blkinst/cluster3/cfg_d[57] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2365_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[58]  (
	.Q(\blkinst/cluster3/FE_PHN2011_cfg_d_58 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2384_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[59]  (
	.Q(\blkinst/cluster3/FE_PHN1960_cfg_d_59 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2517_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[60]  (
	.Q(\blkinst/cluster3/FE_PHN3046_cfg_d_60 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2396_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[61]  (
	.Q(\blkinst/cluster3/FE_PHN3086_cfg_d_61 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN447_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[62]  (
	.Q(\blkinst/cluster3/FE_PHN2070_cfg_d_62 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN788_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[63]  (
	.Q(\blkinst/cluster3/FE_PHN2886_cfg_d_63 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2115_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[64]  (
	.Q(\blkinst/cluster3/FE_PHN3040_cfg_d_64 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN3080_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[65]  (
	.Q(\blkinst/cluster3/FE_PHN2891_cfg_d_65 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2638_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[66]  (
	.Q(\blkinst/cluster3/FE_PHN2899_cfg_d_66 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN966_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[67]  (
	.Q(\blkinst/cluster3/FE_PHN2879_cfg_d_67 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN357_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[68]  (
	.Q(\blkinst/cluster3/cfg_d[68] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1002_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[69]  (
	.Q(\blkinst/cluster3/cfg_d[69] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN844_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[70]  (
	.Q(\blkinst/cluster3/cfg_d[70] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2197_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[71]  (
	.QN(\blkinst/cluster3/cfg_d[71] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN381_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster3/cfg_d_reg[72]  (
	.Q(\blkinst/cluster3/FE_PHN1366_cfg_d_72 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN3066_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[73]  (
	.Q(\blkinst/cluster3/FE_PHN2353_cfg_d_73 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1027_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[74]  (
	.Q(\blkinst/cluster3/FE_PHN2717_cfg_d_74 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1262_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[75]  (
	.Q(\blkinst/cluster3/FE_PHN1388_cfg_d_75 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1000_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[76]  (
	.Q(\blkinst/cluster3/FE_PHN1430_cfg_d_76 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2294_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[77]  (
	.Q(\blkinst/cluster3/FE_PHN1406_cfg_d_77 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2225_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[78]  (
	.Q(\blkinst/cluster3/FE_PHN1358_cfg_d_78 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2707_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[79]  (
	.Q(\blkinst/cluster3/FE_PHN1421_cfg_d_79 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2607_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[80]  (
	.Q(\blkinst/cluster3/FE_PHN1390_cfg_d_80 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2546_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[81]  (
	.Q(\blkinst/cluster3/FE_PHN2439_cfg_d_81 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN2468_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[82]  (
	.Q(\blkinst/cluster3/cfg_d[82] ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1028_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster3/cfg_d_reg[83]  (
	.QN(\blkinst/cluster3/FE_PHN2240_cluster3__cfg_o_0 ),
	.CLK(\blkinst/cluster3/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster3/FE_PHN1152_n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster3/g2931__7114  (
	.Y(blkinst__ob3[0]),
	.A(\blkinst/cluster3/n_169 ),
	.B(\blkinst/cluster3/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster3/g2932__5266  (
	.Y(\blkinst/cluster3/n_169 ),
	.A1(\blkinst/cluster3/cfg_d[82] ),
	.A2(\blkinst/cluster3/FE_DBTN11_ffb ),
	.B(\blkinst/cluster3/n_166 ),
	.C(\blkinst/cluster3/n_167 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster3/g2933__2250  (
	.Y(\blkinst/cluster3/n_168 ),
	.A1(\blkinst/cluster3/cfg_d[82] ),
	.A2(\blkinst/cluster3/FE_DBTN19_cluster3__cout_0 ),
	.B(\blkinst/cluster3/n_165 ),
	.C(\blkinst/cluster3__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster3/g2934  (
	.Y(\blkinst/cluster3/n_167 ),
	.A(\blkinst/cluster3__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster3/g2935__6083  (
	.Y(\blkinst/cluster3/n_166 ),
	.A(\blkinst/cluster3/cfg_d[82] ),
	.B(\blkinst/cluster3/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster3/g2937__2703  (
	.Y(blkinst__oa3[0]),
	.A(\blkinst/cluster3/n_162 ),
	.B(\blkinst/cluster3/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster3/g2938__5795  (
	.Y(\blkinst/cluster3/n_165 ),
	.A(\blkinst/cluster3/cfg_d[82] ),
	.B(\blkinst/cluster3/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g2939  (
	.Y(\blkinst/cluster3/FE_PHN2326_n_164 ),
	.A(\blkinst/cluster3/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster3/g2941__7344  (
	.Y(\blkinst/cluster3/n_163 ),
	.A(\blkinst/cluster3/cfg_d[81] ),
	.B(\blkinst/cluster3/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster3/g2942__1840  (
	.Y(\blkinst/cluster3/n_162 ),
	.A(\blkinst/cluster3/cfg_d[81] ),
	.B(\blkinst/cluster3/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster3/g2946__5019  (
	.Y(\blkinst/cluster3__cout[0] ),
	.A(\blkinst/cluster3/n_160 ),
	.B(\blkinst/cluster3/n_158 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster3/g2947__1857  (
	.Y(\blkinst/cluster3/s ),
	.A(\blkinst/cluster3/n_154 ),
	.B(\blkinst/cluster3/n_157 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster3/g2949__9906  (
	.Y(\blkinst/cluster3/n_160 ),
	.A(\blkinst/cluster3/n_159 ),
	.B(\blkinst/cluster3/n_153 ),
	.C(\blkinst/cluster3/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2950__8780  (
	.Y(\blkinst/cluster3/n_159 ),
	.A(\blkinst/cluster3/n_156 ),
	.B(\blkinst/cluster3/FE_OFN2_n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster3/g2952__4296  (
	.Y(\blkinst/cluster3/n_158 ),
	.A(\blkinst/cluster3/n_155 ),
	.B(\blkinst/cluster2__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g2953__3772  (
	.Y(\blkinst/cluster3/n_157 ),
	.A(\blkinst/cluster3/n_156 ),
	.B(\blkinst/cluster3/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g2955__1474  (
	.Y(\blkinst/cluster3/n_155 ),
	.A(\blkinst/cluster3/cfg_d[70] ),
	.B(\blkinst/cluster3/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g2956__4547  (
	.Y(\blkinst/cluster3/n_156 ),
	.A1(\blkinst/cluster3/cfg_d[69] ),
	.A2(FE_DBTN39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0),
	.B(\blkinst/cluster3/n_152 ),
	.C(\blkinst/cluster3/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster3/g2959__9682  (
	.Y(\blkinst/cluster3/n_154 ),
	.A(\blkinst/cluster3/n_143 ),
	.B(\blkinst/cluster3/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2960__2683  (
	.Y(\blkinst/cluster3/n_153 ),
	.A(\blkinst/cluster3/FE_PHN1579_cfg_d_68 ),
	.B(\blkinst/cluster3/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2962__1309  (
	.Y(\blkinst/cluster3/n_152 ),
	.A(\blkinst/cluster3/FE_PHN1643_cfg_d_69 ),
	.B(\blkinst/cluster3/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g2963__6877  (
	.Y(\blkinst/cluster3/n_151 ),
	.A(\blkinst/cluster3/n_140 ),
	.B(\blkinst/cluster3/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster3/g2966__2900  (
	.Y(\blkinst/cluster3/n_150 ),
	.A(\blkinst/cluster3/n_149 ),
	.B(\blkinst/cluster3/n_135 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g2968__2391  (
	.Y(\blkinst/cluster3/n_149 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.A2(\blkinst/cluster3/n_119 ),
	.B(\blkinst/cluster3/n_147 ),
	.C(\blkinst/cluster3/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g2971__7675  (
	.Y(\blkinst/cluster3/n_148 ),
	.A(\blkinst/cluster3/n_146 ),
	.B(\blkinst/FE_OCPN163_cluster2__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2972__7118  (
	.Y(\blkinst/cluster3/n_147 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.B(\blkinst/cluster3/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g2973  (
	.Y(\blkinst/cluster3/FE_PHN2877_n_146 ),
	.A(\blkinst/cluster3/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster3/g2975__8757  (
	.Y(\blkinst/cluster3/n_145 ),
	.A(\blkinst/cluster3/n_138 ),
	.B(\blkinst/cluster3/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster3/g2976__1786  (
	.Y(\blkinst/cluster3/n_144 ),
	.A(\blkinst/cluster3/FE_PHN2828_cfg_d_68 ),
	.B(FE_DBTN39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g2978__5953  (
	.Y(\blkinst/cluster3/n_143 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.A2(\blkinst/cluster3/n_92 ),
	.B(\blkinst/cluster3/n_100 ),
	.C(\blkinst/cluster3/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g2979__5703  (
	.Y(\blkinst/cluster3/n_142 ),
	.A(\blkinst/cluster3/n_137 ),
	.B(\blkinst/cluster3/n_139 ),
	.C(\blkinst/cluster3/n_129 ),
	.D(\blkinst/cluster3/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g2981  (
	.Y(\blkinst/cluster3/n_141 ),
	.A(\blkinst/cluster3/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2982__7114  (
	.Y(\blkinst/cluster3/n_140 ),
	.A(\blkinst/cluster3/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2984__5266  (
	.Y(\blkinst/cluster3/n_139 ),
	.A(\blkinst/cluster3/cfg_d[66] ),
	.B(\blkinst/cluster3/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g2985__2250  (
	.Y(\blkinst/cluster3/n_138 ),
	.A(\blkinst/cluster3/n_127 ),
	.B(\blkinst/cluster3/n_134 ),
	.C(\blkinst/cluster3/n_136 ),
	.D(\blkinst/cluster3/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2987__6083  (
	.Y(\blkinst/cluster3/n_137 ),
	.A(\blkinst/cluster3/cfg_d[65] ),
	.B(\blkinst/cluster3/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2989__2703  (
	.Y(\blkinst/cluster3/n_136 ),
	.A(\blkinst/cluster3/cfg_d[64] ),
	.B(\blkinst/cluster3/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g2990__5795  (
	.Y(\blkinst/cluster3/n_135 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.A2(\blkinst/cluster3/n_108 ),
	.B(\blkinst/cluster3/n_133 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2992__7344  (
	.Y(\blkinst/cluster3/n_134 ),
	.A(\blkinst/cluster3/cfg_d[63] ),
	.B(\blkinst/cluster3/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2994__1840  (
	.Y(\blkinst/cluster3/n_133 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.B(\blkinst/cluster3/n_130 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2995__5019  (
	.Y(\blkinst/cluster3/n_132 ),
	.A(\blkinst/cluster3/cfg_d[62] ),
	.B(\blkinst/cluster3/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2997__1857  (
	.Y(\blkinst/cluster3/n_131 ),
	.A(\blkinst/cluster3/cfg_d[61] ),
	.B(\blkinst/cluster3/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g2998__9906  (
	.Y(\blkinst/cluster3/n_130 ),
	.A(\blkinst/cluster3/n_125 ),
	.B(\blkinst/cluster3/n_128 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3000__8780  (
	.Y(\blkinst/cluster3/n_129 ),
	.A(\blkinst/cluster3/cfg_d[60] ),
	.B(\blkinst/cluster3/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3001__4296  (
	.Y(\blkinst/cluster3/n_128 ),
	.A(\blkinst/cluster3/n_118 ),
	.B(\blkinst/cluster3/n_124 ),
	.C(\blkinst/cluster3/n_120 ),
	.D(\blkinst/cluster3/n_126 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3003__3772  (
	.Y(\blkinst/cluster3/n_127 ),
	.A(\blkinst/cluster3/cfg_d[59] ),
	.B(\blkinst/cluster3/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3005__1474  (
	.Y(\blkinst/cluster3/n_126 ),
	.A(\blkinst/cluster3/cfg_d[58] ),
	.B(\blkinst/cluster3/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3006__4547  (
	.Y(\blkinst/cluster3/n_125 ),
	.A(\blkinst/cluster3/n_116 ),
	.B(\blkinst/cluster3/n_122 ),
	.C(\blkinst/cluster3/n_123 ),
	.D(\blkinst/cluster3/n_121 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3008__9682  (
	.Y(\blkinst/cluster3/n_124 ),
	.A(\blkinst/cluster3/cfg_d[57] ),
	.B(\blkinst/cluster3/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3010__2683  (
	.Y(\blkinst/cluster3/n_123 ),
	.A(\blkinst/cluster3/cfg_d[56] ),
	.B(\blkinst/cluster3/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3012__1309  (
	.Y(\blkinst/cluster3/n_122 ),
	.A(\blkinst/cluster3/cfg_d[55] ),
	.B(\blkinst/cluster3/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3014__6877  (
	.Y(\blkinst/cluster3/n_121 ),
	.A(\blkinst/cluster3/cfg_d[54] ),
	.B(\blkinst/cluster3/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3016__2900  (
	.Y(\blkinst/cluster3/n_120 ),
	.A(\blkinst/cluster3/cfg_d[53] ),
	.B(\blkinst/cluster3/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g3017__2391  (
	.Y(\blkinst/cluster3/n_119 ),
	.A(\blkinst/cluster3/n_117 ),
	.B(\blkinst/cluster3/n_113 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3019__7675  (
	.Y(\blkinst/cluster3/n_118 ),
	.A(\blkinst/cluster3/cfg_d[52] ),
	.B(\blkinst/cluster3/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3020__7118  (
	.Y(\blkinst/cluster3/n_117 ),
	.A(\blkinst/cluster3/n_114 ),
	.B(\blkinst/cluster3/n_112 ),
	.C(\blkinst/cluster3/n_115 ),
	.D(\blkinst/cluster3/n_110 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3022__8757  (
	.Y(\blkinst/cluster3/n_116 ),
	.A(\blkinst/cluster3/cfg_d[51] ),
	.B(\blkinst/cluster3/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3024__1786  (
	.Y(\blkinst/cluster3/n_115 ),
	.A(\blkinst/cluster3/cfg_d[50] ),
	.B(\blkinst/cluster3/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3026__5953  (
	.Y(\blkinst/cluster3/n_114 ),
	.A(\blkinst/cluster3/cfg_d[49] ),
	.B(\blkinst/cluster3/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3027__5703  (
	.Y(\blkinst/cluster3/n_113 ),
	.A(\blkinst/cluster3/n_107 ),
	.B(\blkinst/cluster3/n_109 ),
	.C(\blkinst/cluster3/n_105 ),
	.D(\blkinst/cluster3/n_111 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3029__7114  (
	.Y(\blkinst/cluster3/n_112 ),
	.A(\blkinst/cluster3/cfg_d[48] ),
	.B(\blkinst/cluster3/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3031__5266  (
	.Y(\blkinst/cluster3/n_111 ),
	.A(\blkinst/cluster3/cfg_d[47] ),
	.B(\blkinst/cluster3/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \blkinst/cluster3/g3033__2250  (
	.Y(\blkinst/cluster3/n_110 ),
	.A(\blkinst/cluster3/cfg_d[46] ),
	.B(\blkinst/cluster3/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3035__6083  (
	.Y(\blkinst/cluster3/n_109 ),
	.A(\blkinst/cluster3/cfg_d[45] ),
	.B(\blkinst/cluster3/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g3036__2703  (
	.Y(\blkinst/cluster3/n_108 ),
	.A(\blkinst/cluster3/n_106 ),
	.B(\blkinst/cluster3/n_103 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3038__5795  (
	.Y(\blkinst/cluster3/n_107 ),
	.A(\blkinst/cluster3/cfg_d[44] ),
	.B(\blkinst/cluster3/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3039__7344  (
	.Y(\blkinst/cluster3/n_106 ),
	.A(\blkinst/cluster3/n_97 ),
	.B(\blkinst/cluster3/n_104 ),
	.C(\blkinst/cluster3/n_95 ),
	.D(\blkinst/cluster3/n_102 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3041__1840  (
	.Y(\blkinst/cluster3/n_105 ),
	.A(\blkinst/cluster3/cfg_d[43] ),
	.B(\blkinst/cluster3/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3043__5019  (
	.Y(\blkinst/cluster3/n_104 ),
	.A(\blkinst/cluster3/cfg_d[42] ),
	.B(\blkinst/cluster3/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3044__1857  (
	.Y(\blkinst/cluster3/n_103 ),
	.A(\blkinst/cluster3/n_93 ),
	.B(\blkinst/cluster3/n_101 ),
	.C(\blkinst/cluster3/n_99 ),
	.D(\blkinst/cluster3/n_98 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3046__9906  (
	.Y(\blkinst/cluster3/n_102 ),
	.A(\blkinst/cluster3/FE_PHN1979_cfg_d_41 ),
	.B(\blkinst/cluster3/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3048__8780  (
	.Y(\blkinst/cluster3/n_101 ),
	.A(\blkinst/cluster3/cfg_d[40] ),
	.B(\blkinst/cluster3/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g3049__4296  (
	.Y(\blkinst/cluster3/n_100 ),
	.A1(\blkinst/cluster3/n_84 ),
	.A2(\blkinst/cluster3/n_96 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.C(\blkinst/cluster3/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3051__3772  (
	.Y(\blkinst/cluster3/n_99 ),
	.A(\blkinst/cluster3/cfg_d[39] ),
	.B(\blkinst/cluster3/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3053__1474  (
	.Y(\blkinst/cluster3/n_98 ),
	.A(\blkinst/cluster3/cfg_d[38] ),
	.B(\blkinst/cluster3/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3055__4547  (
	.Y(\blkinst/cluster3/n_97 ),
	.A(\blkinst/cluster3/cfg_d[37] ),
	.B(\blkinst/cluster3/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3056__9682  (
	.Y(\blkinst/cluster3/n_96 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_94 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3058__2683  (
	.Y(\blkinst/cluster3/n_95 ),
	.A(\blkinst/cluster3/cfg_d[36] ),
	.B(\blkinst/cluster3/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3059__1309  (
	.Y(\blkinst/cluster3/n_94 ),
	.A(\blkinst/cluster3/n_87 ),
	.B(\blkinst/cluster3/n_90 ),
	.C(\blkinst/cluster3/n_89 ),
	.D(\blkinst/cluster3/n_91 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3061__6877  (
	.Y(\blkinst/cluster3/n_93 ),
	.A(\blkinst/cluster3/internal_lut5[1] ),
	.B(\blkinst/cluster3/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g3062__2900  (
	.Y(\blkinst/cluster3/n_92 ),
	.A1(\blkinst/cluster3/n_78 ),
	.A2(\blkinst/cluster3/n_88 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.C(\blkinst/cluster3/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3064__2391  (
	.Y(\blkinst/cluster3/n_91 ),
	.A(\blkinst/cluster3/cfg_d[34] ),
	.B(\blkinst/cluster3/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3066__7675  (
	.Y(\blkinst/cluster3/n_90 ),
	.A(\blkinst/cluster3/cfg_d[33] ),
	.B(\blkinst/cluster3/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3068__7118  (
	.Y(\blkinst/cluster3/n_89 ),
	.A(\blkinst/cluster3/cfg_d[32] ),
	.B(\blkinst/cluster3/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3069__8757  (
	.Y(\blkinst/cluster3/n_88 ),
	.A(\blkinst/cluster3/n_85 ),
	.B(\blkinst/cluster3/n_81 ),
	.C(\blkinst/cluster3/n_86 ),
	.D(\blkinst/cluster3/n_83 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3071__1786  (
	.Y(\blkinst/cluster3/n_87 ),
	.A(\blkinst/cluster3/cfg_d[31] ),
	.B(\blkinst/cluster3/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3073__5953  (
	.Y(\blkinst/cluster3/n_86 ),
	.A(\blkinst/cluster3/cfg_d[30] ),
	.B(\blkinst/cluster3/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3075__5703  (
	.Y(\blkinst/cluster3/n_85 ),
	.A(\blkinst/cluster3/cfg_d[29] ),
	.B(\blkinst/cluster3/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g3076__7114  (
	.Y(\blkinst/cluster3/n_84 ),
	.A(\blkinst/cluster3/n_35 ),
	.B(\blkinst/cluster3/n_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3078__5266  (
	.Y(\blkinst/cluster3/n_83 ),
	.A(\blkinst/cluster3/cfg_d[28] ),
	.B(\blkinst/cluster3/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3079__2250  (
	.Y(\blkinst/cluster3/n_82 ),
	.A(\blkinst/cluster3/n_77 ),
	.B(\blkinst/cluster3/n_75 ),
	.C(\blkinst/cluster3/n_79 ),
	.D(\blkinst/cluster3/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3081__6083  (
	.Y(\blkinst/cluster3/n_81 ),
	.A(\blkinst/cluster3/cfg_d[27] ),
	.B(\blkinst/cluster3/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3083__2703  (
	.Y(\blkinst/cluster3/n_80 ),
	.A(\blkinst/cluster3/cfg_d[26] ),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3085__5795  (
	.Y(\blkinst/cluster3/n_79 ),
	.A(\blkinst/cluster3/cfg_d[25] ),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3086__7344  (
	.Y(\blkinst/cluster3/n_78 ),
	.A(\blkinst/cluster3/n_33 ),
	.B(\blkinst/cluster3/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3088__1840  (
	.Y(\blkinst/cluster3/n_77 ),
	.A(\blkinst/cluster3/cfg_d[24] ),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3089__5019  (
	.Y(\blkinst/cluster3/n_76 ),
	.A(\blkinst/cluster3/n_72 ),
	.B(\blkinst/cluster3/n_70 ),
	.C(\blkinst/cluster3/n_68 ),
	.D(\blkinst/cluster3/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3091__1857  (
	.Y(\blkinst/cluster3/n_75 ),
	.A(\blkinst/cluster3/cfg_d[23] ),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g3092__9906  (
	.Y(\blkinst/cluster3/n_74 ),
	.A1(\blkinst/cluster3/n_35 ),
	.A2(\blkinst/cluster3/n_58 ),
	.B(\blkinst/cluster3/n_71 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3094__8780  (
	.Y(\blkinst/cluster3/n_73 ),
	.A(\blkinst/cluster3/cfg_d[22] ),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3096__4296  (
	.Y(\blkinst/cluster3/n_72 ),
	.A(\blkinst/cluster3/cfg_d[21] ),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3097__3772  (
	.Y(\blkinst/cluster3/n_71 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3099__1474  (
	.Y(\blkinst/cluster3/n_70 ),
	.A(\blkinst/cluster3/cfg_d[20] ),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster3/g3100__4547  (
	.Y(\blkinst/cluster3/n_69 ),
	.A(\blkinst/cluster3/n_62 ),
	.B(\blkinst/cluster3/n_65 ),
	.C(\blkinst/cluster3/n_64 ),
	.D(\blkinst/cluster3/n_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3102__9682  (
	.Y(\blkinst/cluster3/n_68 ),
	.A(\blkinst/cluster3/cfg_d[19] ),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3104__2683  (
	.Y(\blkinst/cluster3/n_67 ),
	.A(\blkinst/cluster3/cfg_d[18] ),
	.B(\blkinst/cluster3/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g3105__1309  (
	.Y(\blkinst/cluster3/n_66 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.A2(\blkinst/cluster3/n_53 ),
	.B(\blkinst/cluster3/n_63 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3107__6877  (
	.Y(\blkinst/cluster3/n_65 ),
	.A(\blkinst/cluster3/cfg_d[17] ),
	.B(\blkinst/cluster3/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3109__2900  (
	.Y(\blkinst/cluster3/n_64 ),
	.A(\blkinst/cluster3/cfg_d[16] ),
	.B(\blkinst/cluster3/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3110__2391  (
	.Y(\blkinst/cluster3/n_63 ),
	.A(\blkinst/cluster3/n_59 ),
	.B(\blkinst/cluster3/n_57 ),
	.C(\blkinst/cluster3/n_60 ),
	.D(\blkinst/cluster3/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3112__7675  (
	.Y(\blkinst/cluster3/n_62 ),
	.A(\blkinst/cluster3/cfg_d[15] ),
	.B(\blkinst/cluster3/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3114__7118  (
	.Y(\blkinst/cluster3/n_61 ),
	.A(\blkinst/cluster3/cfg_d[14] ),
	.B(\blkinst/cluster3/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3116__8757  (
	.Y(\blkinst/cluster3/n_60 ),
	.A(\blkinst/cluster3/cfg_d[13] ),
	.B(\blkinst/cluster3/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3118__1786  (
	.Y(\blkinst/cluster3/n_59 ),
	.A(\blkinst/cluster3/cfg_d[12] ),
	.B(\blkinst/cluster3/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3119__5953  (
	.Y(\blkinst/cluster3/n_58 ),
	.A(\blkinst/cluster3/n_54 ),
	.B(\blkinst/cluster3/n_52 ),
	.C(\blkinst/cluster3/n_55 ),
	.D(\blkinst/cluster3/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3121__5703  (
	.Y(\blkinst/cluster3/n_57 ),
	.A(\blkinst/cluster3/FE_PHN1814_cfg_d_11 ),
	.B(\blkinst/cluster3/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3123__7114  (
	.Y(\blkinst/cluster3/n_56 ),
	.A(\blkinst/cluster3/cfg_d[10] ),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3125__5266  (
	.Y(\blkinst/cluster3/n_55 ),
	.A(\blkinst/cluster3/cfg_d[9] ),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3127__2250  (
	.Y(\blkinst/cluster3/n_54 ),
	.A(\blkinst/cluster3/cfg_d[8] ),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster3/g3128__6083  (
	.Y(\blkinst/cluster3/n_53 ),
	.A(\blkinst/cluster3/n_49 ),
	.B(\blkinst/cluster3/n_48 ),
	.C(\blkinst/cluster3/n_50 ),
	.D(\blkinst/cluster3/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3130__2703  (
	.Y(\blkinst/cluster3/n_52 ),
	.A(\blkinst/cluster3/cfg_d[7] ),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3132__5795  (
	.Y(\blkinst/cluster3/n_51 ),
	.A(\blkinst/cluster3/cfg_d[6] ),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3134__7344  (
	.Y(\blkinst/cluster3/n_50 ),
	.A(\blkinst/cluster3/cfg_d[5] ),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3136__1840  (
	.Y(\blkinst/cluster3/n_49 ),
	.A(\blkinst/cluster3/cfg_d[4] ),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3138__5019  (
	.Y(\blkinst/cluster3/n_48 ),
	.A(\blkinst/cluster3/cfg_d[3] ),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3142__1857  (
	.Y(\blkinst/cluster3/n_47 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3143__9906  (
	.Y(\blkinst/cluster3/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3144__8780  (
	.Y(\blkinst/cluster3/n_45 ),
	.A(\blkinst/cluster3/n_32 ),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3145__4296  (
	.Y(\blkinst/cluster3/n_44 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3146__3772  (
	.Y(\blkinst/cluster3/n_43 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3147__1474  (
	.Y(\blkinst/cluster3/n_42 ),
	.A(\blkinst/cluster3/n_32 ),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3148__4547  (
	.Y(\blkinst/cluster3/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3149__9682  (
	.Y(\blkinst/cluster3/n_40 ),
	.A(\blkinst/cluster3/n_32 ),
	.B(\blkinst/cluster3/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3150__2683  (
	.Y(\blkinst/cluster3/n_39 ),
	.A(\blkinst/cluster3/n_32 ),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3151__1309  (
	.Y(\blkinst/cluster3/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3152__6877  (
	.Y(\blkinst/cluster3/n_37 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.B(\blkinst/cluster3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3153__2900  (
	.Y(\blkinst/cluster3/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.B(\blkinst/cluster3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3157__2391  (
	.Y(\blkinst/cluster3/n_30 ),
	.A(\blkinst/cluster3/FE_DBTN40_cbinst_x0y0w__blkp_clb_x0y0_ia3_0 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster3/g3158__7675  (
	.Y(\blkinst/cluster3/n_29 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[1]),
	.B(\blkinst/cluster3/FE_DBTN40_cbinst_x0y0w__blkp_clb_x0y0_ia3_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster3/g3161__7118  (
	.Y(\blkinst/cluster3/n_173 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g3162__8757  (
	.Y(\blkinst/cluster3/n_35 ),
	.A(\blkinst/cluster3/n_33 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster3/g3163__1786  (
	.Y(\blkinst/cluster3/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[0]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster3/g3164__5953  (
	.Y(\blkinst/cluster3/n_27 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia3[0]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia3[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster3/ffb_reg  (
	.QN(\blkinst/cluster3/ffb ),
	.CLK(\blkinst/cluster3/n_26 ),
	.D(\blkinst/cluster3/FE_DBTN11_ffb ),
	.SE(\blkinst/cluster3/n_20 ),
	.SI(\blkinst/cluster3/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster3/q_reg[0]  (
	.QN(blkinst__q3[0]),
	.CLK(\blkinst/cluster3/n_26 ),
	.D(\blkinst/cluster3/n_6 ),
	.SE(\blkinst/cluster3/n_21 ),
	.SI(\blkinst/cluster3/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1690__5703  (
	.Y(\blkinst/cluster3/n_25 ),
	.A1(\blkinst/cluster3/n_17 ),
	.A2(\blkinst/cluster3/n_14 ),
	.B(\blkinst/cluster3/n_19 ),
	.C(\blkinst/cluster3/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1691__7114  (
	.Y(\blkinst/cluster3/n_24 ),
	.A1(\blkinst/cluster3/n_16 ),
	.A2(\blkinst/cluster3/n_15 ),
	.B(\blkinst/cluster3/n_18 ),
	.C(\blkinst/cluster3/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g1692__5266  (
	.Y(\blkinst/cluster3/n_23 ),
	.A(\blkinst/cluster3/n_3 ),
	.B(\blkinst/cluster3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster3/g1693__2250  (
	.Y(\blkinst/cluster3/n_22 ),
	.A(\blkinst/cluster3/n_7 ),
	.B(\blkinst/cluster3/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster3/g1694__6083  (
	.Y(\blkinst/cluster3/n_21 ),
	.A(\blkinst/cluster3/n_18 ),
	.B(\blkinst/cluster3/n_12 ),
	.C(\blkinst/cluster3/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster3/g1695__2703  (
	.Y(\blkinst/cluster3/n_20 ),
	.A(\blkinst/cluster3/n_19 ),
	.B(\blkinst/cluster3/n_12 ),
	.C(\blkinst/cluster3/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1696__5795  (
	.Y(\blkinst/cluster3/n_17 ),
	.A1(\blkinst/cluster3/cfg_d[76] ),
	.A2(FE_DBTN39_cbinst_x0y0w__blkp_clb_x0y0_ib3_0),
	.B(\blkinst/cluster3/n_10 ),
	.C(\blkinst/cluster3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1697__7344  (
	.Y(\blkinst/cluster3/n_19 ),
	.A(\blkinst/cluster3/cfg_d[79] ),
	.B(\blkinst/cluster3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1698__1840  (
	.Y(\blkinst/cluster3/n_18 ),
	.A(\blkinst/cluster3/cfg_d[74] ),
	.B(\blkinst/cluster3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1699__5019  (
	.Y(\blkinst/cluster3/n_16 ),
	.A1(\blkinst/cluster3/cfg_d[71] ),
	.A2(\blkinst/cluster3/n_154 ),
	.B(\blkinst/cluster3/n_11 ),
	.C(\blkinst/cluster3/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1700__1857  (
	.Y(\blkinst/cluster3/n_15 ),
	.A1(\blkinst/cluster3/cfg_d[71] ),
	.A2(\blkinst/cluster3/FE_DBTN19_cluster3__cout_0 ),
	.B(\blkinst/cluster3/n_8 ),
	.C(\blkinst/cluster3/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster3/g1701__9906  (
	.Y(\blkinst/cluster3/n_14 ),
	.A1(\blkinst/cluster3/cfg_d[76] ),
	.A2(\blkinst/cluster3/FE_DBTN19_cluster3__cout_0 ),
	.B(\blkinst/cluster3/n_9 ),
	.C(\blkinst/cluster3/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster3/g1702__8780  (
	.Y(\blkinst/cluster3/n_13 ),
	.A(\blkinst/cluster3/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster3/g1703__4296  (
	.Y(\blkinst/cluster3/n_12 ),
	.A(\blkinst/cluster3/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster3/g1704__3772  (
	.Y(\blkinst/cluster3/n_26 ),
	.A(clk),
	.B(\blkinst/cluster3/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1705__1474  (
	.Y(\blkinst/cluster3/n_11 ),
	.A(\blkinst/cluster3/cfg_d[71] ),
	.B(\blkinst/cluster3/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1706__4547  (
	.Y(\blkinst/cluster3/n_10 ),
	.A(\blkinst/cluster3/cfg_d[76] ),
	.B(\blkinst/cluster3/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1707__9682  (
	.Y(\blkinst/cluster3/n_9 ),
	.A(\blkinst/cluster3/cfg_d[76] ),
	.B(\blkinst/cluster3/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster3/g1708__2683  (
	.Y(\blkinst/cluster3/n_8 ),
	.A(\blkinst/cluster3/cfg_d[71] ),
	.B(\blkinst/cluster3/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g1709  (
	.Y(\blkinst/cluster3/n_7 ),
	.A(\blkinst/cluster3/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g1710  (
	.Y(\blkinst/cluster3/n_6 ),
	.A(blkinst__q3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g1711  (
	.Y(\blkinst/cluster3/n_5 ),
	.A(\blkinst/cluster3/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g1713  (
	.Y(\blkinst/cluster3/n_3 ),
	.A(\blkinst/cluster3/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/g1716  (
	.Y(\blkinst/cluster3/n_0 ),
	.A(\blkinst/cluster3/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster3/fopt3176  (
	.Y(\blkinst/cluster3/n_200 ),
	.A(\blkinst/cluster3/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster3/tie_0_cell  (
	.L(\blkinst/cluster3/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC3064_cfg_d_71  (
	.Y(\blkinst/cluster4/FE_PHN3064_cfg_d_71 ),
	.A(\blkinst/cluster4/FE_PHN3004_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC3016_cfg_d_76  (
	.Y(\blkinst/cluster4/FE_PHN3016_cfg_d_76 ),
	.A(\blkinst/cluster4/FE_PHN2394_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC3012_cfg_d_11  (
	.Y(\blkinst/cluster4/FE_PHN3012_cfg_d_11 ),
	.A(\blkinst/cluster4/FE_PHN2618_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC3004_cfg_d_71  (
	.Y(\blkinst/cluster4/FE_PHN3004_cfg_d_71 ),
	.A(\blkinst/cluster4/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2994_cfg_d_24  (
	.Y(\blkinst/cluster4/FE_PHN2994_cfg_d_24 ),
	.A(\blkinst/cluster4/FE_PHN388_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2918_internal_lut5_1  (
	.Y(\blkinst/cluster4/FE_PHN1927_internal_lut5_1 ),
	.A(\blkinst/cluster4/FE_PHN2918_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2907_cfg_d_66  (
	.Y(\blkinst/cluster4/FE_PHN1918_cfg_d_66 ),
	.A(\blkinst/cluster4/FE_PHN2907_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2897_cfg_d_37  (
	.Y(\blkinst/cluster4/FE_PHN1934_cfg_d_37 ),
	.A(\blkinst/cluster4/FE_PHN2897_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2874_cfg_d_64  (
	.Y(\blkinst/cluster4/FE_PHN1929_cfg_d_64 ),
	.A(\blkinst/cluster4/FE_PHN2874_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2872_cfg_d_67  (
	.Y(\blkinst/cluster4/FE_PHN1920_cfg_d_67 ),
	.A(\blkinst/cluster4/FE_PHN2872_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2869_cfg_d_62  (
	.Y(\blkinst/cluster4/FE_PHN1932_cfg_d_62 ),
	.A(\blkinst/cluster4/FE_PHN2869_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2868_cfg_d_56  (
	.Y(\blkinst/cluster4/FE_PHN1948_cfg_d_56 ),
	.A(\blkinst/cluster4/FE_PHN2868_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2844_cfg_d_24  (
	.Y(\blkinst/cluster4/FE_PHN1773_cfg_d_24 ),
	.A(\blkinst/cluster4/FE_PHN2844_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2832_cfg_d_4  (
	.Y(\blkinst/cluster4/FE_PHN1760_cfg_d_4 ),
	.A(\blkinst/cluster4/FE_PHN2832_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2829_cfg_d_7  (
	.Y(\blkinst/cluster4/FE_PHN1739_cfg_d_7 ),
	.A(\blkinst/cluster4/FE_PHN2829_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2818_cfg_d_47  (
	.Y(\blkinst/cluster4/FE_PHN2818_cfg_d_47 ),
	.A(\blkinst/cluster4/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2816_cfg_d_17  (
	.Y(\blkinst/cluster4/FE_PHN1714_cfg_d_17 ),
	.A(\blkinst/cluster4/FE_PHN2816_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2814_cfg_d_61  (
	.Y(\blkinst/cluster4/cfg_d[61] ),
	.A(\blkinst/cluster4/FE_PHN2814_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2812_cfg_d_5  (
	.Y(\blkinst/cluster4/FE_PHN1724_cfg_d_5 ),
	.A(\blkinst/cluster4/FE_PHN2812_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2803_cfg_d_28  (
	.Y(\blkinst/cluster4/FE_PHN2803_cfg_d_28 ),
	.A(\blkinst/cluster4/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2801_cfg_d_6  (
	.Y(\blkinst/cluster4/FE_PHN1731_cfg_d_6 ),
	.A(\blkinst/cluster4/FE_PHN2801_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2782_cfg_d_25  (
	.Y(\blkinst/cluster4/FE_PHN1790_cfg_d_25 ),
	.A(\blkinst/cluster4/FE_PHN2782_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2773_cfg_d_1  (
	.Y(\blkinst/cluster4/FE_PHN2773_cfg_d_1 ),
	.A(\blkinst/cluster4/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2768_cfg_d_69  (
	.Y(\blkinst/cluster4/FE_PHN2768_cfg_d_69 ),
	.A(\blkinst/cluster4/FE_PHN524_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2759_cfg_d_77  (
	.Y(\blkinst/cluster4/FE_PHN1359_cfg_d_77 ),
	.A(\blkinst/cluster4/FE_PHN2759_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2738_cfg_d_2  (
	.Y(\blkinst/cluster4/FE_PHN2738_cfg_d_2 ),
	.A(\blkinst/cluster4/FE_PHN392_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2708_cfg_d_63  (
	.Y(\blkinst/cluster4/FE_PHN2708_cfg_d_63 ),
	.A(\blkinst/cluster4/FE_PHN997_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2703_cfg_d_65  (
	.Y(\blkinst/cluster4/FE_PHN2703_cfg_d_65 ),
	.A(\blkinst/cluster4/FE_PHN928_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2694_cfg_d_68  (
	.Y(\blkinst/cluster4/FE_PHN2694_cfg_d_68 ),
	.A(\blkinst/cluster4/FE_PHN1031_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2681_cfg_d_48  (
	.Y(\blkinst/cluster4/FE_PHN2681_cfg_d_48 ),
	.A(\blkinst/cluster4/FE_PHN548_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2679_cfg_d_43  (
	.Y(\blkinst/cluster4/FE_PHN2679_cfg_d_43 ),
	.A(\blkinst/cluster4/FE_PHN916_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2659_cfg_d_57  (
	.Y(\blkinst/cluster4/FE_PHN2659_cfg_d_57 ),
	.A(\blkinst/cluster4/FE_PHN933_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2648_cfg_d_22  (
	.Y(\blkinst/cluster4/FE_PHN2648_cfg_d_22 ),
	.A(\blkinst/cluster4/FE_PHN1103_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2647_cfg_d_3  (
	.Y(\blkinst/cluster4/FE_PHN2647_cfg_d_3 ),
	.A(\blkinst/cluster4/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2635_cfg_d_54  (
	.Y(\blkinst/cluster4/FE_PHN2635_cfg_d_54 ),
	.A(\blkinst/cluster4/FE_PHN693_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2629_cfg_d_59  (
	.Y(\blkinst/cluster4/FE_PHN2629_cfg_d_59 ),
	.A(\blkinst/cluster4/FE_PHN932_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2618_cfg_d_11  (
	.Y(\blkinst/cluster4/FE_PHN2618_cfg_d_11 ),
	.A(\blkinst/cluster4/FE_PHN1312_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2613_cfg_d_79  (
	.Y(\blkinst/cluster4/FE_PHN2613_cfg_d_79 ),
	.A(\blkinst/cluster4/FE_PHN455_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2602_cfg_d_20  (
	.Y(\blkinst/cluster4/FE_PHN2602_cfg_d_20 ),
	.A(\blkinst/cluster4/FE_PHN1145_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2582_cfg_d_36  (
	.Y(\blkinst/cluster4/FE_PHN2582_cfg_d_36 ),
	.A(\blkinst/cluster4/FE_PHN741_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2570_cfg_d_0  (
	.Y(\blkinst/cluster4/FE_PHN2570_cfg_d_0 ),
	.A(\blkinst/cluster4/FE_PHN853_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2564_n_170  (
	.Y(\blkinst/cluster4/FE_PHN1313_n_170 ),
	.A(\blkinst/cluster4/FE_PHN2564_n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2555_cfg_d_40  (
	.Y(\blkinst/cluster4/FE_PHN2555_cfg_d_40 ),
	.A(\blkinst/cluster4/FE_PHN860_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2551_cfg_d_33  (
	.Y(\blkinst/cluster4/FE_PHN2551_cfg_d_33 ),
	.A(\blkinst/cluster4/FE_PHN871_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2545_cfg_d_73  (
	.Y(\blkinst/cluster4/FE_PHN2545_cfg_d_73 ),
	.A(\blkinst/cluster4/FE_PHN371_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2526_cfg_d_51  (
	.Y(\blkinst/cluster4/FE_PHN2526_cfg_d_51 ),
	.A(\blkinst/cluster4/FE_PHN694_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2524_cfg_d_42  (
	.Y(\blkinst/cluster4/FE_PHN2524_cfg_d_42 ),
	.A(\blkinst/cluster4/FE_PHN859_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2518_cfg_d_80  (
	.Y(\blkinst/cluster4/FE_PHN2518_cfg_d_80 ),
	.A(\blkinst/cluster4/FE_PHN1010_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2509_cfg_d_14  (
	.Y(\blkinst/cluster4/FE_PHN2509_cfg_d_14 ),
	.A(\blkinst/cluster4/FE_PHN605_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2508_cfg_d_49  (
	.Y(\blkinst/cluster4/FE_PHN2508_cfg_d_49 ),
	.A(\blkinst/cluster4/FE_PHN600_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2499_cfg_d_13  (
	.Y(\blkinst/cluster4/FE_PHN2499_cfg_d_13 ),
	.A(\blkinst/cluster4/FE_PHN874_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2498_cfg_d_32  (
	.Y(\blkinst/cluster4/FE_PHN2498_cfg_d_32 ),
	.A(\blkinst/cluster4/FE_PHN872_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2483_cfg_d_8  (
	.Y(\blkinst/cluster4/FE_PHN2483_cfg_d_8 ),
	.A(\blkinst/cluster4/FE_PHN584_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2481_cfg_d_10  (
	.Y(\blkinst/cluster4/FE_PHN2481_cfg_d_10 ),
	.A(\blkinst/cluster4/FE_PHN743_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2472_cfg_d_45  (
	.Y(\blkinst/cluster4/FE_PHN2472_cfg_d_45 ),
	.A(\blkinst/cluster4/FE_PHN695_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2467_cfg_d_53  (
	.Y(\blkinst/cluster4/FE_PHN2467_cfg_d_53 ),
	.A(\blkinst/cluster4/FE_PHN929_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2466_cfg_d_12  (
	.Y(\blkinst/cluster4/FE_PHN2466_cfg_d_12 ),
	.A(\blkinst/cluster4/FE_PHN549_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2465_cfg_d_9  (
	.Y(\blkinst/cluster4/FE_PHN2465_cfg_d_9 ),
	.A(\blkinst/cluster4/FE_PHN744_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2451_cfg_d_55  (
	.Y(\blkinst/cluster4/FE_PHN2451_cfg_d_55 ),
	.A(\blkinst/cluster4/FE_PHN745_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2450_cfg_d_39  (
	.Y(\blkinst/cluster4/FE_PHN2450_cfg_d_39 ),
	.A(\blkinst/cluster4/FE_PHN917_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2447_cfg_d_30  (
	.Y(\blkinst/cluster4/FE_PHN2447_cfg_d_30 ),
	.A(\blkinst/cluster4/FE_PHN873_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2440_cfg_d_74  (
	.Y(\blkinst/cluster4/FE_PHN2440_cfg_d_74 ),
	.A(\blkinst/cluster4/FE_PHN993_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2437_cfg_d_78  (
	.Y(\blkinst/cluster4/FE_PHN2437_cfg_d_78 ),
	.A(\blkinst/cluster4/FE_PHN516_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2413_cfg_d_46  (
	.Y(\blkinst/cluster4/FE_PHN2413_cfg_d_46 ),
	.A(\blkinst/cluster4/FE_PHN738_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC2394_cfg_d_76  (
	.Y(\blkinst/cluster4/FE_PHN2394_cfg_d_76 ),
	.A(\blkinst/cluster4/FE_PHN358_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2386_cfg_d_75  (
	.Y(\blkinst/cluster4/FE_PHN2386_cfg_d_75 ),
	.A(\blkinst/cluster4/FE_PHN992_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2373_cfg_d_29  (
	.Y(\blkinst/cluster4/FE_PHN2373_cfg_d_29 ),
	.A(\blkinst/cluster4/FE_PHN789_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2369_cfg_d_52  (
	.Y(\blkinst/cluster4/FE_PHN2369_cfg_d_52 ),
	.A(\blkinst/cluster4/FE_PHN696_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2362_cfg_d_38  (
	.Y(\blkinst/cluster4/FE_PHN2362_cfg_d_38 ),
	.A(\blkinst/cluster4/FE_PHN858_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2359_cfg_d_60  (
	.Y(\blkinst/cluster4/FE_PHN2359_cfg_d_60 ),
	.A(\blkinst/cluster4/FE_PHN920_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster4/FE_PHC2345_cfg_d_44  (
	.Y(\blkinst/cluster4/FE_PHN2345_cfg_d_44 ),
	.A(\blkinst/cluster4/FE_PHN919_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2336_cfg_d_81  (
	.Y(\blkinst/cluster4/FE_PHN1293_cfg_d_81 ),
	.A(\blkinst/cluster4/FE_PHN2336_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2333_n_161  (
	.Y(\blkinst/cluster4/FE_PHN1277_n_161 ),
	.A(\blkinst/cluster4/FE_PHN2333_n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2292_cfg_d_34  (
	.Y(\blkinst/cluster4/FE_PHN2292_cfg_d_34 ),
	.A(\blkinst/cluster4/FE_PHN1309_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2284_n_144  (
	.Y(\blkinst/cluster4/FE_PHN2284_n_144 ),
	.A(\blkinst/cluster4/FE_PHN359_n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2278_cfg_d_21  (
	.Y(\blkinst/cluster4/FE_PHN2278_cfg_d_21 ),
	.A(\blkinst/cluster4/FE_PHN828_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2253_cfg_d_23  (
	.Y(\blkinst/cluster4/FE_PHN2253_cfg_d_23 ),
	.A(\blkinst/cluster4/FE_PHN827_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2250_cfg_d_16  (
	.Y(\blkinst/cluster4/FE_PHN2250_cfg_d_16 ),
	.A(\blkinst/cluster4/FE_PHN604_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster4/FE_PHC2234_cfg_d_41  (
	.Y(\blkinst/cluster4/FE_PHN2234_cfg_d_41 ),
	.A(\blkinst/cluster4/FE_PHN1266_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2208_cfg_d_19  (
	.Y(\blkinst/cluster4/FE_PHN2208_cfg_d_19 ),
	.A(\blkinst/cluster4/FE_PHN672_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2207_cfg_d_27  (
	.Y(\blkinst/cluster4/FE_PHN2207_cfg_d_27 ),
	.A(\blkinst/cluster4/FE_PHN569_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2205_cfg_d_26  (
	.Y(\blkinst/cluster4/FE_PHN2205_cfg_d_26 ),
	.A(\blkinst/cluster4/FE_PHN413_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2184_cfg_d_15  (
	.Y(\blkinst/cluster4/FE_PHN2184_cfg_d_15 ),
	.A(\blkinst/cluster4/FE_PHN496_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2172_cfg_d_50  (
	.Y(\blkinst/cluster4/FE_PHN2172_cfg_d_50 ),
	.A(\blkinst/cluster4/FE_PHN857_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2160_cfg_d_31  (
	.Y(\blkinst/cluster4/FE_PHN2160_cfg_d_31 ),
	.A(\blkinst/cluster4/FE_PHN484_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2157_cfg_d_58  (
	.Y(\blkinst/cluster4/FE_PHN2157_cfg_d_58 ),
	.A(\blkinst/cluster4/FE_PHN1066_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC2120_cfg_d_18  (
	.Y(\blkinst/cluster4/FE_PHN2120_cfg_d_18 ),
	.A(\blkinst/cluster4/FE_PHN1338_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1949_cfg_d_58  (
	.Y(\blkinst/cluster4/cfg_d[58] ),
	.A(\blkinst/cluster4/FE_PHN1949_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1948_cfg_d_56  (
	.Y(\blkinst/cluster4/cfg_d[56] ),
	.A(\blkinst/cluster4/FE_PHN1948_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1946_cfg_d_50  (
	.Y(\blkinst/cluster4/cfg_d[50] ),
	.A(\blkinst/cluster4/FE_PHN1946_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1944_cfg_d_51  (
	.Y(\blkinst/cluster4/cfg_d[51] ),
	.A(\blkinst/cluster4/FE_PHN1944_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1943_cfg_d_55  (
	.Y(\blkinst/cluster4/cfg_d[55] ),
	.A(\blkinst/cluster4/FE_PHN1943_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1942_cfg_d_53  (
	.Y(\blkinst/cluster4/cfg_d[53] ),
	.A(\blkinst/cluster4/FE_PHN1942_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1941_cfg_d_63  (
	.Y(\blkinst/cluster4/cfg_d[63] ),
	.A(\blkinst/cluster4/FE_PHN1941_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1940_cfg_d_59  (
	.Y(\blkinst/cluster4/cfg_d[59] ),
	.A(\blkinst/cluster4/FE_PHN1940_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1939_cfg_d_65  (
	.Y(\blkinst/cluster4/cfg_d[65] ),
	.A(\blkinst/cluster4/FE_PHN1939_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1938_cfg_d_60  (
	.Y(\blkinst/cluster4/cfg_d[60] ),
	.A(\blkinst/cluster4/FE_PHN1938_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1937_cfg_d_46  (
	.Y(\blkinst/cluster4/cfg_d[46] ),
	.A(\blkinst/cluster4/FE_PHN1937_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1936_cfg_d_45  (
	.Y(\blkinst/cluster4/FE_PHN1936_cfg_d_45 ),
	.A(\blkinst/cluster4/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1935_cfg_d_48  (
	.Y(\blkinst/cluster4/cfg_d[48] ),
	.A(\blkinst/cluster4/FE_PHN1935_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1934_cfg_d_37  (
	.Y(\blkinst/cluster4/cfg_d[37] ),
	.A(\blkinst/cluster4/FE_PHN1934_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1933_cfg_d_49  (
	.Y(\blkinst/cluster4/cfg_d[49] ),
	.A(\blkinst/cluster4/FE_PHN1933_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1932_cfg_d_62  (
	.Y(\blkinst/cluster4/cfg_d[62] ),
	.A(\blkinst/cluster4/FE_PHN1932_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1931_cfg_d_38  (
	.Y(\blkinst/cluster4/FE_PHN1931_cfg_d_38 ),
	.A(\blkinst/cluster4/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1930_cfg_d_36  (
	.Y(\blkinst/cluster4/cfg_d[36] ),
	.A(\blkinst/cluster4/FE_PHN1930_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1929_cfg_d_64  (
	.Y(\blkinst/cluster4/cfg_d[64] ),
	.A(\blkinst/cluster4/FE_PHN1929_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1928_cfg_d_43  (
	.Y(\blkinst/cluster4/cfg_d[43] ),
	.A(\blkinst/cluster4/FE_PHN1928_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1927_internal_lut5_1  (
	.Y(\blkinst/cluster4/internal_lut5[1] ),
	.A(\blkinst/cluster4/FE_PHN1927_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1926_cfg_d_44  (
	.Y(\blkinst/cluster4/cfg_d[44] ),
	.A(\blkinst/cluster4/FE_PHN1926_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1925_cfg_d_39  (
	.Y(\blkinst/cluster4/cfg_d[39] ),
	.A(\blkinst/cluster4/FE_PHN1925_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1924_cfg_d_54  (
	.Y(\blkinst/cluster4/cfg_d[54] ),
	.A(\blkinst/cluster4/FE_PHN1924_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1923_cfg_d_57  (
	.Y(\blkinst/cluster4/cfg_d[57] ),
	.A(\blkinst/cluster4/FE_PHN1923_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1922_cfg_d_42  (
	.Y(\blkinst/cluster4/cfg_d[42] ),
	.A(\blkinst/cluster4/FE_PHN1922_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1920_cfg_d_67  (
	.Y(\blkinst/cluster4/cfg_d[67] ),
	.A(\blkinst/cluster4/FE_PHN1920_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1919_cfg_d_40  (
	.Y(\blkinst/cluster4/cfg_d[40] ),
	.A(\blkinst/cluster4/FE_PHN1919_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1918_cfg_d_66  (
	.Y(\blkinst/cluster4/cfg_d[66] ),
	.A(\blkinst/cluster4/FE_PHN1918_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1917_cfg_d_52  (
	.Y(\blkinst/cluster4/cfg_d[52] ),
	.A(\blkinst/cluster4/FE_PHN1917_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1794_cfg_d_31  (
	.Y(\blkinst/cluster4/cfg_d[31] ),
	.A(\blkinst/cluster4/FE_PHN1794_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1793_cfg_d_21  (
	.Y(\blkinst/cluster4/cfg_d[21] ),
	.A(\blkinst/cluster4/FE_PHN1793_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1790_cfg_d_25  (
	.Y(\blkinst/cluster4/cfg_d[25] ),
	.A(\blkinst/cluster4/FE_PHN1790_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1788_cfg_d_23  (
	.Y(\blkinst/cluster4/cfg_d[23] ),
	.A(\blkinst/cluster4/FE_PHN1788_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1787_cfg_d_27  (
	.Y(\blkinst/cluster4/cfg_d[27] ),
	.A(\blkinst/cluster4/FE_PHN1787_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1784_cfg_d_15  (
	.Y(\blkinst/cluster4/cfg_d[15] ),
	.A(\blkinst/cluster4/FE_PHN1784_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1782_cfg_d_26  (
	.Y(\blkinst/cluster4/cfg_d[26] ),
	.A(\blkinst/cluster4/FE_PHN1782_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1776_cfg_d_19  (
	.Y(\blkinst/cluster4/cfg_d[19] ),
	.A(\blkinst/cluster4/FE_PHN1776_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1773_cfg_d_24  (
	.Y(\blkinst/cluster4/cfg_d[24] ),
	.A(\blkinst/cluster4/FE_PHN1773_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1760_cfg_d_4  (
	.Y(\blkinst/cluster4/cfg_d[4] ),
	.A(\blkinst/cluster4/FE_PHN1760_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1752_cfg_d_22  (
	.Y(\blkinst/cluster4/cfg_d[22] ),
	.A(\blkinst/cluster4/FE_PHN1752_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1746_cfg_d_13  (
	.Y(\blkinst/cluster4/cfg_d[13] ),
	.A(\blkinst/cluster4/FE_PHN1746_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1745_cfg_d_32  (
	.Y(\blkinst/cluster4/cfg_d[32] ),
	.A(\blkinst/cluster4/FE_PHN1745_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1742_cfg_d_28  (
	.Y(\blkinst/cluster4/FE_PHN1742_cfg_d_28 ),
	.A(\blkinst/cluster4/FE_PHN2803_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1741_cfg_d_16  (
	.Y(\blkinst/cluster4/cfg_d[16] ),
	.A(\blkinst/cluster4/FE_PHN1741_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1739_cfg_d_7  (
	.Y(\blkinst/cluster4/cfg_d[7] ),
	.A(\blkinst/cluster4/FE_PHN1739_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1737_cfg_d_12  (
	.Y(\blkinst/cluster4/cfg_d[12] ),
	.A(\blkinst/cluster4/FE_PHN1737_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1735_cfg_d_33  (
	.Y(\blkinst/cluster4/cfg_d[33] ),
	.A(\blkinst/cluster4/FE_PHN1735_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1733_cfg_d_30  (
	.Y(\blkinst/cluster4/cfg_d[30] ),
	.A(\blkinst/cluster4/FE_PHN1733_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1732_cfg_d_20  (
	.Y(\blkinst/cluster4/cfg_d[20] ),
	.A(\blkinst/cluster4/FE_PHN1732_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1731_cfg_d_6  (
	.Y(\blkinst/cluster4/cfg_d[6] ),
	.A(\blkinst/cluster4/FE_PHN1731_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1728_cfg_d_9  (
	.Y(\blkinst/cluster4/cfg_d[9] ),
	.A(\blkinst/cluster4/FE_PHN1728_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1727_cfg_d_10  (
	.Y(\blkinst/cluster4/cfg_d[10] ),
	.A(\blkinst/cluster4/FE_PHN1727_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1726_cfg_d_14  (
	.Y(\blkinst/cluster4/cfg_d[14] ),
	.A(\blkinst/cluster4/FE_PHN1726_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1725_cfg_d_8  (
	.Y(\blkinst/cluster4/cfg_d[8] ),
	.A(\blkinst/cluster4/FE_PHN1725_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1724_cfg_d_5  (
	.Y(\blkinst/cluster4/cfg_d[5] ),
	.A(\blkinst/cluster4/FE_PHN1724_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1722_cfg_d_29  (
	.Y(\blkinst/cluster4/cfg_d[29] ),
	.A(\blkinst/cluster4/FE_PHN1722_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1714_cfg_d_17  (
	.Y(\blkinst/cluster4/cfg_d[17] ),
	.A(\blkinst/cluster4/FE_PHN1714_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1648_cfg_d_69  (
	.Y(\blkinst/cluster4/cfg_d[69] ),
	.A(\blkinst/cluster4/FE_PHN1648_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1629_cfg_d_68  (
	.Y(\blkinst/cluster4/cfg_d[68] ),
	.A(\blkinst/cluster4/FE_PHN1629_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1602_n_144  (
	.Y(\blkinst/cluster4/FE_PHN1602_n_144 ),
	.A(\blkinst/cluster4/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster4/FE_PHC1483_cfg_d_76  (
	.Y(\blkinst/cluster4/cfg_d[76] ),
	.A(\blkinst/cluster4/FE_PHN1483_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1439_cfg_d_2  (
	.Y(\blkinst/cluster4/cfg_d[2] ),
	.A(\blkinst/cluster4/FE_PHN1439_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1417_cfg_d_74  (
	.Y(\blkinst/cluster4/cfg_d[74] ),
	.A(\blkinst/cluster4/FE_PHN1417_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1413_cfg_d_79  (
	.Y(\blkinst/cluster4/cfg_d[79] ),
	.A(\blkinst/cluster4/FE_PHN1413_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1404_cfg_d_72  (
	.Y(\blkinst/cluster4/FE_PHN1404_cfg_d_72 ),
	.A(\blkinst/cluster4/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1384_cfg_d_80  (
	.Y(\blkinst/cluster4/cfg_d[80] ),
	.A(\blkinst/cluster4/FE_PHN1384_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1379_cfg_d_75  (
	.Y(\blkinst/cluster4/cfg_d[75] ),
	.A(\blkinst/cluster4/FE_PHN1379_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1377_cfg_d_73  (
	.Y(\blkinst/cluster4/FE_PHN1377_cfg_d_73 ),
	.A(\blkinst/cluster4/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1373_cfg_d_78  (
	.Y(\blkinst/cluster4/cfg_d[78] ),
	.A(\blkinst/cluster4/FE_PHN1373_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1359_cfg_d_77  (
	.Y(\blkinst/cluster4/cfg_d[77] ),
	.A(\blkinst/cluster4/FE_PHN1359_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1354_cfg_d_1  (
	.Y(\blkinst/cluster4/FE_PHN1354_cfg_d_1 ),
	.A(\blkinst/cluster4/FE_PHN2773_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1338_cfg_d_18  (
	.Y(\blkinst/cluster4/FE_PHN1338_cfg_d_18 ),
	.A(\blkinst/cluster4/FE_PHN372_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1330_cfg_d_47  (
	.Y(\blkinst/cluster4/FE_PHN1330_cfg_d_47 ),
	.A(\blkinst/cluster4/FE_PHN742_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1313_n_170  (
	.Y(\blkinst/cluster4/n_170 ),
	.A(\blkinst/cluster4/FE_PHN1313_n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1312_cfg_d_11  (
	.Y(\blkinst/cluster4/FE_PHN1312_cfg_d_11 ),
	.A(\blkinst/cluster4/FE_PHN1108_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1309_cfg_d_34  (
	.Y(\blkinst/cluster4/FE_PHN1309_cfg_d_34 ),
	.A(\blkinst/cluster4/FE_PHN913_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1293_cfg_d_81  (
	.Y(\blkinst/cluster4/FE_PHN324_cfg_d_81 ),
	.A(\blkinst/cluster4/FE_PHN1293_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1277_n_161  (
	.Y(\blkinst/cluster4/FE_PHN399_n_161 ),
	.A(\blkinst/cluster4/FE_PHN1277_n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1271_cfg_d_3  (
	.Y(\blkinst/cluster4/FE_PHN1271_cfg_d_3 ),
	.A(\blkinst/cluster4/FE_PHN2647_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1266_cfg_d_41  (
	.Y(\blkinst/cluster4/FE_PHN1266_cfg_d_41 ),
	.A(\blkinst/cluster4/FE_PHN404_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1265_cfg_d_61  (
	.Y(\blkinst/cluster4/FE_PHN1265_cfg_d_61 ),
	.A(\blkinst/cluster4/FE_PHN1013_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1234_cfg_d_0  (
	.Y(\blkinst/cluster4/cfg_d[0] ),
	.A(\blkinst/cluster4/FE_PHN1234_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1145_cfg_d_20  (
	.Y(\blkinst/cluster4/FE_PHN1145_cfg_d_20 ),
	.A(\blkinst/cluster4/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1108_cfg_d_11  (
	.Y(\blkinst/cluster4/FE_PHN1108_cfg_d_11 ),
	.A(\blkinst/cluster4/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1107_cfg_d_64  (
	.Y(\blkinst/cluster4/FE_PHN1107_cfg_d_64 ),
	.A(\blkinst/cluster4/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1103_cfg_d_22  (
	.Y(\blkinst/cluster4/FE_PHN1103_cfg_d_22 ),
	.A(\blkinst/cluster4/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1066_cfg_d_58  (
	.Y(\blkinst/cluster4/FE_PHN1066_cfg_d_58 ),
	.A(\blkinst/cluster4/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1031_cfg_d_68  (
	.Y(\blkinst/cluster4/FE_PHN1031_cfg_d_68 ),
	.A(\blkinst/cluster4/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1026_cfg_d_72  (
	.Y(\blkinst/cluster4/FE_PHN1026_cfg_d_72 ),
	.A(\blkinst/cluster4/FE_PHN1404_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1013_cfg_d_61  (
	.Y(\blkinst/cluster4/FE_PHN1013_cfg_d_61 ),
	.A(\blkinst/cluster4/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC1010_cfg_d_80  (
	.Y(\blkinst/cluster4/FE_PHN1010_cfg_d_80 ),
	.A(\blkinst/cluster4/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC999_cfg_d_67  (
	.Y(\blkinst/cluster4/FE_PHN999_cfg_d_67 ),
	.A(\blkinst/cluster4/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC997_cfg_d_63  (
	.Y(\blkinst/cluster4/FE_PHN997_cfg_d_63 ),
	.A(\blkinst/cluster4/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC993_cfg_d_74  (
	.Y(\blkinst/cluster4/FE_PHN993_cfg_d_74 ),
	.A(\blkinst/cluster4/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC992_cfg_d_75  (
	.Y(\blkinst/cluster4/FE_PHN992_cfg_d_75 ),
	.A(\blkinst/cluster4/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC965_cfg_d_17  (
	.Y(\blkinst/cluster4/FE_PHN965_cfg_d_17 ),
	.A(\blkinst/cluster4/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC933_cfg_d_57  (
	.Y(\blkinst/cluster4/FE_PHN933_cfg_d_57 ),
	.A(\blkinst/cluster4/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC932_cfg_d_59  (
	.Y(\blkinst/cluster4/FE_PHN932_cfg_d_59 ),
	.A(\blkinst/cluster4/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC929_cfg_d_53  (
	.Y(\blkinst/cluster4/FE_PHN929_cfg_d_53 ),
	.A(\blkinst/cluster4/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC928_cfg_d_65  (
	.Y(\blkinst/cluster4/FE_PHN928_cfg_d_65 ),
	.A(\blkinst/cluster4/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC920_cfg_d_60  (
	.Y(\blkinst/cluster4/FE_PHN920_cfg_d_60 ),
	.A(\blkinst/cluster4/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC919_cfg_d_44  (
	.Y(\blkinst/cluster4/FE_PHN919_cfg_d_44 ),
	.A(\blkinst/cluster4/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC918_internal_lut5_1  (
	.Y(\blkinst/cluster4/FE_PHN918_internal_lut5_1 ),
	.A(\blkinst/cluster4/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC917_cfg_d_39  (
	.Y(\blkinst/cluster4/FE_PHN917_cfg_d_39 ),
	.A(\blkinst/cluster4/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC916_cfg_d_43  (
	.Y(\blkinst/cluster4/FE_PHN916_cfg_d_43 ),
	.A(\blkinst/cluster4/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC913_cfg_d_34  (
	.Y(\blkinst/cluster4/FE_PHN913_cfg_d_34 ),
	.A(\blkinst/cluster4/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC874_cfg_d_13  (
	.Y(\blkinst/cluster4/FE_PHN874_cfg_d_13 ),
	.A(\blkinst/cluster4/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC873_cfg_d_30  (
	.Y(\blkinst/cluster4/FE_PHN873_cfg_d_30 ),
	.A(\blkinst/cluster4/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC872_cfg_d_32  (
	.Y(\blkinst/cluster4/FE_PHN872_cfg_d_32 ),
	.A(\blkinst/cluster4/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC871_cfg_d_33  (
	.Y(\blkinst/cluster4/FE_PHN871_cfg_d_33 ),
	.A(\blkinst/cluster4/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC860_cfg_d_40  (
	.Y(\blkinst/cluster4/FE_PHN860_cfg_d_40 ),
	.A(\blkinst/cluster4/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC859_cfg_d_42  (
	.Y(\blkinst/cluster4/FE_PHN859_cfg_d_42 ),
	.A(\blkinst/cluster4/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC858_cfg_d_38  (
	.Y(\blkinst/cluster4/FE_PHN858_cfg_d_38 ),
	.A(\blkinst/cluster4/FE_PHN1931_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC857_cfg_d_50  (
	.Y(\blkinst/cluster4/FE_PHN857_cfg_d_50 ),
	.A(\blkinst/cluster4/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC853_cfg_d_0  (
	.Y(\blkinst/cluster4/FE_PHN853_cfg_d_0 ),
	.A(\blkinst/cluster4/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC839_cfg_d_66  (
	.Y(\blkinst/cluster4/FE_PHN839_cfg_d_66 ),
	.A(\blkinst/cluster4/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC828_cfg_d_21  (
	.Y(\blkinst/cluster4/FE_PHN828_cfg_d_21 ),
	.A(\blkinst/cluster4/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC827_cfg_d_23  (
	.Y(\blkinst/cluster4/FE_PHN827_cfg_d_23 ),
	.A(\blkinst/cluster4/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC808_cfg_d_6  (
	.Y(\blkinst/cluster4/FE_PHN808_cfg_d_6 ),
	.A(\blkinst/cluster4/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC789_cfg_d_29  (
	.Y(\blkinst/cluster4/FE_PHN789_cfg_d_29 ),
	.A(\blkinst/cluster4/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC755_cfg_d_62  (
	.Y(\blkinst/cluster4/FE_PHN755_cfg_d_62 ),
	.A(\blkinst/cluster4/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC745_cfg_d_55  (
	.Y(\blkinst/cluster4/FE_PHN745_cfg_d_55 ),
	.A(\blkinst/cluster4/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC744_cfg_d_9  (
	.Y(\blkinst/cluster4/FE_PHN744_cfg_d_9 ),
	.A(\blkinst/cluster4/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC743_cfg_d_10  (
	.Y(\blkinst/cluster4/FE_PHN743_cfg_d_10 ),
	.A(\blkinst/cluster4/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC742_cfg_d_47  (
	.Y(\blkinst/cluster4/FE_PHN742_cfg_d_47 ),
	.A(\blkinst/cluster4/FE_PHN2818_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC741_cfg_d_36  (
	.Y(\blkinst/cluster4/FE_PHN741_cfg_d_36 ),
	.A(\blkinst/cluster4/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC738_cfg_d_46  (
	.Y(\blkinst/cluster4/FE_PHN738_cfg_d_46 ),
	.A(\blkinst/cluster4/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC696_cfg_d_52  (
	.Y(\blkinst/cluster4/FE_PHN696_cfg_d_52 ),
	.A(\blkinst/cluster4/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC695_cfg_d_45  (
	.Y(\blkinst/cluster4/FE_PHN695_cfg_d_45 ),
	.A(\blkinst/cluster4/FE_PHN1936_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC694_cfg_d_51  (
	.Y(\blkinst/cluster4/FE_PHN694_cfg_d_51 ),
	.A(\blkinst/cluster4/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC693_cfg_d_54  (
	.Y(\blkinst/cluster4/FE_PHN693_cfg_d_54 ),
	.A(\blkinst/cluster4/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC691_cfg_d_1  (
	.Y(\blkinst/cluster4/FE_PHN691_cfg_d_1 ),
	.A(\blkinst/cluster4/FE_PHN1354_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC672_cfg_d_19  (
	.Y(\blkinst/cluster4/FE_PHN672_cfg_d_19 ),
	.A(\blkinst/cluster4/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC664_cfg_d_4  (
	.Y(\blkinst/cluster4/FE_PHN664_cfg_d_4 ),
	.A(\blkinst/cluster4/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC656_cfg_d_28  (
	.Y(\blkinst/cluster4/FE_PHN656_cfg_d_28 ),
	.A(\blkinst/cluster4/FE_PHN1742_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC635_cfg_d_56  (
	.Y(\blkinst/cluster4/FE_PHN635_cfg_d_56 ),
	.A(\blkinst/cluster4/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC632_cfg_d_37  (
	.Y(\blkinst/cluster4/FE_PHN632_cfg_d_37 ),
	.A(\blkinst/cluster4/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC605_cfg_d_14  (
	.Y(\blkinst/cluster4/FE_PHN605_cfg_d_14 ),
	.A(\blkinst/cluster4/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC604_cfg_d_16  (
	.Y(\blkinst/cluster4/FE_PHN604_cfg_d_16 ),
	.A(\blkinst/cluster4/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC600_cfg_d_49  (
	.Y(\blkinst/cluster4/FE_PHN600_cfg_d_49 ),
	.A(\blkinst/cluster4/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC584_cfg_d_8  (
	.Y(\blkinst/cluster4/FE_PHN584_cfg_d_8 ),
	.A(\blkinst/cluster4/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC569_cfg_d_27  (
	.Y(\blkinst/cluster4/FE_PHN569_cfg_d_27 ),
	.A(\blkinst/cluster4/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC549_cfg_d_12  (
	.Y(\blkinst/cluster4/FE_PHN549_cfg_d_12 ),
	.A(\blkinst/cluster4/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC548_cfg_d_48  (
	.Y(\blkinst/cluster4/FE_PHN548_cfg_d_48 ),
	.A(\blkinst/cluster4/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC524_cfg_d_69  (
	.Y(\blkinst/cluster4/FE_PHN524_cfg_d_69 ),
	.A(\blkinst/cluster4/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC516_cfg_d_78  (
	.Y(\blkinst/cluster4/FE_PHN516_cfg_d_78 ),
	.A(\blkinst/cluster4/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC508_cfg_d_7  (
	.Y(\blkinst/cluster4/FE_PHN508_cfg_d_7 ),
	.A(\blkinst/cluster4/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC503_cfg_d_25  (
	.Y(\blkinst/cluster4/FE_PHN503_cfg_d_25 ),
	.A(\blkinst/cluster4/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC496_cfg_d_15  (
	.Y(\blkinst/cluster4/FE_PHN496_cfg_d_15 ),
	.A(\blkinst/cluster4/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC484_cfg_d_31  (
	.Y(\blkinst/cluster4/FE_PHN484_cfg_d_31 ),
	.A(\blkinst/cluster4/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC458_cfg_d_5  (
	.Y(\blkinst/cluster4/FE_PHN458_cfg_d_5 ),
	.A(\blkinst/cluster4/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC455_cfg_d_79  (
	.Y(\blkinst/cluster4/FE_PHN455_cfg_d_79 ),
	.A(\blkinst/cluster4/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC423_cfg_d_77  (
	.Y(\blkinst/cluster4/FE_PHN423_cfg_d_77 ),
	.A(\blkinst/cluster4/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC417_cfg_d_3  (
	.Y(\blkinst/cluster4/FE_PHN417_cfg_d_3 ),
	.A(\blkinst/cluster4/FE_PHN1271_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC413_cfg_d_26  (
	.Y(\blkinst/cluster4/FE_PHN413_cfg_d_26 ),
	.A(\blkinst/cluster4/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC404_cfg_d_41  (
	.Y(\blkinst/cluster4/FE_PHN404_cfg_d_41 ),
	.A(\blkinst/cluster4/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC399_n_161  (
	.Y(\blkinst/cluster4/n_161 ),
	.A(\blkinst/cluster4/FE_PHN399_n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC392_cfg_d_2  (
	.Y(\blkinst/cluster4/FE_PHN392_cfg_d_2 ),
	.A(\blkinst/cluster4/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC388_cfg_d_24  (
	.Y(\blkinst/cluster4/FE_PHN388_cfg_d_24 ),
	.A(\blkinst/cluster4/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC372_cfg_d_18  (
	.Y(\blkinst/cluster4/FE_PHN372_cfg_d_18 ),
	.A(\blkinst/cluster4/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC371_cfg_d_73  (
	.Y(\blkinst/cluster4/FE_PHN371_cfg_d_73 ),
	.A(\blkinst/cluster4/FE_PHN1377_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC359_n_144  (
	.Y(\blkinst/cluster4/FE_PHN359_n_144 ),
	.A(\blkinst/cluster4/FE_PHN1602_n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC358_cfg_d_76  (
	.Y(\blkinst/cluster4/FE_PHN358_cfg_d_76 ),
	.A(\blkinst/cluster4/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC336_cluster3__cfg_o_0  (
	.Y(\blkinst/cluster4/FE_PHN336_cluster3__cfg_o_0 ),
	.A(\blkinst/cluster3__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/FE_PHC324_cfg_d_81  (
	.Y(\blkinst/cluster4/cfg_d[81] ),
	.A(\blkinst/cluster4/FE_PHN324_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster4/FE_OCPC277_cluster4__cout_0  (
	.Y(\blkinst/FE_OCPN162_cluster4__cout_0 ),
	.A(\blkinst/cluster4__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/FE_RC_1_0  (
	.Y(\blkinst/cluster4/FE_RN_0_0 ),
	.A(\blkinst/cluster4/internal_lut6 ),
	.B(\blkinst/cluster4/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster4/FE_RC_0_0  (
	.Y(\blkinst/cluster4/n_153 ),
	.A(\blkinst/cluster4/FE_RN_0_0 ),
	.B(\blkinst/cluster3__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_OFC168_cbinst_x0y0w__blkp_clb_x0y0_ia4_2  (
	.Y(\blkinst/cluster4/n_27 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_OFC13_cbinst_x0y0w__blkp_clb_x0y0_ia4_1  (
	.Y(\blkinst/cluster4/n_192 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_OFC8_n_148  (
	.Y(\blkinst/cluster4/n_195 ),
	.A(\blkinst/cluster4/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_DBTC18_cluster4__cout_0  (
	.Y(\blkinst/cluster4/FE_DBTN18_cluster4__cout_0 ),
	.A(\blkinst/FE_OCPN162_cluster4__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_DBTC10_ffb  (
	.Y(\blkinst/cluster4/FE_DBTN10_ffb ),
	.A(\blkinst/cluster4/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/FE_DBTC9_internal_lut6  (
	.Y(\blkinst/cluster4/FE_DBTN9_internal_lut6 ),
	.A(\blkinst/cluster4/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster4/CLKGATE_RC_CG_HIER_INST18/FE_PHC354_n_170  (
	.Y(\blkinst/cluster4/CLKGATE_RC_CG_HIER_INST18/FE_PHN354_n_170 ),
	.A(\blkinst/cluster4/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster4/CLKGATE_RC_CG_HIER_INST18/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster4/CLKGATE_RC_CG_HIER_INST18/FE_PHN354_n_170 ),
	.SE(\blkinst/cluster4/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[0]  (
	.Q(\blkinst/cluster4/FE_PHN1234_cfg_d_0 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN336_cluster3__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[1]  (
	.Q(\blkinst/cluster4/cfg_d[1] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2570_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[2]  (
	.Q(\blkinst/cluster4/FE_PHN1439_cfg_d_2 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN691_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[3]  (
	.Q(\blkinst/cluster4/cfg_d[3] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2738_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[4]  (
	.Q(\blkinst/cluster4/FE_PHN2832_cfg_d_4 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN417_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[5]  (
	.Q(\blkinst/cluster4/FE_PHN2812_cfg_d_5 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN664_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[6]  (
	.Q(\blkinst/cluster4/FE_PHN2801_cfg_d_6 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN458_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[7]  (
	.Q(\blkinst/cluster4/FE_PHN2829_cfg_d_7 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN808_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[8]  (
	.Q(\blkinst/cluster4/FE_PHN1725_cfg_d_8 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN508_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[9]  (
	.Q(\blkinst/cluster4/FE_PHN1728_cfg_d_9 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2483_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[10]  (
	.Q(\blkinst/cluster4/FE_PHN1727_cfg_d_10 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2465_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[11]  (
	.Q(\blkinst/cluster4/cfg_d[11] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2481_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[12]  (
	.Q(\blkinst/cluster4/FE_PHN1737_cfg_d_12 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN3012_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[13]  (
	.Q(\blkinst/cluster4/FE_PHN1746_cfg_d_13 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2466_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[14]  (
	.Q(\blkinst/cluster4/FE_PHN1726_cfg_d_14 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2499_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[15]  (
	.Q(\blkinst/cluster4/FE_PHN1784_cfg_d_15 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2509_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[16]  (
	.Q(\blkinst/cluster4/FE_PHN1741_cfg_d_16 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2184_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[17]  (
	.Q(\blkinst/cluster4/FE_PHN2816_cfg_d_17 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2250_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[18]  (
	.Q(\blkinst/cluster4/cfg_d[18] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN965_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[19]  (
	.Q(\blkinst/cluster4/FE_PHN1776_cfg_d_19 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2120_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[20]  (
	.Q(\blkinst/cluster4/FE_PHN1732_cfg_d_20 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2208_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[21]  (
	.Q(\blkinst/cluster4/FE_PHN1793_cfg_d_21 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2602_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[22]  (
	.Q(\blkinst/cluster4/FE_PHN1752_cfg_d_22 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2278_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[23]  (
	.Q(\blkinst/cluster4/FE_PHN1788_cfg_d_23 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2648_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[24]  (
	.Q(\blkinst/cluster4/FE_PHN2844_cfg_d_24 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2253_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[25]  (
	.Q(\blkinst/cluster4/FE_PHN2782_cfg_d_25 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2994_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[26]  (
	.Q(\blkinst/cluster4/FE_PHN1782_cfg_d_26 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN503_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[27]  (
	.Q(\blkinst/cluster4/FE_PHN1787_cfg_d_27 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2205_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[28]  (
	.Q(\blkinst/cluster4/cfg_d[28] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2207_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[29]  (
	.Q(\blkinst/cluster4/FE_PHN1722_cfg_d_29 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN656_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[30]  (
	.Q(\blkinst/cluster4/FE_PHN1733_cfg_d_30 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2373_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[31]  (
	.Q(\blkinst/cluster4/FE_PHN1794_cfg_d_31 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2447_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[32]  (
	.Q(\blkinst/cluster4/FE_PHN1745_cfg_d_32 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2160_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[33]  (
	.Q(\blkinst/cluster4/FE_PHN1735_cfg_d_33 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2498_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[34]  (
	.Q(\blkinst/cluster4/cfg_d[34] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2551_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[35]  (
	.Q(\blkinst/cluster4/FE_PHN2918_internal_lut5_1 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2292_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[36]  (
	.Q(\blkinst/cluster4/FE_PHN1930_cfg_d_36 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN918_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[37]  (
	.Q(\blkinst/cluster4/FE_PHN2897_cfg_d_37 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2582_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[38]  (
	.Q(\blkinst/cluster4/cfg_d[38] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN632_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[39]  (
	.Q(\blkinst/cluster4/FE_PHN1925_cfg_d_39 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2362_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[40]  (
	.Q(\blkinst/cluster4/FE_PHN1919_cfg_d_40 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2450_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[41]  (
	.Q(\blkinst/cluster4/cfg_d[41] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2555_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[42]  (
	.Q(\blkinst/cluster4/FE_PHN1922_cfg_d_42 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2234_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[43]  (
	.Q(\blkinst/cluster4/FE_PHN1928_cfg_d_43 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2524_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[44]  (
	.Q(\blkinst/cluster4/FE_PHN1926_cfg_d_44 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2679_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[45]  (
	.Q(\blkinst/cluster4/cfg_d[45] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2345_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[46]  (
	.Q(\blkinst/cluster4/FE_PHN1937_cfg_d_46 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2472_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[47]  (
	.Q(\blkinst/cluster4/cfg_d[47] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2413_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[48]  (
	.Q(\blkinst/cluster4/FE_PHN1935_cfg_d_48 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN1330_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[49]  (
	.Q(\blkinst/cluster4/FE_PHN1933_cfg_d_49 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2681_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[50]  (
	.Q(\blkinst/cluster4/FE_PHN1946_cfg_d_50 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2508_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[51]  (
	.Q(\blkinst/cluster4/FE_PHN1944_cfg_d_51 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2172_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[52]  (
	.Q(\blkinst/cluster4/FE_PHN1917_cfg_d_52 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2526_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[53]  (
	.Q(\blkinst/cluster4/FE_PHN1942_cfg_d_53 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2369_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[54]  (
	.Q(\blkinst/cluster4/FE_PHN1924_cfg_d_54 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2467_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[55]  (
	.Q(\blkinst/cluster4/FE_PHN1943_cfg_d_55 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2635_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[56]  (
	.Q(\blkinst/cluster4/FE_PHN2868_cfg_d_56 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2451_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[57]  (
	.Q(\blkinst/cluster4/FE_PHN1923_cfg_d_57 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN635_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[58]  (
	.Q(\blkinst/cluster4/FE_PHN1949_cfg_d_58 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2659_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[59]  (
	.Q(\blkinst/cluster4/FE_PHN1940_cfg_d_59 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2157_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[60]  (
	.Q(\blkinst/cluster4/FE_PHN1938_cfg_d_60 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2629_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[61]  (
	.Q(\blkinst/cluster4/FE_PHN2814_cfg_d_61 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2359_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[62]  (
	.Q(\blkinst/cluster4/FE_PHN2869_cfg_d_62 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN1265_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[63]  (
	.Q(\blkinst/cluster4/FE_PHN1941_cfg_d_63 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN755_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[64]  (
	.Q(\blkinst/cluster4/FE_PHN2874_cfg_d_64 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2708_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[65]  (
	.Q(\blkinst/cluster4/FE_PHN1939_cfg_d_65 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN1107_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[66]  (
	.Q(\blkinst/cluster4/FE_PHN2907_cfg_d_66 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2703_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[67]  (
	.Q(\blkinst/cluster4/FE_PHN2872_cfg_d_67 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN839_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[68]  (
	.Q(\blkinst/cluster4/FE_PHN1629_cfg_d_68 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN999_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[69]  (
	.Q(\blkinst/cluster4/FE_PHN1648_cfg_d_69 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2694_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[70]  (
	.Q(\blkinst/cluster4/cfg_d[70] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2768_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[71]  (
	.QN(\blkinst/cluster4/cfg_d[71] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2284_n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \blkinst/cluster4/cfg_d_reg[72]  (
	.Q(\blkinst/cluster4/cfg_d[72] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN3064_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[73]  (
	.Q(\blkinst/cluster4/cfg_d[73] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN1026_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[74]  (
	.Q(\blkinst/cluster4/FE_PHN1417_cfg_d_74 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2545_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[75]  (
	.Q(\blkinst/cluster4/FE_PHN1379_cfg_d_75 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2440_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[76]  (
	.Q(\blkinst/cluster4/FE_PHN1483_cfg_d_76 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2386_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[77]  (
	.Q(\blkinst/cluster4/FE_PHN2759_cfg_d_77 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN3016_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[78]  (
	.Q(\blkinst/cluster4/FE_PHN1373_cfg_d_78 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN423_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[79]  (
	.Q(\blkinst/cluster4/FE_PHN1413_cfg_d_79 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2437_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[80]  (
	.Q(\blkinst/cluster4/FE_PHN1384_cfg_d_80 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2613_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[81]  (
	.Q(\blkinst/cluster4/FE_PHN2336_cfg_d_81 ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/FE_PHN2518_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[82]  (
	.Q(\blkinst/cluster4/cfg_d[82] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster4/cfg_d_reg[83]  (
	.QN(\blkinst/cluster4__cfg_o[0] ),
	.CLK(\blkinst/cluster4/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster4/n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster4/g2911__1309  (
	.Y(blkinst__ob4[0]),
	.A(\blkinst/cluster4/n_166 ),
	.B(\blkinst/cluster4/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster4/g2912__6877  (
	.Y(\blkinst/cluster4/n_166 ),
	.A1(\blkinst/cluster4/cfg_d[82] ),
	.A2(\blkinst/cluster4/FE_DBTN10_ffb ),
	.B(\blkinst/cluster4/n_163 ),
	.C(\blkinst/cluster4/n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster4/g2913__2900  (
	.Y(\blkinst/cluster4/n_165 ),
	.A1(\blkinst/cluster4/cfg_d[82] ),
	.A2(\blkinst/cluster4/FE_DBTN18_cluster4__cout_0 ),
	.B(\blkinst/cluster4/n_162 ),
	.C(\blkinst/cluster4__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster4/g2914  (
	.Y(\blkinst/cluster4/n_164 ),
	.A(\blkinst/cluster4__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster4/g2915__2391  (
	.Y(\blkinst/cluster4/n_163 ),
	.A(\blkinst/cluster4/cfg_d[82] ),
	.B(\blkinst/cluster4/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster4/g2917__7675  (
	.Y(blkinst__oa4[0]),
	.A(\blkinst/cluster4/n_159 ),
	.B(\blkinst/cluster4/n_160 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster4/g2918__7118  (
	.Y(\blkinst/cluster4/n_162 ),
	.A(\blkinst/cluster4/cfg_d[82] ),
	.B(\blkinst/cluster4/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g2919  (
	.Y(\blkinst/cluster4/FE_PHN2333_n_161 ),
	.A(\blkinst/cluster4/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster4/g2921__8757  (
	.Y(\blkinst/cluster4/n_160 ),
	.A(\blkinst/cluster4/cfg_d[81] ),
	.B(\blkinst/cluster4/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster4/g2922__1786  (
	.Y(\blkinst/cluster4/n_159 ),
	.A(\blkinst/cluster4/cfg_d[81] ),
	.B(\blkinst/cluster4/FE_DBTN9_internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster4/g2926__5953  (
	.Y(\blkinst/cluster4__cout[0] ),
	.A(\blkinst/cluster4/n_157 ),
	.B(\blkinst/cluster4/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster4/g2927__5703  (
	.Y(\blkinst/cluster4/s ),
	.A(\blkinst/cluster4/FE_DBTN9_internal_lut6 ),
	.B(\blkinst/cluster4/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster4/g2929__7114  (
	.Y(\blkinst/cluster4/n_157 ),
	.A(\blkinst/cluster4/n_156 ),
	.B(\blkinst/cluster4/n_151 ),
	.C(\blkinst/cluster4/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2931__5266  (
	.Y(\blkinst/cluster4/n_156 ),
	.A(\blkinst/cluster4/n_154 ),
	.B(\blkinst/cluster4/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g2932__2250  (
	.Y(\blkinst/cluster4/n_155 ),
	.A(\blkinst/cluster4/n_154 ),
	.B(\blkinst/cluster4/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g2935__2703  (
	.Y(\blkinst/cluster4/n_154 ),
	.A1(\blkinst/cluster4/cfg_d[69] ),
	.A2(FE_DBTN38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0),
	.B(\blkinst/cluster4/n_150 ),
	.C(\blkinst/cluster4/FE_PHN1602_n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster4/g2938__5795  (
	.Y(\blkinst/cluster4/internal_lut6 ),
	.A(\blkinst/cluster4/n_141 ),
	.B(\blkinst/cluster4/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2939__7344  (
	.Y(\blkinst/cluster4/n_151 ),
	.A(\blkinst/cluster4/cfg_d[68] ),
	.B(\blkinst/cluster4/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2941__1840  (
	.Y(\blkinst/cluster4/n_150 ),
	.A(\blkinst/cluster4/cfg_d[69] ),
	.B(\blkinst/cluster4/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g2942__5019  (
	.Y(\blkinst/cluster4/n_149 ),
	.A(\blkinst/cluster4/n_139 ),
	.B(\blkinst/cluster4/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster4/g2945__1857  (
	.Y(\blkinst/cluster4/n_148 ),
	.A(\blkinst/cluster4/n_147 ),
	.B(\blkinst/cluster4/n_134 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g2947__9906  (
	.Y(\blkinst/cluster4/n_147 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.A2(\blkinst/cluster4/n_119 ),
	.B(\blkinst/cluster4/n_145 ),
	.C(\blkinst/cluster4/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2950__8780  (
	.Y(\blkinst/cluster4/n_145 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.B(\blkinst/cluster4/n_143 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g2951__4296  (
	.Y(\blkinst/cluster4/n_146 ),
	.A(\blkinst/cluster4/n_144 ),
	.B(\blkinst/FE_OCPN166_cluster3__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g2952  (
	.Y(\blkinst/cluster4/n_144 ),
	.A(\blkinst/cluster4/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster4/g2954__3772  (
	.Y(\blkinst/cluster4/n_143 ),
	.A(\blkinst/cluster4/n_138 ),
	.B(\blkinst/cluster4/n_130 ),
	.C(\blkinst/cluster4/n_137 ),
	.D(\blkinst/cluster4/n_135 ),
	.E(\blkinst/cluster4/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster4/g2956__1474  (
	.Y(\blkinst/cluster4/n_142 ),
	.A(\blkinst/cluster4/cfg_d[68] ),
	.B(FE_DBTN38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g2957__4547  (
	.Y(\blkinst/cluster4/n_141 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.A2(\blkinst/cluster4/n_93 ),
	.B(\blkinst/cluster4/n_102 ),
	.C(\blkinst/cluster4/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g2959  (
	.Y(\blkinst/cluster4/n_140 ),
	.A(\blkinst/cluster4/n_139 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g2960__9682  (
	.Y(\blkinst/cluster4/n_138 ),
	.A(\blkinst/cluster4/n_126 ),
	.B(\blkinst/cluster4/n_133 ),
	.C(\blkinst/cluster4/n_136 ),
	.D(\blkinst/cluster4/n_128 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2961__2683  (
	.Y(\blkinst/cluster4/n_139 ),
	.A(\blkinst/cluster4/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia4[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2963__1309  (
	.Y(\blkinst/cluster4/n_137 ),
	.A(\blkinst/cluster4/cfg_d[66] ),
	.B(\blkinst/cluster4/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2965__6877  (
	.Y(\blkinst/cluster4/n_136 ),
	.A(\blkinst/cluster4/cfg_d[65] ),
	.B(\blkinst/cluster4/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2967__2900  (
	.Y(\blkinst/cluster4/n_135 ),
	.A(\blkinst/cluster4/cfg_d[64] ),
	.B(\blkinst/cluster4/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g2968__2391  (
	.Y(\blkinst/cluster4/n_134 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.A2(\blkinst/cluster4/n_109 ),
	.B(\blkinst/cluster4/n_132 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2970__7675  (
	.Y(\blkinst/cluster4/n_133 ),
	.A(\blkinst/cluster4/cfg_d[63] ),
	.B(\blkinst/cluster4/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2972__7118  (
	.Y(\blkinst/cluster4/n_132 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.B(\blkinst/cluster4/n_129 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2973__8757  (
	.Y(\blkinst/cluster4/n_131 ),
	.A(\blkinst/cluster4/cfg_d[62] ),
	.B(\blkinst/cluster4/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2975__1786  (
	.Y(\blkinst/cluster4/n_130 ),
	.A(\blkinst/cluster4/cfg_d[61] ),
	.B(\blkinst/cluster4/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster4/g2976__5953  (
	.Y(\blkinst/cluster4/n_129 ),
	.A(\blkinst/cluster4/n_127 ),
	.B(\blkinst/cluster4/n_124 ),
	.C(\blkinst/cluster4/n_118 ),
	.D(\blkinst/cluster4/n_123 ),
	.E(\blkinst/cluster4/n_121 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2978__5703  (
	.Y(\blkinst/cluster4/n_128 ),
	.A(\blkinst/cluster4/cfg_d[60] ),
	.B(\blkinst/cluster4/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g2979__7114  (
	.Y(\blkinst/cluster4/n_127 ),
	.A(\blkinst/cluster4/n_116 ),
	.B(\blkinst/cluster4/n_122 ),
	.C(\blkinst/cluster4/n_120 ),
	.D(\blkinst/cluster4/n_125 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2981__5266  (
	.Y(\blkinst/cluster4/n_126 ),
	.A(\blkinst/cluster4/cfg_d[59] ),
	.B(\blkinst/cluster4/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2983__2250  (
	.Y(\blkinst/cluster4/n_125 ),
	.A(\blkinst/cluster4/cfg_d[58] ),
	.B(\blkinst/cluster4/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2985__6083  (
	.Y(\blkinst/cluster4/n_124 ),
	.A(\blkinst/cluster4/cfg_d[57] ),
	.B(\blkinst/cluster4/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2987__2703  (
	.Y(\blkinst/cluster4/n_123 ),
	.A(\blkinst/cluster4/cfg_d[56] ),
	.B(\blkinst/cluster4/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2989__5795  (
	.Y(\blkinst/cluster4/n_122 ),
	.A(\blkinst/cluster4/cfg_d[55] ),
	.B(\blkinst/cluster4/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2991__7344  (
	.Y(\blkinst/cluster4/n_121 ),
	.A(\blkinst/cluster4/cfg_d[54] ),
	.B(\blkinst/cluster4/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2993__1840  (
	.Y(\blkinst/cluster4/n_120 ),
	.A(\blkinst/cluster4/cfg_d[53] ),
	.B(\blkinst/cluster4/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster4/g2994__5019  (
	.Y(\blkinst/cluster4/n_119 ),
	.A(\blkinst/cluster4/n_117 ),
	.B(\blkinst/cluster4/n_108 ),
	.C(\blkinst/cluster4/n_111 ),
	.D(\blkinst/cluster4/n_107 ),
	.E(\blkinst/cluster4/n_112 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2996__1857  (
	.Y(\blkinst/cluster4/n_118 ),
	.A(\blkinst/cluster4/cfg_d[52] ),
	.B(\blkinst/cluster4/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g2997__9906  (
	.Y(\blkinst/cluster4/n_117 ),
	.A(\blkinst/cluster4/n_110 ),
	.B(\blkinst/cluster4/n_114 ),
	.C(\blkinst/cluster4/n_113 ),
	.D(\blkinst/cluster4/n_115 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g2999__8780  (
	.Y(\blkinst/cluster4/n_116 ),
	.A(\blkinst/cluster4/cfg_d[51] ),
	.B(\blkinst/cluster4/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3001__4296  (
	.Y(\blkinst/cluster4/n_115 ),
	.A(\blkinst/cluster4/cfg_d[50] ),
	.B(\blkinst/cluster4/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3003__3772  (
	.Y(\blkinst/cluster4/n_114 ),
	.A(\blkinst/cluster4/cfg_d[49] ),
	.B(\blkinst/cluster4/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3005__1474  (
	.Y(\blkinst/cluster4/n_113 ),
	.A(\blkinst/cluster4/cfg_d[48] ),
	.B(\blkinst/cluster4/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3007__4547  (
	.Y(\blkinst/cluster4/n_112 ),
	.A(\blkinst/cluster4/FE_PHN2818_cfg_d_47 ),
	.B(\blkinst/cluster4/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3009__9682  (
	.Y(\blkinst/cluster4/n_111 ),
	.A(\blkinst/cluster4/cfg_d[46] ),
	.B(\blkinst/cluster4/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3011__2683  (
	.Y(\blkinst/cluster4/n_110 ),
	.A(\blkinst/cluster4/FE_PHN1936_cfg_d_45 ),
	.B(\blkinst/cluster4/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster4/g3012__1309  (
	.Y(\blkinst/cluster4/n_109 ),
	.A(\blkinst/cluster4/n_104 ),
	.B(\blkinst/cluster4/n_105 ),
	.C(\blkinst/cluster4/n_103 ),
	.D(\blkinst/cluster4/n_96 ),
	.E(\blkinst/cluster4/n_106 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3014__6877  (
	.Y(\blkinst/cluster4/n_108 ),
	.A(\blkinst/cluster4/cfg_d[44] ),
	.B(\blkinst/cluster4/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3016__2900  (
	.Y(\blkinst/cluster4/n_107 ),
	.A(\blkinst/cluster4/cfg_d[43] ),
	.B(\blkinst/cluster4/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3018__2391  (
	.Y(\blkinst/cluster4/n_106 ),
	.A(\blkinst/cluster4/cfg_d[42] ),
	.B(\blkinst/cluster4/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3020__7675  (
	.Y(\blkinst/cluster4/n_105 ),
	.A(\blkinst/cluster4/cfg_d[41] ),
	.B(\blkinst/cluster4/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3021__7118  (
	.Y(\blkinst/cluster4/n_104 ),
	.A(\blkinst/cluster4/n_97 ),
	.B(\blkinst/cluster4/n_94 ),
	.C(\blkinst/cluster4/n_101 ),
	.D(\blkinst/cluster4/n_99 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3023__8757  (
	.Y(\blkinst/cluster4/n_103 ),
	.A(\blkinst/cluster4/cfg_d[40] ),
	.B(\blkinst/cluster4/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g3024__1786  (
	.Y(\blkinst/cluster4/n_102 ),
	.A(\blkinst/cluster4/n_100 ),
	.B(\blkinst/cluster4/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3026__5953  (
	.Y(\blkinst/cluster4/n_101 ),
	.A(\blkinst/cluster4/cfg_d[39] ),
	.B(\blkinst/cluster4/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g3027__5703  (
	.Y(\blkinst/cluster4/n_100 ),
	.A1(\blkinst/cluster4/n_35 ),
	.A2(\blkinst/cluster4/n_84 ),
	.B(\blkinst/cluster4/n_98 ),
	.C(\blkinst/cluster4/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3029__7114  (
	.Y(\blkinst/cluster4/n_99 ),
	.A(\blkinst/cluster4/FE_PHN1931_cfg_d_38 ),
	.B(\blkinst/cluster4/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3031__5266  (
	.Y(\blkinst/cluster4/n_98 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_95 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3032__2250  (
	.Y(\blkinst/cluster4/n_97 ),
	.A(\blkinst/cluster4/cfg_d[37] ),
	.B(\blkinst/cluster4/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3034__6083  (
	.Y(\blkinst/cluster4/n_96 ),
	.A(\blkinst/cluster4/cfg_d[36] ),
	.B(\blkinst/cluster4/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster4/g3035__2703  (
	.Y(\blkinst/cluster4/n_95 ),
	.A(\blkinst/cluster4/n_88 ),
	.B(\blkinst/cluster4/n_91 ),
	.C(\blkinst/cluster4/n_92 ),
	.D(\blkinst/cluster4/n_90 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3037__5795  (
	.Y(\blkinst/cluster4/n_94 ),
	.A(\blkinst/cluster4/internal_lut5[1] ),
	.B(\blkinst/cluster4/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g3038__7344  (
	.Y(\blkinst/cluster4/n_93 ),
	.A1(\blkinst/cluster4/n_80 ),
	.A2(\blkinst/cluster4/n_89 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.C(\blkinst/cluster4/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3040__1840  (
	.Y(\blkinst/cluster4/n_92 ),
	.A(\blkinst/cluster4/cfg_d[34] ),
	.B(\blkinst/cluster4/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3042__5019  (
	.Y(\blkinst/cluster4/n_91 ),
	.A(\blkinst/cluster4/cfg_d[33] ),
	.B(\blkinst/cluster4/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3044__1857  (
	.Y(\blkinst/cluster4/n_90 ),
	.A(\blkinst/cluster4/cfg_d[32] ),
	.B(\blkinst/cluster4/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster4/g3045__9906  (
	.Y(\blkinst/cluster4/n_89 ),
	.A(\blkinst/cluster4/n_86 ),
	.B(\blkinst/cluster4/n_87 ),
	.C(\blkinst/cluster4/n_83 ),
	.D(\blkinst/cluster4/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3047__8780  (
	.Y(\blkinst/cluster4/n_88 ),
	.A(\blkinst/cluster4/cfg_d[31] ),
	.B(\blkinst/cluster4/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3049__4296  (
	.Y(\blkinst/cluster4/n_87 ),
	.A(\blkinst/cluster4/cfg_d[30] ),
	.B(\blkinst/cluster4/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3051__3772  (
	.Y(\blkinst/cluster4/n_86 ),
	.A(\blkinst/cluster4/cfg_d[29] ),
	.B(\blkinst/cluster4/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3053__1474  (
	.Y(\blkinst/cluster4/n_85 ),
	.A(\blkinst/cluster4/FE_PHN1742_cfg_d_28 ),
	.B(\blkinst/cluster4/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3054__4547  (
	.Y(\blkinst/cluster4/n_84 ),
	.A(\blkinst/cluster4/n_79 ),
	.B(\blkinst/cluster4/n_77 ),
	.C(\blkinst/cluster4/n_81 ),
	.D(\blkinst/cluster4/n_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3056__9682  (
	.Y(\blkinst/cluster4/n_83 ),
	.A(\blkinst/cluster4/cfg_d[27] ),
	.B(\blkinst/cluster4/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3058__2683  (
	.Y(\blkinst/cluster4/n_82 ),
	.A(\blkinst/cluster4/cfg_d[26] ),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3060__1309  (
	.Y(\blkinst/cluster4/n_81 ),
	.A(\blkinst/cluster4/cfg_d[25] ),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g3061__6877  (
	.Y(\blkinst/cluster4/n_80 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.B(\blkinst/cluster4/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3063__2900  (
	.Y(\blkinst/cluster4/n_79 ),
	.A(\blkinst/cluster4/cfg_d[24] ),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3064__2391  (
	.Y(\blkinst/cluster4/n_78 ),
	.A(\blkinst/cluster4/n_72 ),
	.B(\blkinst/cluster4/n_70 ),
	.C(\blkinst/cluster4/n_74 ),
	.D(\blkinst/cluster4/n_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3066__7675  (
	.Y(\blkinst/cluster4/n_77 ),
	.A(\blkinst/cluster4/cfg_d[23] ),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g3067__7118  (
	.Y(\blkinst/cluster4/n_76 ),
	.A1(\blkinst/cluster4/n_35 ),
	.A2(\blkinst/cluster4/n_60 ),
	.B(\blkinst/cluster4/n_73 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3069__8757  (
	.Y(\blkinst/cluster4/n_75 ),
	.A(\blkinst/cluster4/cfg_d[22] ),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3071__1786  (
	.Y(\blkinst/cluster4/n_74 ),
	.A(\blkinst/cluster4/cfg_d[21] ),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3072__5953  (
	.Y(\blkinst/cluster4/n_73 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3074__5703  (
	.Y(\blkinst/cluster4/n_72 ),
	.A(\blkinst/cluster4/cfg_d[20] ),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster4/g3075__7114  (
	.Y(\blkinst/cluster4/n_71 ),
	.A(\blkinst/cluster4/n_64 ),
	.B(\blkinst/cluster4/n_67 ),
	.C(\blkinst/cluster4/n_69 ),
	.D(\blkinst/cluster4/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3077__5266  (
	.Y(\blkinst/cluster4/n_70 ),
	.A(\blkinst/cluster4/cfg_d[19] ),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3079__2250  (
	.Y(\blkinst/cluster4/n_69 ),
	.A(\blkinst/cluster4/cfg_d[18] ),
	.B(\blkinst/cluster4/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g3080__6083  (
	.Y(\blkinst/cluster4/n_68 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.A2(\blkinst/cluster4/n_55 ),
	.B(\blkinst/cluster4/n_65 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3082__2703  (
	.Y(\blkinst/cluster4/n_67 ),
	.A(\blkinst/cluster4/cfg_d[17] ),
	.B(\blkinst/cluster4/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3084__5795  (
	.Y(\blkinst/cluster4/n_66 ),
	.A(\blkinst/cluster4/cfg_d[16] ),
	.B(\blkinst/cluster4/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3085__7344  (
	.Y(\blkinst/cluster4/n_65 ),
	.A(\blkinst/cluster4/n_61 ),
	.B(\blkinst/cluster4/n_59 ),
	.C(\blkinst/cluster4/n_62 ),
	.D(\blkinst/cluster4/n_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3087__1840  (
	.Y(\blkinst/cluster4/n_64 ),
	.A(\blkinst/cluster4/cfg_d[15] ),
	.B(\blkinst/cluster4/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3089__5019  (
	.Y(\blkinst/cluster4/n_63 ),
	.A(\blkinst/cluster4/cfg_d[14] ),
	.B(\blkinst/cluster4/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3091__1857  (
	.Y(\blkinst/cluster4/n_62 ),
	.A(\blkinst/cluster4/cfg_d[13] ),
	.B(\blkinst/cluster4/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3093__9906  (
	.Y(\blkinst/cluster4/n_61 ),
	.A(\blkinst/cluster4/cfg_d[12] ),
	.B(\blkinst/cluster4/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3094__8780  (
	.Y(\blkinst/cluster4/n_60 ),
	.A(\blkinst/cluster4/n_56 ),
	.B(\blkinst/cluster4/n_54 ),
	.C(\blkinst/cluster4/n_57 ),
	.D(\blkinst/cluster4/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3096__4296  (
	.Y(\blkinst/cluster4/n_59 ),
	.A(\blkinst/cluster4/cfg_d[11] ),
	.B(\blkinst/cluster4/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3098__3772  (
	.Y(\blkinst/cluster4/n_58 ),
	.A(\blkinst/cluster4/cfg_d[10] ),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3100__1474  (
	.Y(\blkinst/cluster4/n_57 ),
	.A(\blkinst/cluster4/cfg_d[9] ),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3102__4547  (
	.Y(\blkinst/cluster4/n_56 ),
	.A(\blkinst/cluster4/cfg_d[8] ),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster4/g3103__9682  (
	.Y(\blkinst/cluster4/n_55 ),
	.A(\blkinst/cluster4/n_51 ),
	.B(\blkinst/cluster4/n_50 ),
	.C(\blkinst/cluster4/n_52 ),
	.D(\blkinst/cluster4/n_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3105__2683  (
	.Y(\blkinst/cluster4/n_54 ),
	.A(\blkinst/cluster4/cfg_d[7] ),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3107__1309  (
	.Y(\blkinst/cluster4/n_53 ),
	.A(\blkinst/cluster4/cfg_d[6] ),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3109__6877  (
	.Y(\blkinst/cluster4/n_52 ),
	.A(\blkinst/cluster4/cfg_d[5] ),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3111__2900  (
	.Y(\blkinst/cluster4/n_51 ),
	.A(\blkinst/cluster4/cfg_d[4] ),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3113__2391  (
	.Y(\blkinst/cluster4/n_50 ),
	.A(\blkinst/cluster4/cfg_d[3] ),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3117__7675  (
	.Y(\blkinst/cluster4/n_49 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3118__7118  (
	.Y(\blkinst/cluster4/n_48 ),
	.A(\blkinst/cluster4/n_27 ),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3119__8757  (
	.Y(\blkinst/cluster4/n_47 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3120__1786  (
	.Y(\blkinst/cluster4/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3121__5953  (
	.Y(\blkinst/cluster4/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3122__5703  (
	.Y(\blkinst/cluster4/n_44 ),
	.A(\blkinst/cluster4/n_27 ),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3123__7114  (
	.Y(\blkinst/cluster4/n_43 ),
	.A(\blkinst/cluster4/n_27 ),
	.B(\blkinst/cluster4/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3124__5266  (
	.Y(\blkinst/cluster4/n_42 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3125__2250  (
	.Y(\blkinst/cluster4/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3126__6083  (
	.Y(\blkinst/cluster4/n_40 ),
	.A(\blkinst/cluster4/n_27 ),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3127__2703  (
	.Y(\blkinst/cluster4/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.B(\blkinst/cluster4/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3128__5795  (
	.Y(\blkinst/cluster4/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.B(\blkinst/cluster4/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3130__7344  (
	.Y(\blkinst/cluster4/n_37 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[0]),
	.B(\blkinst/cluster4/n_192 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3131__1840  (
	.Y(\blkinst/cluster4/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[1]),
	.B(\blkinst/cluster4/n_190 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster4/g3132__5019  (
	.Y(\blkinst/cluster4/FE_PHN2564_n_170 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g3133__1857  (
	.Y(\blkinst/cluster4/n_35 ),
	.A(\blkinst/cluster4/n_30 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3134__9906  (
	.Y(\blkinst/cluster4/n_34 ),
	.A(\blkinst/cluster4/n_190 ),
	.B(\blkinst/cluster4/n_192 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster4/g3135__8780  (
	.Y(\blkinst/cluster4/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g3138  (
	.Y(\blkinst/cluster4/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster4/g3140  (
	.Y(\blkinst/cluster4/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster4/ffb_reg  (
	.QN(\blkinst/cluster4/ffb ),
	.CLK(\blkinst/cluster4/n_26 ),
	.D(\blkinst/cluster4/FE_DBTN10_ffb ),
	.SE(\blkinst/cluster4/n_20 ),
	.SI(\blkinst/cluster4/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster4/q_reg[0]  (
	.QN(blkinst__q4[0]),
	.CLK(\blkinst/cluster4/n_26 ),
	.D(\blkinst/cluster4/n_6 ),
	.SE(\blkinst/cluster4/n_21 ),
	.SI(\blkinst/cluster4/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1690__4296  (
	.Y(\blkinst/cluster4/n_25 ),
	.A1(\blkinst/cluster4/n_17 ),
	.A2(\blkinst/cluster4/n_14 ),
	.B(\blkinst/cluster4/n_19 ),
	.C(\blkinst/cluster4/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1691__3772  (
	.Y(\blkinst/cluster4/n_24 ),
	.A1(\blkinst/cluster4/n_16 ),
	.A2(\blkinst/cluster4/n_15 ),
	.B(\blkinst/cluster4/n_18 ),
	.C(\blkinst/cluster4/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g1692__1474  (
	.Y(\blkinst/cluster4/n_23 ),
	.A(\blkinst/cluster4/n_3 ),
	.B(\blkinst/cluster4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster4/g1693__4547  (
	.Y(\blkinst/cluster4/n_22 ),
	.A(\blkinst/cluster4/n_7 ),
	.B(\blkinst/cluster4/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster4/g1694__9682  (
	.Y(\blkinst/cluster4/n_21 ),
	.A(\blkinst/cluster4/n_18 ),
	.B(\blkinst/cluster4/n_12 ),
	.C(\blkinst/cluster4/FE_PHN1377_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster4/g1695__2683  (
	.Y(\blkinst/cluster4/n_20 ),
	.A(\blkinst/cluster4/n_19 ),
	.B(\blkinst/cluster4/n_12 ),
	.C(\blkinst/cluster4/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1696__1309  (
	.Y(\blkinst/cluster4/n_17 ),
	.A1(\blkinst/cluster4/cfg_d[76] ),
	.A2(FE_DBTN38_cbinst_x0y0w__blkp_clb_x0y0_ib4_0),
	.B(\blkinst/cluster4/n_10 ),
	.C(\blkinst/cluster4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1697__6877  (
	.Y(\blkinst/cluster4/n_19 ),
	.A(\blkinst/cluster4/cfg_d[79] ),
	.B(\blkinst/cluster4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1698__2900  (
	.Y(\blkinst/cluster4/n_18 ),
	.A(\blkinst/cluster4/cfg_d[74] ),
	.B(\blkinst/cluster4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1699__2391  (
	.Y(\blkinst/cluster4/n_16 ),
	.A1(\blkinst/cluster4/cfg_d[71] ),
	.A2(\blkinst/cluster4/FE_DBTN9_internal_lut6 ),
	.B(\blkinst/cluster4/n_11 ),
	.C(\blkinst/cluster4/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1700__7675  (
	.Y(\blkinst/cluster4/n_15 ),
	.A1(\blkinst/cluster4/cfg_d[71] ),
	.A2(\blkinst/cluster4/FE_DBTN18_cluster4__cout_0 ),
	.B(\blkinst/cluster4/n_8 ),
	.C(\blkinst/cluster4/FE_PHN1404_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster4/g1701__7118  (
	.Y(\blkinst/cluster4/n_14 ),
	.A1(\blkinst/cluster4/cfg_d[76] ),
	.A2(\blkinst/cluster4/FE_DBTN18_cluster4__cout_0 ),
	.B(\blkinst/cluster4/n_9 ),
	.C(\blkinst/cluster4/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster4/g1702__8757  (
	.Y(\blkinst/cluster4/n_13 ),
	.A(\blkinst/cluster4/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster4/g1703__1786  (
	.Y(\blkinst/cluster4/n_12 ),
	.A(\blkinst/cluster4/FE_PHN1354_cfg_d_1 ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster4/g1704__5953  (
	.Y(\blkinst/cluster4/n_26 ),
	.A(clk),
	.B(\blkinst/cluster4/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1705__5703  (
	.Y(\blkinst/cluster4/n_11 ),
	.A(\blkinst/cluster4/cfg_d[71] ),
	.B(\blkinst/cluster4/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1706__7114  (
	.Y(\blkinst/cluster4/n_10 ),
	.A(\blkinst/cluster4/cfg_d[76] ),
	.B(\blkinst/cluster4/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1707__5266  (
	.Y(\blkinst/cluster4/n_9 ),
	.A(\blkinst/cluster4/cfg_d[76] ),
	.B(\blkinst/cluster4/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster4/g1708__2250  (
	.Y(\blkinst/cluster4/n_8 ),
	.A(\blkinst/cluster4/cfg_d[71] ),
	.B(\blkinst/cluster4/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g1709  (
	.Y(\blkinst/cluster4/n_7 ),
	.A(\blkinst/cluster4/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g1710  (
	.Y(\blkinst/cluster4/n_6 ),
	.A(blkinst__q4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g1711  (
	.Y(\blkinst/cluster4/n_5 ),
	.A(\blkinst/cluster4/FE_PHN1404_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g1713  (
	.Y(\blkinst/cluster4/n_3 ),
	.A(\blkinst/cluster4/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/g1716  (
	.Y(\blkinst/cluster4/n_0 ),
	.A(\blkinst/cluster4/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster4/fopt3146  (
	.Y(\blkinst/cluster4/n_190 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster4/tie_0_cell  (
	.L(\blkinst/cluster4/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC3095_cfg_d_71  (
	.Y(\blkinst/cluster5/FE_PHN3095_cfg_d_71 ),
	.A(\blkinst/cluster5/FE_PHN3075_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC3075_cfg_d_71  (
	.Y(\blkinst/cluster5/FE_PHN3075_cfg_d_71 ),
	.A(\blkinst/cluster5/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC3065_cfg_d_59  (
	.Y(\blkinst/cluster5/FE_PHN3065_cfg_d_59 ),
	.A(\blkinst/cluster5/FE_PHN814_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC3031_cfg_d_56  (
	.Y(\blkinst/cluster5/FE_PHN2867_cfg_d_56 ),
	.A(\blkinst/cluster5/FE_PHN3031_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC3029_cfg_d_77  (
	.Y(\blkinst/cluster5/FE_PHN3029_cfg_d_77 ),
	.A(\blkinst/cluster5/FE_PHN2639_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC3002_cfg_d_36  (
	.Y(\blkinst/cluster5/FE_PHN3002_cfg_d_36 ),
	.A(\blkinst/cluster5/FE_PHN2608_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC3001_cfg_d_38  (
	.Y(\blkinst/cluster5/FE_PHN3001_cfg_d_38 ),
	.A(\blkinst/cluster5/FE_PHN2649_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2993_cfg_d_63  (
	.Y(\blkinst/cluster5/FE_PHN2993_cfg_d_63 ),
	.A(\blkinst/cluster5/FE_PHN2140_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2950_cfg_d_60  (
	.Y(\blkinst/cluster5/cfg_d[60] ),
	.A(\blkinst/cluster5/FE_PHN2950_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2948_cfg_d_65  (
	.Y(\blkinst/cluster5/FE_PHN1908_cfg_d_65 ),
	.A(\blkinst/cluster5/FE_PHN2948_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2943_cfg_d_66  (
	.Y(\blkinst/cluster5/FE_PHN1886_cfg_d_66 ),
	.A(\blkinst/cluster5/FE_PHN2943_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2914_cfg_d_64  (
	.Y(\blkinst/cluster5/FE_PHN1885_cfg_d_64 ),
	.A(\blkinst/cluster5/FE_PHN2914_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2913_cfg_d_62  (
	.Y(\blkinst/cluster5/FE_PHN1887_cfg_d_62 ),
	.A(\blkinst/cluster5/FE_PHN2913_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2910_cfg_d_59  (
	.Y(\blkinst/cluster5/cfg_d[59] ),
	.A(\blkinst/cluster5/FE_PHN2910_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2908_cfg_d_67  (
	.Y(\blkinst/cluster5/FE_PHN1799_cfg_d_67 ),
	.A(\blkinst/cluster5/FE_PHN2908_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2889_cfg_d_24  (
	.Y(\blkinst/cluster5/FE_PHN1588_cfg_d_24 ),
	.A(\blkinst/cluster5/FE_PHN2889_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2885_cfg_d_48  (
	.Y(\blkinst/cluster5/FE_PHN1907_cfg_d_48 ),
	.A(\blkinst/cluster5/FE_PHN2885_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2882_cfg_d_61  (
	.Y(\blkinst/cluster5/FE_PHN1893_cfg_d_61 ),
	.A(\blkinst/cluster5/FE_PHN2882_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2880_cfg_d_46  (
	.Y(\blkinst/cluster5/FE_PHN1905_cfg_d_46 ),
	.A(\blkinst/cluster5/FE_PHN2880_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2876_cfg_d_39  (
	.Y(\blkinst/cluster5/FE_PHN1899_cfg_d_39 ),
	.A(\blkinst/cluster5/FE_PHN2876_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2875_cfg_d_58  (
	.Y(\blkinst/cluster5/FE_PHN1895_cfg_d_58 ),
	.A(\blkinst/cluster5/FE_PHN2875_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2867_cfg_d_56  (
	.Y(\blkinst/cluster5/FE_PHN1914_cfg_d_56 ),
	.A(\blkinst/cluster5/FE_PHN2867_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2865_cfg_d_41  (
	.Y(\blkinst/cluster5/FE_PHN1901_cfg_d_41 ),
	.A(\blkinst/cluster5/FE_PHN2865_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2861_cfg_d_50  (
	.Y(\blkinst/cluster5/FE_PHN1898_cfg_d_50 ),
	.A(\blkinst/cluster5/FE_PHN2861_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2860_cfg_d_5  (
	.Y(\blkinst/cluster5/FE_PHN1681_cfg_d_5 ),
	.A(\blkinst/cluster5/FE_PHN2860_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2856_cfg_d_57  (
	.Y(\blkinst/cluster5/FE_PHN1921_cfg_d_57 ),
	.A(\blkinst/cluster5/FE_PHN2856_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2854_cfg_d_4  (
	.Y(\blkinst/cluster5/FE_PHN1656_cfg_d_4 ),
	.A(\blkinst/cluster5/FE_PHN2854_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2851_cfg_d_55  (
	.Y(\blkinst/cluster5/FE_PHN1896_cfg_d_55 ),
	.A(\blkinst/cluster5/FE_PHN2851_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2848_cfg_d_37  (
	.Y(\blkinst/cluster5/FE_PHN1910_cfg_d_37 ),
	.A(\blkinst/cluster5/FE_PHN2848_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2846_n_145  (
	.Y(\blkinst/cluster5/FE_PHN1547_n_145 ),
	.A(\blkinst/cluster5/FE_PHN2846_n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2841_cfg_d_45  (
	.Y(\blkinst/cluster5/FE_PHN1903_cfg_d_45 ),
	.A(\blkinst/cluster5/FE_PHN2841_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2840_cfg_d_43  (
	.Y(\blkinst/cluster5/FE_PHN1915_cfg_d_43 ),
	.A(\blkinst/cluster5/FE_PHN2840_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2839_cfg_d_47  (
	.Y(\blkinst/cluster5/FE_PHN1906_cfg_d_47 ),
	.A(\blkinst/cluster5/FE_PHN2839_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2838_cfg_d_9  (
	.Y(\blkinst/cluster5/FE_PHN1665_cfg_d_9 ),
	.A(\blkinst/cluster5/FE_PHN2838_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2835_cfg_d_7  (
	.Y(\blkinst/cluster5/FE_PHN1696_cfg_d_7 ),
	.A(\blkinst/cluster5/FE_PHN2835_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2831_cfg_d_42  (
	.Y(\blkinst/cluster5/FE_PHN1900_cfg_d_42 ),
	.A(\blkinst/cluster5/FE_PHN2831_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2830_cfg_d_40  (
	.Y(\blkinst/cluster5/FE_PHN1902_cfg_d_40 ),
	.A(\blkinst/cluster5/FE_PHN2830_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2823_cfg_d_22  (
	.Y(\blkinst/cluster5/FE_PHN1657_cfg_d_22 ),
	.A(\blkinst/cluster5/FE_PHN2823_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2822_cfg_d_8  (
	.Y(\blkinst/cluster5/FE_PHN2822_cfg_d_8 ),
	.A(\blkinst/cluster5/FE_PHN1123_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2815_cfg_d_23  (
	.Y(\blkinst/cluster5/FE_PHN1660_cfg_d_23 ),
	.A(\blkinst/cluster5/FE_PHN2815_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2808_cfg_d_25  (
	.Y(\blkinst/cluster5/FE_PHN1667_cfg_d_25 ),
	.A(\blkinst/cluster5/FE_PHN2808_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2800_cfg_d_26  (
	.Y(\blkinst/cluster5/FE_PHN1680_cfg_d_26 ),
	.A(\blkinst/cluster5/FE_PHN2800_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2799_cfg_d_11  (
	.Y(\blkinst/cluster5/FE_PHN1704_cfg_d_11 ),
	.A(\blkinst/cluster5/FE_PHN2799_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2797_cfg_d_34  (
	.Y(\blkinst/cluster5/FE_PHN1664_cfg_d_34 ),
	.A(\blkinst/cluster5/FE_PHN2797_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2796_cfg_d_27  (
	.Y(\blkinst/cluster5/FE_PHN1693_cfg_d_27 ),
	.A(\blkinst/cluster5/FE_PHN2796_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2795_cfg_d_29  (
	.Y(\blkinst/cluster5/FE_PHN1673_cfg_d_29 ),
	.A(\blkinst/cluster5/FE_PHN2795_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2794_cfg_d_12  (
	.Y(\blkinst/cluster5/FE_PHN1668_cfg_d_12 ),
	.A(\blkinst/cluster5/FE_PHN2794_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2792_cfg_d_17  (
	.Y(\blkinst/cluster5/FE_PHN1683_cfg_d_17 ),
	.A(\blkinst/cluster5/FE_PHN2792_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2790_cfg_d_32  (
	.Y(\blkinst/cluster5/FE_PHN1671_cfg_d_32 ),
	.A(\blkinst/cluster5/FE_PHN2790_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2772_cfg_d_69  (
	.Y(\blkinst/cluster5/FE_PHN2772_cfg_d_69 ),
	.A(\blkinst/cluster5/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2740_cfg_d_79  (
	.Y(\blkinst/cluster5/FE_PHN1411_cfg_d_79 ),
	.A(\blkinst/cluster5/FE_PHN2740_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2712_cfg_d_72  (
	.Y(\blkinst/cluster5/FE_PHN1397_cfg_d_72 ),
	.A(\blkinst/cluster5/FE_PHN2712_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2711_cfg_d_74  (
	.Y(\blkinst/cluster5/FE_PHN2711_cfg_d_74 ),
	.A(\blkinst/cluster5/FE_PHN688_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2697_cfg_d_14  (
	.Y(\blkinst/cluster5/FE_PHN2697_cfg_d_14 ),
	.A(\blkinst/cluster5/FE_PHN1082_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2690_cfg_d_52  (
	.Y(\blkinst/cluster5/FE_PHN2690_cfg_d_52 ),
	.A(\blkinst/cluster5/FE_PHN895_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2687_cfg_d_76  (
	.Y(\blkinst/cluster5/FE_PHN1441_cfg_d_76 ),
	.A(\blkinst/cluster5/FE_PHN2687_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2662_cfg_d_73  (
	.Y(\blkinst/cluster5/FE_PHN1378_cfg_d_73 ),
	.A(\blkinst/cluster5/FE_PHN2662_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2649_cfg_d_38  (
	.Y(\blkinst/cluster5/FE_PHN2649_cfg_d_38 ),
	.A(\blkinst/cluster5/FE_PHN1310_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2639_cfg_d_77  (
	.Y(\blkinst/cluster5/FE_PHN2639_cfg_d_77 ),
	.A(\blkinst/cluster5/FE_PHN467_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2633_cfg_d_78  (
	.Y(\blkinst/cluster5/FE_PHN2633_cfg_d_78 ),
	.A(\blkinst/cluster5/FE_PHN684_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2608_cfg_d_36  (
	.Y(\blkinst/cluster5/FE_PHN2608_cfg_d_36 ),
	.A(\blkinst/cluster5/FE_PHN385_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2586_cfg_d_54  (
	.Y(\blkinst/cluster5/FE_PHN2586_cfg_d_54 ),
	.A(\blkinst/cluster5/FE_PHN430_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2577_cfg_d_81  (
	.Y(\blkinst/cluster5/FE_PHN1303_cfg_d_81 ),
	.A(\blkinst/cluster5/FE_PHN2577_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2569_cfg_d_0  (
	.Y(\blkinst/cluster5/FE_PHN1235_cfg_d_0 ),
	.A(\blkinst/cluster5/FE_PHN2569_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2530_cfg_d_19  (
	.Y(\blkinst/cluster5/FE_PHN2530_cfg_d_19 ),
	.A(\blkinst/cluster5/FE_PHN990_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2503_cfg_d_20  (
	.Y(\blkinst/cluster5/FE_PHN2503_cfg_d_20 ),
	.A(\blkinst/cluster5/FE_PHN583_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2494_cfg_d_49  (
	.Y(\blkinst/cluster5/FE_PHN2494_cfg_d_49 ),
	.A(\blkinst/cluster5/FE_PHN541_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2478_cfg_d_31  (
	.Y(\blkinst/cluster5/FE_PHN2478_cfg_d_31 ),
	.A(\blkinst/cluster5/FE_PHN560_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2434_cfg_d_53  (
	.Y(\blkinst/cluster5/FE_PHN2434_cfg_d_53 ),
	.A(\blkinst/cluster5/FE_PHN619_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2427_cfg_d_16  (
	.Y(\blkinst/cluster5/FE_PHN2427_cfg_d_16 ),
	.A(\blkinst/cluster5/FE_PHN609_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2406_cfg_d_44  (
	.Y(\blkinst/cluster5/FE_PHN2406_cfg_d_44 ),
	.A(\blkinst/cluster5/FE_PHN438_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2401_n_163  (
	.Y(\blkinst/cluster5/n_163 ),
	.A(\blkinst/cluster5/FE_PHN2401_n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2399_cfg_d_28  (
	.Y(\blkinst/cluster5/FE_PHN2399_cfg_d_28 ),
	.A(\blkinst/cluster5/FE_PHN1048_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2391_cfg_d_30  (
	.Y(\blkinst/cluster5/FE_PHN2391_cfg_d_30 ),
	.A(\blkinst/cluster5/FE_PHN937_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2360_cfg_d_80  (
	.Y(\blkinst/cluster5/FE_PHN2360_cfg_d_80 ),
	.A(\blkinst/cluster5/FE_PHN1247_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2319_cfg_d_15  (
	.Y(\blkinst/cluster5/FE_PHN2319_cfg_d_15 ),
	.A(\blkinst/cluster5/FE_PHN712_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2312_cfg_d_18  (
	.Y(\blkinst/cluster5/FE_PHN2312_cfg_d_18 ),
	.A(\blkinst/cluster5/FE_PHN820_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2308_cfg_d_10  (
	.Y(\blkinst/cluster5/FE_PHN2308_cfg_d_10 ),
	.A(\blkinst/cluster5/FE_PHN1299_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC2273_cfg_d_2  (
	.Y(\blkinst/cluster5/FE_PHN2273_cfg_d_2 ),
	.A(\blkinst/cluster5/FE_PHN1034_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2217_cfg_d_51  (
	.Y(\blkinst/cluster5/FE_PHN2217_cfg_d_51 ),
	.A(\blkinst/cluster5/FE_PHN896_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2194_cfg_d_13  (
	.Y(\blkinst/cluster5/FE_PHN2194_cfg_d_13 ),
	.A(\blkinst/cluster5/FE_PHN437_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2177_cfg_d_75  (
	.Y(\blkinst/cluster5/FE_PHN2177_cfg_d_75 ),
	.A(\blkinst/cluster5/FE_PHN843_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2176_n_171  (
	.Y(\blkinst/cluster5/FE_PHN1153_n_171 ),
	.A(\blkinst/cluster5/FE_PHN2176_n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster5/FE_PHC2174_cfg_d_33  (
	.Y(\blkinst/cluster5/FE_PHN2174_cfg_d_33 ),
	.A(\blkinst/cluster5/FE_PHN641_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC2140_cfg_d_63  (
	.Y(\blkinst/cluster5/FE_PHN2140_cfg_d_63 ),
	.A(\blkinst/cluster5/FE_PHN666_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2111_cfg_d_3  (
	.Y(\blkinst/cluster5/FE_PHN2111_cfg_d_3 ),
	.A(\blkinst/cluster5/FE_PHN832_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2109_internal_lut5_1  (
	.Y(\blkinst/cluster5/FE_PHN2109_internal_lut5_1 ),
	.A(\blkinst/cluster5/FE_PHN410_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC2106_cfg_d_21  (
	.Y(\blkinst/cluster5/FE_PHN2106_cfg_d_21 ),
	.A(\blkinst/cluster5/FE_PHN669_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC2065_internal_lut5_1  (
	.Y(\blkinst/cluster5/internal_lut5[1] ),
	.A(\blkinst/cluster5/FE_PHN2065_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC2015_cfg_d_21  (
	.Y(\blkinst/cluster5/cfg_d[21] ),
	.A(\blkinst/cluster5/FE_PHN2015_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC2008_cfg_d_3  (
	.Y(\blkinst/cluster5/cfg_d[3] ),
	.A(\blkinst/cluster5/FE_PHN2008_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1921_cfg_d_57  (
	.Y(\blkinst/cluster5/cfg_d[57] ),
	.A(\blkinst/cluster5/FE_PHN1921_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1916_cfg_d_51  (
	.Y(\blkinst/cluster5/cfg_d[51] ),
	.A(\blkinst/cluster5/FE_PHN1916_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1915_cfg_d_43  (
	.Y(\blkinst/cluster5/cfg_d[43] ),
	.A(\blkinst/cluster5/FE_PHN1915_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1914_cfg_d_56  (
	.Y(\blkinst/cluster5/cfg_d[56] ),
	.A(\blkinst/cluster5/FE_PHN1914_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1913_cfg_d_36  (
	.Y(\blkinst/cluster5/cfg_d[36] ),
	.A(\blkinst/cluster5/FE_PHN1913_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1912_cfg_d_60  (
	.Y(\blkinst/cluster5/FE_PHN1912_cfg_d_60 ),
	.A(\blkinst/cluster5/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1911_cfg_d_49  (
	.Y(\blkinst/cluster5/cfg_d[49] ),
	.A(\blkinst/cluster5/FE_PHN1911_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1910_cfg_d_37  (
	.Y(\blkinst/cluster5/cfg_d[37] ),
	.A(\blkinst/cluster5/FE_PHN1910_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1909_cfg_d_52  (
	.Y(\blkinst/cluster5/cfg_d[52] ),
	.A(\blkinst/cluster5/FE_PHN1909_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1908_cfg_d_65  (
	.Y(\blkinst/cluster5/cfg_d[65] ),
	.A(\blkinst/cluster5/FE_PHN1908_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1907_cfg_d_48  (
	.Y(\blkinst/cluster5/cfg_d[48] ),
	.A(\blkinst/cluster5/FE_PHN1907_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1906_cfg_d_47  (
	.Y(\blkinst/cluster5/cfg_d[47] ),
	.A(\blkinst/cluster5/FE_PHN1906_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1905_cfg_d_46  (
	.Y(\blkinst/cluster5/cfg_d[46] ),
	.A(\blkinst/cluster5/FE_PHN1905_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1904_cfg_d_54  (
	.Y(\blkinst/cluster5/cfg_d[54] ),
	.A(\blkinst/cluster5/FE_PHN1904_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1903_cfg_d_45  (
	.Y(\blkinst/cluster5/cfg_d[45] ),
	.A(\blkinst/cluster5/FE_PHN1903_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1902_cfg_d_40  (
	.Y(\blkinst/cluster5/cfg_d[40] ),
	.A(\blkinst/cluster5/FE_PHN1902_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1901_cfg_d_41  (
	.Y(\blkinst/cluster5/cfg_d[41] ),
	.A(\blkinst/cluster5/FE_PHN1901_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1900_cfg_d_42  (
	.Y(\blkinst/cluster5/cfg_d[42] ),
	.A(\blkinst/cluster5/FE_PHN1900_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1899_cfg_d_39  (
	.Y(\blkinst/cluster5/cfg_d[39] ),
	.A(\blkinst/cluster5/FE_PHN1899_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1898_cfg_d_50  (
	.Y(\blkinst/cluster5/cfg_d[50] ),
	.A(\blkinst/cluster5/FE_PHN1898_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1896_cfg_d_55  (
	.Y(\blkinst/cluster5/cfg_d[55] ),
	.A(\blkinst/cluster5/FE_PHN1896_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1895_cfg_d_58  (
	.Y(\blkinst/cluster5/cfg_d[58] ),
	.A(\blkinst/cluster5/FE_PHN1895_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1894_cfg_d_44  (
	.Y(\blkinst/cluster5/cfg_d[44] ),
	.A(\blkinst/cluster5/FE_PHN1894_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1893_cfg_d_61  (
	.Y(\blkinst/cluster5/cfg_d[61] ),
	.A(\blkinst/cluster5/FE_PHN1893_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1892_cfg_d_53  (
	.Y(\blkinst/cluster5/cfg_d[53] ),
	.A(\blkinst/cluster5/FE_PHN1892_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1887_cfg_d_62  (
	.Y(\blkinst/cluster5/cfg_d[62] ),
	.A(\blkinst/cluster5/FE_PHN1887_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1886_cfg_d_66  (
	.Y(\blkinst/cluster5/cfg_d[66] ),
	.A(\blkinst/cluster5/FE_PHN1886_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1885_cfg_d_64  (
	.Y(\blkinst/cluster5/cfg_d[64] ),
	.A(\blkinst/cluster5/FE_PHN1885_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1799_cfg_d_67  (
	.Y(\blkinst/cluster5/cfg_d[67] ),
	.A(\blkinst/cluster5/FE_PHN1799_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1716_cfg_d_33  (
	.Y(\blkinst/cluster5/cfg_d[33] ),
	.A(\blkinst/cluster5/FE_PHN1716_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1711_cfg_d_13  (
	.Y(\blkinst/cluster5/cfg_d[13] ),
	.A(\blkinst/cluster5/FE_PHN1711_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1706_cfg_d_30  (
	.Y(\blkinst/cluster5/cfg_d[30] ),
	.A(\blkinst/cluster5/FE_PHN1706_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1704_cfg_d_11  (
	.Y(\blkinst/cluster5/cfg_d[11] ),
	.A(\blkinst/cluster5/FE_PHN1704_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1701_cfg_d_14  (
	.Y(\blkinst/cluster5/cfg_d[14] ),
	.A(\blkinst/cluster5/FE_PHN1701_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1700_cfg_d_28  (
	.Y(\blkinst/cluster5/cfg_d[28] ),
	.A(\blkinst/cluster5/FE_PHN1700_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1699_cfg_d_18  (
	.Y(\blkinst/cluster5/cfg_d[18] ),
	.A(\blkinst/cluster5/FE_PHN1699_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1696_cfg_d_7  (
	.Y(\blkinst/cluster5/cfg_d[7] ),
	.A(\blkinst/cluster5/FE_PHN1696_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1693_cfg_d_27  (
	.Y(\blkinst/cluster5/cfg_d[27] ),
	.A(\blkinst/cluster5/FE_PHN1693_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1688_cfg_d_16  (
	.Y(\blkinst/cluster5/cfg_d[16] ),
	.A(\blkinst/cluster5/FE_PHN1688_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1683_cfg_d_17  (
	.Y(\blkinst/cluster5/cfg_d[17] ),
	.A(\blkinst/cluster5/FE_PHN1683_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1681_cfg_d_5  (
	.Y(\blkinst/cluster5/cfg_d[5] ),
	.A(\blkinst/cluster5/FE_PHN1681_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1680_cfg_d_26  (
	.Y(\blkinst/cluster5/cfg_d[26] ),
	.A(\blkinst/cluster5/FE_PHN1680_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1679_cfg_d_31  (
	.Y(\blkinst/cluster5/cfg_d[31] ),
	.A(\blkinst/cluster5/FE_PHN1679_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1673_cfg_d_29  (
	.Y(\blkinst/cluster5/cfg_d[29] ),
	.A(\blkinst/cluster5/FE_PHN1673_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1671_cfg_d_32  (
	.Y(\blkinst/cluster5/cfg_d[32] ),
	.A(\blkinst/cluster5/FE_PHN1671_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1668_cfg_d_12  (
	.Y(\blkinst/cluster5/cfg_d[12] ),
	.A(\blkinst/cluster5/FE_PHN1668_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1667_cfg_d_25  (
	.Y(\blkinst/cluster5/cfg_d[25] ),
	.A(\blkinst/cluster5/FE_PHN1667_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1666_cfg_d_15  (
	.Y(\blkinst/cluster5/cfg_d[15] ),
	.A(\blkinst/cluster5/FE_PHN1666_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1665_cfg_d_9  (
	.Y(\blkinst/cluster5/cfg_d[9] ),
	.A(\blkinst/cluster5/FE_PHN1665_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1664_cfg_d_34  (
	.Y(\blkinst/cluster5/cfg_d[34] ),
	.A(\blkinst/cluster5/FE_PHN1664_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1662_cfg_d_19  (
	.Y(\blkinst/cluster5/cfg_d[19] ),
	.A(\blkinst/cluster5/FE_PHN1662_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1660_cfg_d_23  (
	.Y(\blkinst/cluster5/cfg_d[23] ),
	.A(\blkinst/cluster5/FE_PHN1660_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1659_cfg_d_20  (
	.Y(\blkinst/cluster5/cfg_d[20] ),
	.A(\blkinst/cluster5/FE_PHN1659_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1657_cfg_d_22  (
	.Y(\blkinst/cluster5/cfg_d[22] ),
	.A(\blkinst/cluster5/FE_PHN1657_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1656_cfg_d_4  (
	.Y(\blkinst/cluster5/cfg_d[4] ),
	.A(\blkinst/cluster5/FE_PHN1656_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1588_cfg_d_24  (
	.Y(\blkinst/cluster5/cfg_d[24] ),
	.A(\blkinst/cluster5/FE_PHN1588_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1587_cfg_d_6  (
	.Y(\blkinst/cluster5/cfg_d[6] ),
	.A(\blkinst/cluster5/FE_PHN1587_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1585_cfg_d_8  (
	.Y(\blkinst/cluster5/cfg_d[8] ),
	.A(\blkinst/cluster5/FE_PHN1585_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1575_cfg_d_68  (
	.Y(\blkinst/cluster5/cfg_d[68] ),
	.A(\blkinst/cluster5/FE_PHN1575_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1554_cfg_d_69  (
	.Y(\blkinst/cluster5/FE_PHN1554_cfg_d_69 ),
	.A(\blkinst/cluster5/FE_PHN2772_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1547_n_145  (
	.Y(\blkinst/cluster5/n_145 ),
	.A(\blkinst/cluster5/FE_PHN1547_n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1473_cfg_d_2  (
	.Y(\blkinst/cluster5/FE_PHN1473_cfg_d_2 ),
	.A(\blkinst/cluster5/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SL \blkinst/cluster5/FE_PHC1441_cfg_d_76  (
	.Y(\blkinst/cluster5/cfg_d[76] ),
	.A(\blkinst/cluster5/FE_PHN1441_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1411_cfg_d_79  (
	.Y(\blkinst/cluster5/cfg_d[79] ),
	.A(\blkinst/cluster5/FE_PHN1411_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1409_cfg_d_77  (
	.Y(\blkinst/cluster5/cfg_d[77] ),
	.A(\blkinst/cluster5/FE_PHN1409_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster5/FE_PHC1397_cfg_d_72  (
	.Y(\blkinst/cluster5/cfg_d[72] ),
	.A(\blkinst/cluster5/FE_PHN1397_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1396_cfg_d_74  (
	.Y(\blkinst/cluster5/cfg_d[74] ),
	.A(\blkinst/cluster5/FE_PHN1396_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1393_cfg_d_75  (
	.Y(\blkinst/cluster5/cfg_d[75] ),
	.A(\blkinst/cluster5/FE_PHN1393_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1378_cfg_d_73  (
	.Y(\blkinst/cluster5/cfg_d[73] ),
	.A(\blkinst/cluster5/FE_PHN1378_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1353_cfg_d_78  (
	.Y(\blkinst/cluster5/cfg_d[78] ),
	.A(\blkinst/cluster5/FE_PHN1353_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1346_cfg_d_1  (
	.Y(\blkinst/cluster5/cfg_d[1] ),
	.A(\blkinst/cluster5/FE_PHN1346_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1310_cfg_d_38  (
	.Y(\blkinst/cluster5/FE_PHN1310_cfg_d_38 ),
	.A(\blkinst/cluster5/FE_PHN947_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1303_cfg_d_81  (
	.Y(\blkinst/cluster5/FE_PHN321_cfg_d_81 ),
	.A(\blkinst/cluster5/FE_PHN1303_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1299_cfg_d_10  (
	.Y(\blkinst/cluster5/FE_PHN1299_cfg_d_10 ),
	.A(\blkinst/cluster5/FE_PHN991_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1287_n_163  (
	.Y(\blkinst/cluster5/FE_PHN1287_n_163 ),
	.A(\blkinst/cluster5/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1247_cfg_d_80  (
	.Y(\blkinst/cluster5/FE_PHN1247_cfg_d_80 ),
	.A(\blkinst/cluster5/FE_PHN592_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1235_cfg_d_0  (
	.Y(\blkinst/cluster5/cfg_d[0] ),
	.A(\blkinst/cluster5/FE_PHN1235_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1153_n_171  (
	.Y(\blkinst/cluster5/n_171 ),
	.A(\blkinst/cluster5/FE_PHN1153_n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1149_cfg_d_6  (
	.Y(\blkinst/cluster5/FE_PHN1149_cfg_d_6 ),
	.A(\blkinst/cluster5/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1146_cfg_d_64  (
	.Y(\blkinst/cluster5/FE_PHN1146_cfg_d_64 ),
	.A(\blkinst/cluster5/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1144_cfg_d_27  (
	.Y(\blkinst/cluster5/FE_PHN1144_cfg_d_27 ),
	.A(\blkinst/cluster5/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1134_cfg_d_48  (
	.Y(\blkinst/cluster5/FE_PHN1134_cfg_d_48 ),
	.A(\blkinst/cluster5/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1128_cfg_d_72  (
	.Y(\blkinst/cluster5/FE_PHN1128_cfg_d_72 ),
	.A(\blkinst/cluster5/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1123_cfg_d_8  (
	.Y(\blkinst/cluster5/FE_PHN1123_cfg_d_8 ),
	.A(\blkinst/cluster5/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1122_cfg_d_67  (
	.Y(\blkinst/cluster5/FE_PHN1122_cfg_d_67 ),
	.A(\blkinst/cluster5/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1114_cfg_d_58  (
	.Y(\blkinst/cluster5/FE_PHN1114_cfg_d_58 ),
	.A(\blkinst/cluster5/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1113_cfg_d_37  (
	.Y(\blkinst/cluster5/FE_PHN1113_cfg_d_37 ),
	.A(\blkinst/cluster5/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1084_cfg_d_32  (
	.Y(\blkinst/cluster5/FE_PHN1084_cfg_d_32 ),
	.A(\blkinst/cluster5/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1083_cfg_d_40  (
	.Y(\blkinst/cluster5/FE_PHN1083_cfg_d_40 ),
	.A(\blkinst/cluster5/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1082_cfg_d_14  (
	.Y(\blkinst/cluster5/FE_PHN1082_cfg_d_14 ),
	.A(\blkinst/cluster5/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1048_cfg_d_28  (
	.Y(\blkinst/cluster5/FE_PHN1048_cfg_d_28 ),
	.A(\blkinst/cluster5/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1034_cfg_d_2  (
	.Y(\blkinst/cluster5/FE_PHN1034_cfg_d_2 ),
	.A(\blkinst/cluster5/FE_PHN1473_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1033_cfg_d_69  (
	.Y(\blkinst/cluster5/FE_PHN1033_cfg_d_69 ),
	.A(\blkinst/cluster5/FE_PHN1554_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1022_cfg_d_4  (
	.Y(\blkinst/cluster5/FE_PHN1022_cfg_d_4 ),
	.A(\blkinst/cluster5/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC1008_cfg_d_55  (
	.Y(\blkinst/cluster5/FE_PHN1008_cfg_d_55 ),
	.A(\blkinst/cluster5/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC991_cfg_d_10  (
	.Y(\blkinst/cluster5/FE_PHN991_cfg_d_10 ),
	.A(\blkinst/cluster5/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC990_cfg_d_19  (
	.Y(\blkinst/cluster5/FE_PHN990_cfg_d_19 ),
	.A(\blkinst/cluster5/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC989_cfg_d_26  (
	.Y(\blkinst/cluster5/FE_PHN989_cfg_d_26 ),
	.A(\blkinst/cluster5/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC979_cfg_d_7  (
	.Y(\blkinst/cluster5/FE_PHN979_cfg_d_7 ),
	.A(\blkinst/cluster5/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC948_cfg_d_12  (
	.Y(\blkinst/cluster5/FE_PHN948_cfg_d_12 ),
	.A(\blkinst/cluster5/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC947_cfg_d_38  (
	.Y(\blkinst/cluster5/FE_PHN947_cfg_d_38 ),
	.A(\blkinst/cluster5/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC946_cfg_d_46  (
	.Y(\blkinst/cluster5/FE_PHN946_cfg_d_46 ),
	.A(\blkinst/cluster5/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC937_cfg_d_30  (
	.Y(\blkinst/cluster5/FE_PHN937_cfg_d_30 ),
	.A(\blkinst/cluster5/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC897_cfg_d_47  (
	.Y(\blkinst/cluster5/FE_PHN897_cfg_d_47 ),
	.A(\blkinst/cluster5/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC896_cfg_d_51  (
	.Y(\blkinst/cluster5/FE_PHN896_cfg_d_51 ),
	.A(\blkinst/cluster5/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC895_cfg_d_52  (
	.Y(\blkinst/cluster5/FE_PHN895_cfg_d_52 ),
	.A(\blkinst/cluster5/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC843_cfg_d_75  (
	.Y(\blkinst/cluster5/FE_PHN843_cfg_d_75 ),
	.A(\blkinst/cluster5/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC832_cfg_d_3  (
	.Y(\blkinst/cluster5/FE_PHN832_cfg_d_3 ),
	.A(\blkinst/cluster5/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC831_cfg_d_65  (
	.Y(\blkinst/cluster5/FE_PHN831_cfg_d_65 ),
	.A(\blkinst/cluster5/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC821_cfg_d_17  (
	.Y(\blkinst/cluster5/FE_PHN821_cfg_d_17 ),
	.A(\blkinst/cluster5/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC820_cfg_d_18  (
	.Y(\blkinst/cluster5/FE_PHN820_cfg_d_18 ),
	.A(\blkinst/cluster5/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC814_cfg_d_59  (
	.Y(\blkinst/cluster5/FE_PHN814_cfg_d_59 ),
	.A(\blkinst/cluster5/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC813_cfg_d_57  (
	.Y(\blkinst/cluster5/FE_PHN813_cfg_d_57 ),
	.A(\blkinst/cluster5/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC807_cfg_d_11  (
	.Y(\blkinst/cluster5/FE_PHN807_cfg_d_11 ),
	.A(\blkinst/cluster5/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC803_cfg_d_23  (
	.Y(\blkinst/cluster5/FE_PHN803_cfg_d_23 ),
	.A(\blkinst/cluster5/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC772_cfg_d_43  (
	.Y(\blkinst/cluster5/FE_PHN772_cfg_d_43 ),
	.A(\blkinst/cluster5/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC712_cfg_d_15  (
	.Y(\blkinst/cluster5/FE_PHN712_cfg_d_15 ),
	.A(\blkinst/cluster5/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC688_cfg_d_74  (
	.Y(\blkinst/cluster5/FE_PHN688_cfg_d_74 ),
	.A(\blkinst/cluster5/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC687_cfg_d_24  (
	.Y(\blkinst/cluster5/FE_PHN687_cfg_d_24 ),
	.A(\blkinst/cluster5/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC686_cfg_d_73  (
	.Y(\blkinst/cluster5/FE_PHN686_cfg_d_73 ),
	.A(\blkinst/cluster5/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC684_cfg_d_78  (
	.Y(\blkinst/cluster5/FE_PHN684_cfg_d_78 ),
	.A(\blkinst/cluster5/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC675_cfg_d_66  (
	.Y(\blkinst/cluster5/FE_PHN675_cfg_d_66 ),
	.A(\blkinst/cluster5/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC669_cfg_d_21  (
	.Y(\blkinst/cluster5/FE_PHN669_cfg_d_21 ),
	.A(\blkinst/cluster5/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC668_cfg_d_25  (
	.Y(\blkinst/cluster5/FE_PHN668_cfg_d_25 ),
	.A(\blkinst/cluster5/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC666_cfg_d_63  (
	.Y(\blkinst/cluster5/FE_PHN666_cfg_d_63 ),
	.A(\blkinst/cluster5/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC648_cfg_d_39  (
	.Y(\blkinst/cluster5/FE_PHN648_cfg_d_39 ),
	.A(\blkinst/cluster5/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC647_cfg_d_41  (
	.Y(\blkinst/cluster5/FE_PHN647_cfg_d_41 ),
	.A(\blkinst/cluster5/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC641_cfg_d_33  (
	.Y(\blkinst/cluster5/FE_PHN641_cfg_d_33 ),
	.A(\blkinst/cluster5/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC619_cfg_d_53  (
	.Y(\blkinst/cluster5/FE_PHN619_cfg_d_53 ),
	.A(\blkinst/cluster5/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC609_cfg_d_16  (
	.Y(\blkinst/cluster5/FE_PHN609_cfg_d_16 ),
	.A(\blkinst/cluster5/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC595_cfg_d_22  (
	.Y(\blkinst/cluster5/FE_PHN595_cfg_d_22 ),
	.A(\blkinst/cluster5/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC593_cfg_d_79  (
	.Y(\blkinst/cluster5/FE_PHN593_cfg_d_79 ),
	.A(\blkinst/cluster5/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC592_cfg_d_80  (
	.Y(\blkinst/cluster5/FE_PHN592_cfg_d_80 ),
	.A(\blkinst/cluster5/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC587_cfg_d_62  (
	.Y(\blkinst/cluster5/FE_PHN587_cfg_d_62 ),
	.A(\blkinst/cluster5/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC583_cfg_d_20  (
	.Y(\blkinst/cluster5/FE_PHN583_cfg_d_20 ),
	.A(\blkinst/cluster5/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC560_cfg_d_31  (
	.Y(\blkinst/cluster5/FE_PHN560_cfg_d_31 ),
	.A(\blkinst/cluster5/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC559_cfg_d_42  (
	.Y(\blkinst/cluster5/FE_PHN559_cfg_d_42 ),
	.A(\blkinst/cluster5/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC541_cfg_d_49  (
	.Y(\blkinst/cluster5/FE_PHN541_cfg_d_49 ),
	.A(\blkinst/cluster5/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC514_cfg_d_56  (
	.Y(\blkinst/cluster5/FE_PHN514_cfg_d_56 ),
	.A(\blkinst/cluster5/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC513_cfg_d_60  (
	.Y(\blkinst/cluster5/FE_PHN513_cfg_d_60 ),
	.A(\blkinst/cluster5/FE_PHN1912_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC493_cfg_d_29  (
	.Y(\blkinst/cluster5/FE_PHN493_cfg_d_29 ),
	.A(\blkinst/cluster5/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC492_cfg_d_34  (
	.Y(\blkinst/cluster5/FE_PHN492_cfg_d_34 ),
	.A(\blkinst/cluster5/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC490_cfg_d_45  (
	.Y(\blkinst/cluster5/FE_PHN490_cfg_d_45 ),
	.A(\blkinst/cluster5/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC471_n_163  (
	.Y(\blkinst/cluster5/FE_PHN471_n_163 ),
	.A(\blkinst/cluster5/FE_PHN1287_n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC467_cfg_d_77  (
	.Y(\blkinst/cluster5/FE_PHN467_cfg_d_77 ),
	.A(\blkinst/cluster5/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC465_cfg_d_0  (
	.Y(\blkinst/cluster5/FE_PHN465_cfg_d_0 ),
	.A(\blkinst/cluster5/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC464_cfg_d_9  (
	.Y(\blkinst/cluster5/FE_PHN464_cfg_d_9 ),
	.A(\blkinst/cluster5/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC459_cfg_d_61  (
	.Y(\blkinst/cluster5/FE_PHN459_cfg_d_61 ),
	.A(\blkinst/cluster5/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC454_cfg_d_5  (
	.Y(\blkinst/cluster5/FE_PHN454_cfg_d_5 ),
	.A(\blkinst/cluster5/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC438_cfg_d_44  (
	.Y(\blkinst/cluster5/FE_PHN438_cfg_d_44 ),
	.A(\blkinst/cluster5/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC437_cfg_d_13  (
	.Y(\blkinst/cluster5/FE_PHN437_cfg_d_13 ),
	.A(\blkinst/cluster5/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC431_cfg_d_50  (
	.Y(\blkinst/cluster5/FE_PHN431_cfg_d_50 ),
	.A(\blkinst/cluster5/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC430_cfg_d_54  (
	.Y(\blkinst/cluster5/FE_PHN430_cfg_d_54 ),
	.A(\blkinst/cluster5/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC410_internal_lut5_1  (
	.Y(\blkinst/cluster5/FE_PHN410_internal_lut5_1 ),
	.A(\blkinst/cluster5/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC395_cfg_d_68  (
	.Y(\blkinst/cluster5/FE_PHN395_cfg_d_68 ),
	.A(\blkinst/cluster5/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC385_cfg_d_36  (
	.Y(\blkinst/cluster5/FE_PHN385_cfg_d_36 ),
	.A(\blkinst/cluster5/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC377_cfg_d_1  (
	.Y(\blkinst/cluster5/FE_PHN377_cfg_d_1 ),
	.A(\blkinst/cluster5/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC370_n_145  (
	.Y(\blkinst/cluster5/FE_PHN370_n_145 ),
	.A(\blkinst/cluster5/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC366_cfg_d_76  (
	.Y(\blkinst/cluster5/FE_PHN366_cfg_d_76 ),
	.A(\blkinst/cluster5/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC325_cluster4__cfg_o_0  (
	.Y(\blkinst/cluster5/FE_PHN325_cluster4__cfg_o_0 ),
	.A(\blkinst/FE_PHN1231_cluster4__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/FE_PHC321_cfg_d_81  (
	.Y(\blkinst/cluster5/cfg_d[81] ),
	.A(\blkinst/cluster5/FE_PHN321_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster5/FE_OCPC273_cluster5__cout_0  (
	.Y(\blkinst/cluster5/FE_OCPN273_cluster5__cout_0 ),
	.A(\blkinst/cluster5__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster5/FE_OFC44_cbinst_x0y0w__blkp_clb_x0y0_ia5_0  (
	.Y(\blkinst/cluster5/FE_OFN15_cbinst_x0y0w__blkp_clb_x0y0_ia5_0 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster5/FE_OFC28_cbinst_x0y0w__blkp_clb_x0y0_ia5_2  (
	.Y(\blkinst/cluster5/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster5/FE_OFC7_n_149  (
	.Y(\blkinst/cluster5/n_170 ),
	.A(\blkinst/cluster5/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/FE_DBTC17_cluster5__cout_0  (
	.Y(\blkinst/cluster5/FE_DBTN17_cluster5__cout_0 ),
	.A(\blkinst/cluster5/FE_OCPN273_cluster5__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/FE_DBTC8_ffb  (
	.Y(\blkinst/cluster5/FE_DBTN8_ffb ),
	.A(\blkinst/cluster5/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster5/CLKGATE_RC_CG_HIER_INST19/FE_PHC1326_n_171  (
	.Y(\blkinst/cluster5/CLKGATE_RC_CG_HIER_INST19/FE_PHN1326_n_171 ),
	.A(\blkinst/cluster5/n_171 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster5/CLKGATE_RC_CG_HIER_INST19/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster5/CLKGATE_RC_CG_HIER_INST19/FE_PHN1326_n_171 ),
	.SE(\blkinst/cluster5/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[0]  (
	.Q(\blkinst/cluster5/FE_PHN2569_cfg_d_0 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN325_cluster4__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[1]  (
	.Q(\blkinst/cluster5/FE_PHN1346_cfg_d_1 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN465_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[2]  (
	.Q(\blkinst/cluster5/cfg_d[2] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN377_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[3]  (
	.Q(\blkinst/cluster5/FE_PHN2008_cfg_d_3 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2273_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[4]  (
	.Q(\blkinst/cluster5/FE_PHN2854_cfg_d_4 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2111_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[5]  (
	.Q(\blkinst/cluster5/FE_PHN2860_cfg_d_5 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1022_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[6]  (
	.Q(\blkinst/cluster5/FE_PHN1587_cfg_d_6 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN454_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[7]  (
	.Q(\blkinst/cluster5/FE_PHN2835_cfg_d_7 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1149_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[8]  (
	.Q(\blkinst/cluster5/FE_PHN1585_cfg_d_8 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN979_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[9]  (
	.Q(\blkinst/cluster5/FE_PHN2838_cfg_d_9 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2822_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[10]  (
	.Q(\blkinst/cluster5/cfg_d[10] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN464_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[11]  (
	.Q(\blkinst/cluster5/FE_PHN2799_cfg_d_11 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2308_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[12]  (
	.Q(\blkinst/cluster5/FE_PHN2794_cfg_d_12 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN807_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[13]  (
	.Q(\blkinst/cluster5/FE_PHN1711_cfg_d_13 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN948_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[14]  (
	.Q(\blkinst/cluster5/FE_PHN1701_cfg_d_14 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2194_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[15]  (
	.Q(\blkinst/cluster5/FE_PHN1666_cfg_d_15 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2697_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[16]  (
	.Q(\blkinst/cluster5/FE_PHN1688_cfg_d_16 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2319_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[17]  (
	.Q(\blkinst/cluster5/FE_PHN2792_cfg_d_17 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2427_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[18]  (
	.Q(\blkinst/cluster5/FE_PHN1699_cfg_d_18 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN821_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[19]  (
	.Q(\blkinst/cluster5/FE_PHN1662_cfg_d_19 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2312_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[20]  (
	.Q(\blkinst/cluster5/FE_PHN1659_cfg_d_20 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2530_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[21]  (
	.Q(\blkinst/cluster5/FE_PHN2015_cfg_d_21 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2503_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[22]  (
	.Q(\blkinst/cluster5/FE_PHN2823_cfg_d_22 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2106_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[23]  (
	.Q(\blkinst/cluster5/FE_PHN2815_cfg_d_23 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN595_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[24]  (
	.Q(\blkinst/cluster5/FE_PHN2889_cfg_d_24 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN803_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[25]  (
	.Q(\blkinst/cluster5/FE_PHN2808_cfg_d_25 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN687_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[26]  (
	.Q(\blkinst/cluster5/FE_PHN2800_cfg_d_26 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN668_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[27]  (
	.Q(\blkinst/cluster5/FE_PHN2796_cfg_d_27 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN989_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[28]  (
	.Q(\blkinst/cluster5/FE_PHN1700_cfg_d_28 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1144_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[29]  (
	.Q(\blkinst/cluster5/FE_PHN2795_cfg_d_29 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2399_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[30]  (
	.Q(\blkinst/cluster5/FE_PHN1706_cfg_d_30 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN493_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[31]  (
	.Q(\blkinst/cluster5/FE_PHN1679_cfg_d_31 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2391_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[32]  (
	.Q(\blkinst/cluster5/FE_PHN2790_cfg_d_32 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2478_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[33]  (
	.Q(\blkinst/cluster5/FE_PHN1716_cfg_d_33 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1084_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[34]  (
	.Q(\blkinst/cluster5/FE_PHN2797_cfg_d_34 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2174_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[35]  (
	.Q(\blkinst/cluster5/FE_PHN2065_internal_lut5_1 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN492_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[36]  (
	.Q(\blkinst/cluster5/FE_PHN1913_cfg_d_36 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2109_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[37]  (
	.Q(\blkinst/cluster5/FE_PHN2848_cfg_d_37 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN3002_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[38]  (
	.Q(\blkinst/cluster5/cfg_d[38] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1113_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[39]  (
	.Q(\blkinst/cluster5/FE_PHN2876_cfg_d_39 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN3001_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[40]  (
	.Q(\blkinst/cluster5/FE_PHN2830_cfg_d_40 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN648_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[41]  (
	.Q(\blkinst/cluster5/FE_PHN2865_cfg_d_41 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1083_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[42]  (
	.Q(\blkinst/cluster5/FE_PHN2831_cfg_d_42 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN647_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[43]  (
	.Q(\blkinst/cluster5/FE_PHN2840_cfg_d_43 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN559_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[44]  (
	.Q(\blkinst/cluster5/FE_PHN1894_cfg_d_44 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN772_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[45]  (
	.Q(\blkinst/cluster5/FE_PHN2841_cfg_d_45 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2406_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[46]  (
	.Q(\blkinst/cluster5/FE_PHN2880_cfg_d_46 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN490_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[47]  (
	.Q(\blkinst/cluster5/FE_PHN2839_cfg_d_47 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN946_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[48]  (
	.Q(\blkinst/cluster5/FE_PHN2885_cfg_d_48 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN897_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[49]  (
	.Q(\blkinst/cluster5/FE_PHN1911_cfg_d_49 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1134_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[50]  (
	.Q(\blkinst/cluster5/FE_PHN2861_cfg_d_50 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2494_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[51]  (
	.Q(\blkinst/cluster5/FE_PHN1916_cfg_d_51 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN431_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[52]  (
	.Q(\blkinst/cluster5/FE_PHN1909_cfg_d_52 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2217_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[53]  (
	.Q(\blkinst/cluster5/FE_PHN1892_cfg_d_53 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2690_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[54]  (
	.Q(\blkinst/cluster5/FE_PHN1904_cfg_d_54 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2434_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[55]  (
	.Q(\blkinst/cluster5/FE_PHN2851_cfg_d_55 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2586_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[56]  (
	.Q(\blkinst/cluster5/FE_PHN3031_cfg_d_56 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1008_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[57]  (
	.Q(\blkinst/cluster5/FE_PHN2856_cfg_d_57 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN514_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[58]  (
	.Q(\blkinst/cluster5/FE_PHN2875_cfg_d_58 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN813_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[59]  (
	.Q(\blkinst/cluster5/FE_PHN2910_cfg_d_59 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1114_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[60]  (
	.Q(\blkinst/cluster5/FE_PHN2950_cfg_d_60 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN3065_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[61]  (
	.Q(\blkinst/cluster5/FE_PHN2882_cfg_d_61 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN513_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[62]  (
	.Q(\blkinst/cluster5/FE_PHN2913_cfg_d_62 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN459_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[63]  (
	.Q(\blkinst/cluster5/cfg_d[63] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN587_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[64]  (
	.Q(\blkinst/cluster5/FE_PHN2914_cfg_d_64 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2993_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[65]  (
	.Q(\blkinst/cluster5/FE_PHN2948_cfg_d_65 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1146_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[66]  (
	.Q(\blkinst/cluster5/FE_PHN2943_cfg_d_66 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN831_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[67]  (
	.Q(\blkinst/cluster5/FE_PHN2908_cfg_d_67 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN675_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[68]  (
	.Q(\blkinst/cluster5/FE_PHN1575_cfg_d_68 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1122_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[69]  (
	.Q(\blkinst/cluster5/cfg_d[69] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN395_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[70]  (
	.Q(\blkinst/cluster5/cfg_d[70] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1033_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[71]  (
	.QN(\blkinst/cluster5/cfg_d[71] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN370_n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster5/cfg_d_reg[72]  (
	.Q(\blkinst/cluster5/FE_PHN2712_cfg_d_72 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN3095_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[73]  (
	.Q(\blkinst/cluster5/FE_PHN2662_cfg_d_73 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN1128_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[74]  (
	.Q(\blkinst/cluster5/FE_PHN1396_cfg_d_74 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN686_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[75]  (
	.Q(\blkinst/cluster5/FE_PHN1393_cfg_d_75 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2711_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[76]  (
	.Q(\blkinst/cluster5/FE_PHN2687_cfg_d_76 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2177_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[77]  (
	.Q(\blkinst/cluster5/FE_PHN1409_cfg_d_77 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN366_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[78]  (
	.Q(\blkinst/cluster5/FE_PHN1353_cfg_d_78 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN3029_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[79]  (
	.Q(\blkinst/cluster5/FE_PHN2740_cfg_d_79 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2633_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[80]  (
	.Q(\blkinst/cluster5/cfg_d[80] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN593_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[81]  (
	.Q(\blkinst/cluster5/FE_PHN2577_cfg_d_81 ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN2360_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[82]  (
	.Q(\blkinst/cluster5/cfg_d[82] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster5/cfg_d_reg[83]  (
	.QN(\blkinst/cluster5__cfg_o[0] ),
	.CLK(\blkinst/cluster5/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster5/FE_PHN471_n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster5/g2894__6083  (
	.Y(blkinst__ob5[0]),
	.A(\blkinst/cluster5/n_168 ),
	.B(\blkinst/cluster5/n_167 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster5/g2895__2703  (
	.Y(\blkinst/cluster5/n_168 ),
	.A1(\blkinst/cluster5/cfg_d[82] ),
	.A2(\blkinst/cluster5/FE_DBTN8_ffb ),
	.B(\blkinst/cluster5/n_165 ),
	.C(\blkinst/cluster5/n_166 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster5/g2896__5795  (
	.Y(\blkinst/cluster5/n_167 ),
	.A1(\blkinst/cluster5/cfg_d[82] ),
	.A2(\blkinst/cluster5/FE_DBTN17_cluster5__cout_0 ),
	.B(\blkinst/cluster5/n_164 ),
	.C(\blkinst/cluster5__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster5/g2897  (
	.Y(\blkinst/cluster5/n_166 ),
	.A(\blkinst/cluster5__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster5/g2898__7344  (
	.Y(\blkinst/cluster5/n_165 ),
	.A(\blkinst/cluster5/cfg_d[82] ),
	.B(\blkinst/cluster5/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster5/g2900__1840  (
	.Y(blkinst__oa5[0]),
	.A(\blkinst/cluster5/n_162 ),
	.B(\blkinst/cluster5/n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster5/g2901__5019  (
	.Y(\blkinst/cluster5/n_164 ),
	.A(\blkinst/cluster5/cfg_d[82] ),
	.B(\blkinst/cluster5/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g2902  (
	.Y(\blkinst/cluster5/FE_PHN2401_n_163 ),
	.A(\blkinst/cluster5/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster5/g2904__1857  (
	.Y(\blkinst/cluster5/n_162 ),
	.A(\blkinst/cluster5/cfg_d[81] ),
	.B(\blkinst/cluster5/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster5/g2905__9906  (
	.Y(\blkinst/cluster5/n_161 ),
	.A(\blkinst/cluster5/cfg_d[81] ),
	.B(\blkinst/cluster5/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster5/g2909__8780  (
	.Y(\blkinst/cluster5__cout[0] ),
	.A(\blkinst/cluster5/n_159 ),
	.B(\blkinst/cluster5/n_157 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster5/g2910__4296  (
	.Y(\blkinst/cluster5/s ),
	.A(\blkinst/cluster5/n_156 ),
	.B(\blkinst/cluster5/n_196 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster5/g2912__3772  (
	.Y(\blkinst/cluster5/n_159 ),
	.A(\blkinst/cluster5/n_158 ),
	.B(\blkinst/cluster5/n_152 ),
	.C(\blkinst/cluster5/n_143 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2913__1474  (
	.Y(\blkinst/cluster5/n_158 ),
	.A(\blkinst/cluster5/n_155 ),
	.B(\blkinst/cluster5/n_196 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster5/g2915__4547  (
	.Y(\blkinst/cluster5/n_157 ),
	.A(\blkinst/cluster4__cout[0] ),
	.B(\blkinst/cluster5/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \blkinst/cluster5/g2916__9682  (
	.Y(\blkinst/cluster5/n_156 ),
	.A(\blkinst/cluster5/n_155 ),
	.B(\blkinst/cluster5/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g2918__2683  (
	.Y(\blkinst/cluster5/n_154 ),
	.A(\blkinst/cluster5/cfg_d[70] ),
	.B(\blkinst/cluster5/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g2919__1309  (
	.Y(\blkinst/cluster5/n_155 ),
	.A1(\blkinst/cluster5/cfg_d[69] ),
	.A2(FE_DBTN37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0),
	.B(\blkinst/cluster5/n_151 ),
	.C(\blkinst/cluster5/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster5/g2922__6877  (
	.Y(\blkinst/cluster5/n_153 ),
	.A1(\blkinst/cluster5/n_81 ),
	.A2(\blkinst/cluster5/n_105 ),
	.B(\blkinst/cluster5/n_142 ),
	.C(\blkinst/cluster5/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2923__2900  (
	.Y(\blkinst/cluster5/n_152 ),
	.A(\blkinst/cluster5/cfg_d[68] ),
	.B(\blkinst/cluster5/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2925__2391  (
	.Y(\blkinst/cluster5/n_151 ),
	.A(\blkinst/cluster5/FE_PHN1554_cfg_d_69 ),
	.B(\blkinst/cluster5/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g2926__7675  (
	.Y(\blkinst/cluster5/n_150 ),
	.A(\blkinst/cluster5/n_142 ),
	.B(\blkinst/cluster5/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g2929__7118  (
	.Y(\blkinst/cluster5/n_149 ),
	.A(\blkinst/cluster5/n_148 ),
	.B(\blkinst/cluster5/n_137 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g2931__8757  (
	.Y(\blkinst/cluster5/n_148 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]),
	.A2(\blkinst/cluster5/n_122 ),
	.B(\blkinst/cluster5/n_146 ),
	.C(\blkinst/cluster5/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g2934__1786  (
	.Y(\blkinst/cluster5/n_147 ),
	.A(\blkinst/cluster5/n_145 ),
	.B(\blkinst/FE_OCPN162_cluster4__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2935__5953  (
	.Y(\blkinst/cluster5/n_146 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]),
	.B(\blkinst/cluster5/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g2936  (
	.Y(\blkinst/cluster5/FE_PHN2846_n_145 ),
	.A(\blkinst/cluster5/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster5/g2938__5703  (
	.Y(\blkinst/cluster5/n_144 ),
	.A(\blkinst/cluster5/n_141 ),
	.B(\blkinst/cluster5/n_140 ),
	.C(\blkinst/cluster5/n_138 ),
	.D(\blkinst/cluster5/n_134 ),
	.E(\blkinst/cluster5/n_133 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster5/g2940__7114  (
	.Y(\blkinst/cluster5/n_143 ),
	.A(\blkinst/cluster5/cfg_d[68] ),
	.B(FE_DBTN37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster5/g2942__5266  (
	.Y(\blkinst/cluster5/n_141 ),
	.A(\blkinst/cluster5/n_130 ),
	.B(\blkinst/cluster5/n_136 ),
	.C(\blkinst/cluster5/n_131 ),
	.D(\blkinst/cluster5/n_139 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2943__2250  (
	.Y(\blkinst/cluster5/n_142 ),
	.A(\blkinst/cluster5/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2945__6083  (
	.Y(\blkinst/cluster5/n_140 ),
	.A(\blkinst/cluster5/cfg_d[66] ),
	.B(\blkinst/cluster5/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2947__2703  (
	.Y(\blkinst/cluster5/n_139 ),
	.A(\blkinst/cluster5/cfg_d[65] ),
	.B(\blkinst/cluster5/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2949__5795  (
	.Y(\blkinst/cluster5/n_138 ),
	.A(\blkinst/cluster5/cfg_d[64] ),
	.B(\blkinst/cluster5/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g2950__7344  (
	.Y(\blkinst/cluster5/n_137 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]),
	.A2(\blkinst/cluster5/n_112 ),
	.B(\blkinst/cluster5/n_135 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2952__1840  (
	.Y(\blkinst/cluster5/n_136 ),
	.A(\blkinst/cluster5/cfg_d[63] ),
	.B(\blkinst/cluster5/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2954__5019  (
	.Y(\blkinst/cluster5/n_135 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]),
	.B(\blkinst/cluster5/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2955__1857  (
	.Y(\blkinst/cluster5/n_134 ),
	.A(\blkinst/cluster5/cfg_d[62] ),
	.B(\blkinst/cluster5/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2957__9906  (
	.Y(\blkinst/cluster5/n_133 ),
	.A(\blkinst/cluster5/cfg_d[61] ),
	.B(\blkinst/cluster5/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster5/g2958__8780  (
	.Y(\blkinst/cluster5/n_132 ),
	.A(\blkinst/cluster5/n_129 ),
	.B(\blkinst/cluster5/n_119 ),
	.C(\blkinst/cluster5/n_128 ),
	.D(\blkinst/cluster5/n_125 ),
	.E(\blkinst/cluster5/n_123 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2960__4296  (
	.Y(\blkinst/cluster5/n_131 ),
	.A(\blkinst/cluster5/FE_PHN1912_cfg_d_60 ),
	.B(\blkinst/cluster5/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2962__3772  (
	.Y(\blkinst/cluster5/n_130 ),
	.A(\blkinst/cluster5/cfg_d[59] ),
	.B(\blkinst/cluster5/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster5/g2963__1474  (
	.Y(\blkinst/cluster5/n_129 ),
	.A(\blkinst/cluster5/n_121 ),
	.B(\blkinst/cluster5/n_126 ),
	.C(\blkinst/cluster5/n_127 ),
	.D(\blkinst/cluster5/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2965__4547  (
	.Y(\blkinst/cluster5/n_128 ),
	.A(\blkinst/cluster5/cfg_d[58] ),
	.B(\blkinst/cluster5/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2967__9682  (
	.Y(\blkinst/cluster5/n_127 ),
	.A(\blkinst/cluster5/cfg_d[57] ),
	.B(\blkinst/cluster5/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2969__2683  (
	.Y(\blkinst/cluster5/n_126 ),
	.A(\blkinst/cluster5/cfg_d[56] ),
	.B(\blkinst/cluster5/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2971__1309  (
	.Y(\blkinst/cluster5/n_125 ),
	.A(\blkinst/cluster5/cfg_d[55] ),
	.B(\blkinst/cluster5/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2973__6877  (
	.Y(\blkinst/cluster5/n_124 ),
	.A(\blkinst/cluster5/cfg_d[54] ),
	.B(\blkinst/cluster5/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2975__2900  (
	.Y(\blkinst/cluster5/n_123 ),
	.A(\blkinst/cluster5/cfg_d[53] ),
	.B(\blkinst/cluster5/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster5/g2976__2391  (
	.Y(\blkinst/cluster5/n_122 ),
	.A(\blkinst/cluster5/n_120 ),
	.B(\blkinst/cluster5/n_111 ),
	.C(\blkinst/cluster5/n_115 ),
	.D(\blkinst/cluster5/n_113 ),
	.E(\blkinst/cluster5/n_110 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2978__7675  (
	.Y(\blkinst/cluster5/n_121 ),
	.A(\blkinst/cluster5/cfg_d[52] ),
	.B(\blkinst/cluster5/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster5/g2979__7118  (
	.Y(\blkinst/cluster5/n_120 ),
	.A(\blkinst/cluster5/n_116 ),
	.B(\blkinst/cluster5/n_117 ),
	.C(\blkinst/cluster5/n_114 ),
	.D(\blkinst/cluster5/n_118 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2981__8757  (
	.Y(\blkinst/cluster5/n_119 ),
	.A(\blkinst/cluster5/cfg_d[51] ),
	.B(\blkinst/cluster5/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2983__1786  (
	.Y(\blkinst/cluster5/n_118 ),
	.A(\blkinst/cluster5/cfg_d[50] ),
	.B(\blkinst/cluster5/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2985__5953  (
	.Y(\blkinst/cluster5/n_117 ),
	.A(\blkinst/cluster5/cfg_d[49] ),
	.B(\blkinst/cluster5/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2987__5703  (
	.Y(\blkinst/cluster5/n_116 ),
	.A(\blkinst/cluster5/cfg_d[48] ),
	.B(\blkinst/cluster5/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2989__7114  (
	.Y(\blkinst/cluster5/n_115 ),
	.A(\blkinst/cluster5/cfg_d[47] ),
	.B(\blkinst/cluster5/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2991__5266  (
	.Y(\blkinst/cluster5/n_114 ),
	.A(\blkinst/cluster5/cfg_d[46] ),
	.B(\blkinst/cluster5/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2993__2250  (
	.Y(\blkinst/cluster5/n_113 ),
	.A(\blkinst/cluster5/cfg_d[45] ),
	.B(\blkinst/cluster5/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster5/g2994__6083  (
	.Y(\blkinst/cluster5/n_112 ),
	.A(\blkinst/cluster5/n_109 ),
	.B(\blkinst/cluster5/n_108 ),
	.C(\blkinst/cluster5/n_106 ),
	.D(\blkinst/cluster5/n_101 ),
	.E(\blkinst/cluster5/n_103 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2996__2703  (
	.Y(\blkinst/cluster5/n_111 ),
	.A(\blkinst/cluster5/cfg_d[44] ),
	.B(\blkinst/cluster5/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g2998__5795  (
	.Y(\blkinst/cluster5/n_110 ),
	.A(\blkinst/cluster5/cfg_d[43] ),
	.B(\blkinst/cluster5/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster5/g2999__7344  (
	.Y(\blkinst/cluster5/n_109 ),
	.A(\blkinst/cluster5/n_99 ),
	.B(\blkinst/cluster5/n_104 ),
	.C(\blkinst/cluster5/n_100 ),
	.D(\blkinst/cluster5/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3001__1840  (
	.Y(\blkinst/cluster5/n_108 ),
	.A(\blkinst/cluster5/cfg_d[42] ),
	.B(\blkinst/cluster5/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3003__5019  (
	.Y(\blkinst/cluster5/n_107 ),
	.A(\blkinst/cluster5/cfg_d[41] ),
	.B(\blkinst/cluster5/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3005__1857  (
	.Y(\blkinst/cluster5/n_106 ),
	.A(\blkinst/cluster5/cfg_d[40] ),
	.B(\blkinst/cluster5/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g3006__9906  (
	.Y(\blkinst/cluster5/n_105 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.A2(\blkinst/cluster5/n_94 ),
	.B(\blkinst/cluster5/n_102 ),
	.C(\blkinst/cluster5/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3008__8780  (
	.Y(\blkinst/cluster5/n_104 ),
	.A(\blkinst/cluster5/cfg_d[39] ),
	.B(\blkinst/cluster5/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3010__4296  (
	.Y(\blkinst/cluster5/n_103 ),
	.A(\blkinst/cluster5/cfg_d[38] ),
	.B(\blkinst/cluster5/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g3011__3772  (
	.Y(\blkinst/cluster5/n_102 ),
	.A1(\blkinst/cluster5/n_98 ),
	.A2(\blkinst/cluster5/n_96 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.C(\blkinst/cluster5/n_89 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3013__1474  (
	.Y(\blkinst/cluster5/n_101 ),
	.A(\blkinst/cluster5/cfg_d[37] ),
	.B(\blkinst/cluster5/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3015__4547  (
	.Y(\blkinst/cluster5/n_100 ),
	.A(\blkinst/cluster5/cfg_d[36] ),
	.B(\blkinst/cluster5/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3017__9682  (
	.Y(\blkinst/cluster5/n_99 ),
	.A(\blkinst/cluster5/internal_lut5[1] ),
	.B(\blkinst/cluster5/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3018__2683  (
	.Y(\blkinst/cluster5/n_98 ),
	.A(\blkinst/cluster5/n_92 ),
	.B(\blkinst/cluster5/n_97 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3020__1309  (
	.Y(\blkinst/cluster5/n_97 ),
	.A(\blkinst/cluster5/cfg_d[34] ),
	.B(\blkinst/cluster5/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3021__6877  (
	.Y(\blkinst/cluster5/n_96 ),
	.A(\blkinst/cluster5/n_95 ),
	.B(\blkinst/cluster5/n_93 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3023__2900  (
	.Y(\blkinst/cluster5/n_95 ),
	.A(\blkinst/cluster5/cfg_d[33] ),
	.B(\blkinst/cluster5/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster5/g3024__2391  (
	.Y(\blkinst/cluster5/n_94 ),
	.A(\blkinst/cluster5/n_83 ),
	.B(\blkinst/cluster5/n_88 ),
	.C(\blkinst/cluster5/n_91 ),
	.D(\blkinst/cluster5/n_90 ),
	.E(\blkinst/cluster5/n_86 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3026__7675  (
	.Y(\blkinst/cluster5/n_93 ),
	.A(\blkinst/cluster5/cfg_d[32] ),
	.B(\blkinst/cluster5/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3028__7118  (
	.Y(\blkinst/cluster5/n_92 ),
	.A(\blkinst/cluster5/cfg_d[31] ),
	.B(\blkinst/cluster5/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3030__8757  (
	.Y(\blkinst/cluster5/n_91 ),
	.A(\blkinst/cluster5/cfg_d[30] ),
	.B(\blkinst/cluster5/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3032__1786  (
	.Y(\blkinst/cluster5/n_90 ),
	.A(\blkinst/cluster5/cfg_d[29] ),
	.B(\blkinst/cluster5/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3033__5953  (
	.Y(\blkinst/cluster5/n_89 ),
	.A(\blkinst/cluster5/n_36 ),
	.B(\blkinst/cluster5/n_87 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3035__5703  (
	.Y(\blkinst/cluster5/n_88 ),
	.A(\blkinst/cluster5/cfg_d[28] ),
	.B(\blkinst/cluster5/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster5/g3036__7114  (
	.Y(\blkinst/cluster5/n_87 ),
	.A(\blkinst/cluster5/n_84 ),
	.B(\blkinst/cluster5/n_82 ),
	.C(\blkinst/cluster5/n_79 ),
	.D(\blkinst/cluster5/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3038__5266  (
	.Y(\blkinst/cluster5/n_86 ),
	.A(\blkinst/cluster5/cfg_d[27] ),
	.B(\blkinst/cluster5/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3040__2250  (
	.Y(\blkinst/cluster5/n_85 ),
	.A(\blkinst/cluster5/cfg_d[26] ),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3042__6083  (
	.Y(\blkinst/cluster5/n_84 ),
	.A(\blkinst/cluster5/cfg_d[25] ),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3043__2703  (
	.Y(\blkinst/cluster5/n_83 ),
	.A(\blkinst/cluster5/n_28 ),
	.B(\blkinst/cluster5/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3044__5795  (
	.Y(\blkinst/cluster5/n_82 ),
	.A(\blkinst/cluster5/cfg_d[24] ),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g3046__7344  (
	.Y(\blkinst/cluster5/n_81 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.A2(\blkinst/cluster5/n_69 ),
	.B(\blkinst/cluster5/n_77 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster5/g3047__1840  (
	.Y(\blkinst/cluster5/n_80 ),
	.A(\blkinst/cluster5/n_76 ),
	.B(\blkinst/cluster5/n_75 ),
	.C(\blkinst/cluster5/n_73 ),
	.D(\blkinst/cluster5/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3049__5019  (
	.Y(\blkinst/cluster5/n_79 ),
	.A(\blkinst/cluster5/cfg_d[23] ),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3051__1857  (
	.Y(\blkinst/cluster5/n_78 ),
	.A(\blkinst/cluster5/cfg_d[22] ),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g3052__9906  (
	.Y(\blkinst/cluster5/n_77 ),
	.A1(\blkinst/cluster5/n_74 ),
	.A2(\blkinst/cluster5/n_71 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.C(\blkinst/cluster5/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3054__8780  (
	.Y(\blkinst/cluster5/n_76 ),
	.A(\blkinst/cluster5/cfg_d[21] ),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3056__4296  (
	.Y(\blkinst/cluster5/n_75 ),
	.A(\blkinst/cluster5/cfg_d[20] ),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3058__3772  (
	.Y(\blkinst/cluster5/n_74 ),
	.A(\blkinst/cluster5/n_67 ),
	.B(\blkinst/cluster5/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3059__1474  (
	.Y(\blkinst/cluster5/n_73 ),
	.A(\blkinst/cluster5/cfg_d[19] ),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3061__4547  (
	.Y(\blkinst/cluster5/n_72 ),
	.A(\blkinst/cluster5/cfg_d[18] ),
	.B(\blkinst/cluster5/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3062__9682  (
	.Y(\blkinst/cluster5/n_71 ),
	.A(\blkinst/cluster5/n_70 ),
	.B(\blkinst/cluster5/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3064__2683  (
	.Y(\blkinst/cluster5/n_70 ),
	.A(\blkinst/cluster5/cfg_d[17] ),
	.B(\blkinst/cluster5/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster5/g3065__1309  (
	.Y(\blkinst/cluster5/n_69 ),
	.A(\blkinst/cluster5/n_58 ),
	.B(\blkinst/cluster5/n_63 ),
	.C(\blkinst/cluster5/n_66 ),
	.D(\blkinst/cluster5/n_65 ),
	.E(\blkinst/cluster5/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3067__6877  (
	.Y(\blkinst/cluster5/n_68 ),
	.A(\blkinst/cluster5/cfg_d[16] ),
	.B(\blkinst/cluster5/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3069__2900  (
	.Y(\blkinst/cluster5/n_67 ),
	.A(\blkinst/cluster5/cfg_d[15] ),
	.B(\blkinst/cluster5/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3071__2391  (
	.Y(\blkinst/cluster5/n_66 ),
	.A(\blkinst/cluster5/cfg_d[14] ),
	.B(\blkinst/cluster5/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3073__7675  (
	.Y(\blkinst/cluster5/n_65 ),
	.A(\blkinst/cluster5/cfg_d[13] ),
	.B(\blkinst/cluster5/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3074__7118  (
	.Y(\blkinst/cluster5/n_64 ),
	.A(\blkinst/cluster5/n_36 ),
	.B(\blkinst/cluster5/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3076__8757  (
	.Y(\blkinst/cluster5/n_63 ),
	.A(\blkinst/cluster5/cfg_d[12] ),
	.B(\blkinst/cluster5/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster5/g3077__1786  (
	.Y(\blkinst/cluster5/n_62 ),
	.A(\blkinst/cluster5/n_59 ),
	.B(\blkinst/cluster5/n_57 ),
	.C(\blkinst/cluster5/n_55 ),
	.D(\blkinst/cluster5/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3079__5953  (
	.Y(\blkinst/cluster5/n_61 ),
	.A(\blkinst/cluster5/cfg_d[11] ),
	.B(\blkinst/cluster5/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3081__5703  (
	.Y(\blkinst/cluster5/n_60 ),
	.A(\blkinst/cluster5/cfg_d[10] ),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3083__7114  (
	.Y(\blkinst/cluster5/n_59 ),
	.A(\blkinst/cluster5/cfg_d[9] ),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3084__5266  (
	.Y(\blkinst/cluster5/n_58 ),
	.A(\blkinst/cluster5/n_28 ),
	.B(\blkinst/cluster5/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3086__2250  (
	.Y(\blkinst/cluster5/n_57 ),
	.A(\blkinst/cluster5/cfg_d[8] ),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster5/g3087__6083  (
	.Y(\blkinst/cluster5/n_56 ),
	.A(\blkinst/cluster5/n_53 ),
	.B(\blkinst/cluster5/n_52 ),
	.C(\blkinst/cluster5/n_51 ),
	.D(\blkinst/cluster5/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3089__2703  (
	.Y(\blkinst/cluster5/n_55 ),
	.A(\blkinst/cluster5/cfg_d[7] ),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3091__5795  (
	.Y(\blkinst/cluster5/n_54 ),
	.A(\blkinst/cluster5/cfg_d[6] ),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3093__7344  (
	.Y(\blkinst/cluster5/n_53 ),
	.A(\blkinst/cluster5/cfg_d[5] ),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3095__1840  (
	.Y(\blkinst/cluster5/n_52 ),
	.A(\blkinst/cluster5/cfg_d[4] ),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g3097__5019  (
	.Y(\blkinst/cluster5/n_51 ),
	.A(\blkinst/cluster5/cfg_d[3] ),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3101__1857  (
	.Y(\blkinst/cluster5/n_50 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3102__9906  (
	.Y(\blkinst/cluster5/n_49 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3103__8780  (
	.Y(\blkinst/cluster5/n_48 ),
	.A(\blkinst/cluster5/n_31 ),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3104__4296  (
	.Y(\blkinst/cluster5/n_47 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3105__3772  (
	.Y(\blkinst/cluster5/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3106__1474  (
	.Y(\blkinst/cluster5/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3107__4547  (
	.Y(\blkinst/cluster5/n_44 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3108__9682  (
	.Y(\blkinst/cluster5/n_43 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.B(\blkinst/cluster5/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3109__2683  (
	.Y(\blkinst/cluster5/n_42 ),
	.A(\blkinst/cluster5/n_31 ),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3110__1309  (
	.Y(\blkinst/cluster5/n_41 ),
	.A(\blkinst/cluster5/n_31 ),
	.B(\blkinst/cluster5/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3111__6877  (
	.Y(\blkinst/cluster5/n_40 ),
	.A(\blkinst/cluster5/n_31 ),
	.B(\blkinst/cluster5/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3112__2900  (
	.Y(\blkinst/cluster5/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]),
	.B(\blkinst/cluster5/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g3114__2391  (
	.Y(\blkinst/cluster5/n_38 ),
	.A(\blkinst/cluster5/FE_OFN15_cbinst_x0y0w__blkp_clb_x0y0_ia5_0 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_L \blkinst/cluster5/g3115__7675  (
	.Y(\blkinst/cluster5/n_37 ),
	.A(\blkinst/cluster5/n_30 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster5/g3116__7118  (
	.Y(\blkinst/cluster5/FE_PHN2176_n_171 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g3117__8757  (
	.Y(\blkinst/cluster5/n_36 ),
	.A(\blkinst/cluster5/n_31 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g3118__1786  (
	.Y(\blkinst/cluster5/n_35 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster5/g3119__5953  (
	.Y(\blkinst/cluster5/n_34 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster5/g3123  (
	.Y(\blkinst/cluster5/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster5/g3124  (
	.Y(\blkinst/cluster5/n_29 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g3125  (
	.Y(\blkinst/cluster5/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster5/ffb_reg  (
	.QN(\blkinst/cluster5/ffb ),
	.CLK(\blkinst/cluster5/n_27 ),
	.D(\blkinst/cluster5/FE_DBTN8_ffb ),
	.SE(\blkinst/cluster5/n_21 ),
	.SI(\blkinst/cluster5/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster5/q_reg[0]  (
	.QN(blkinst__q5[0]),
	.CLK(\blkinst/cluster5/n_27 ),
	.D(\blkinst/cluster5/n_6 ),
	.SE(\blkinst/cluster5/n_22 ),
	.SI(\blkinst/cluster5/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster5/g1801__5703  (
	.Y(\blkinst/cluster5/n_26 ),
	.A1(\blkinst/cluster5/n_18 ),
	.A2(\blkinst/cluster5/n_15 ),
	.B(\blkinst/cluster5/n_20 ),
	.C(\blkinst/cluster5/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster5/g1802__7114  (
	.Y(\blkinst/cluster5/n_25 ),
	.A1(\blkinst/cluster5/n_17 ),
	.A2(\blkinst/cluster5/n_16 ),
	.B(\blkinst/cluster5/n_19 ),
	.C(\blkinst/cluster5/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g1803__5266  (
	.Y(\blkinst/cluster5/n_24 ),
	.A(\blkinst/cluster5/n_3 ),
	.B(\blkinst/cluster5/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster5/g1804__2250  (
	.Y(\blkinst/cluster5/n_23 ),
	.A(\blkinst/cluster5/n_7 ),
	.B(\blkinst/cluster5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster5/g1805__6083  (
	.Y(\blkinst/cluster5/n_22 ),
	.A(\blkinst/cluster5/n_19 ),
	.B(\blkinst/cluster5/n_13 ),
	.C(\blkinst/cluster5/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster5/g1806__2703  (
	.Y(\blkinst/cluster5/n_21 ),
	.A(\blkinst/cluster5/n_20 ),
	.B(\blkinst/cluster5/n_13 ),
	.C(\blkinst/cluster5/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g1807__5795  (
	.Y(\blkinst/cluster5/n_18 ),
	.A1(\blkinst/cluster5/cfg_d[76] ),
	.A2(FE_DBTN37_cbinst_x0y0w__blkp_clb_x0y0_ib5_0),
	.B(\blkinst/cluster5/n_11 ),
	.C(\blkinst/cluster5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1808__7344  (
	.Y(\blkinst/cluster5/n_20 ),
	.A(\blkinst/cluster5/cfg_d[79] ),
	.B(\blkinst/cluster5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1809__1840  (
	.Y(\blkinst/cluster5/n_19 ),
	.A(\blkinst/cluster5/cfg_d[74] ),
	.B(\blkinst/cluster5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g1810__5019  (
	.Y(\blkinst/cluster5/n_17 ),
	.A1(\blkinst/cluster5/cfg_d[71] ),
	.A2(\blkinst/cluster5/n_153 ),
	.B(\blkinst/cluster5/n_12 ),
	.C(\blkinst/cluster5/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g1811__1857  (
	.Y(\blkinst/cluster5/n_16 ),
	.A1(\blkinst/cluster5/cfg_d[71] ),
	.A2(\blkinst/cluster5/FE_DBTN17_cluster5__cout_0 ),
	.B(\blkinst/cluster5/n_9 ),
	.C(\blkinst/cluster5/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster5/g1812__9906  (
	.Y(\blkinst/cluster5/n_15 ),
	.A1(\blkinst/cluster5/cfg_d[76] ),
	.A2(\blkinst/cluster5/FE_DBTN17_cluster5__cout_0 ),
	.B(\blkinst/cluster5/n_10 ),
	.C(\blkinst/cluster5/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster5/g1813__8780  (
	.Y(\blkinst/cluster5/n_14 ),
	.A(\blkinst/cluster5/FE_PHN1473_cfg_d_2 ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster5/g1814__4296  (
	.Y(\blkinst/cluster5/n_13 ),
	.A(\blkinst/cluster5/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster5/g1815__3772  (
	.Y(\blkinst/cluster5/n_27 ),
	.A(clk),
	.B(\blkinst/cluster5/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1816__1474  (
	.Y(\blkinst/cluster5/n_12 ),
	.A(\blkinst/cluster5/cfg_d[71] ),
	.B(\blkinst/cluster5/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1817__4547  (
	.Y(\blkinst/cluster5/n_11 ),
	.A(\blkinst/cluster5/cfg_d[76] ),
	.B(\blkinst/cluster5/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1818__9682  (
	.Y(\blkinst/cluster5/n_10 ),
	.A(\blkinst/cluster5/cfg_d[76] ),
	.B(\blkinst/cluster5/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster5/g1819__2683  (
	.Y(\blkinst/cluster5/n_9 ),
	.A(\blkinst/cluster5/cfg_d[71] ),
	.B(\blkinst/cluster5/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g1821  (
	.Y(\blkinst/cluster5/n_7 ),
	.A(\blkinst/cluster5/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g1822  (
	.Y(\blkinst/cluster5/n_6 ),
	.A(blkinst__q5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g1823  (
	.Y(\blkinst/cluster5/n_5 ),
	.A(\blkinst/cluster5/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g1825  (
	.Y(\blkinst/cluster5/n_3 ),
	.A(\blkinst/cluster5/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/g1828  (
	.Y(\blkinst/cluster5/n_0 ),
	.A(\blkinst/cluster5/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster5/fopt3132  (
	.Y(\blkinst/cluster5/n_196 ),
	.A(\blkinst/cluster5/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster5/tie_0_cell  (
	.L(\blkinst/cluster5/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC3102_cfg_d_71  (
	.Y(\blkinst/cluster6/FE_PHN3102_cfg_d_71 ),
	.A(\blkinst/cluster6/FE_PHN3067_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC3067_cfg_d_71  (
	.Y(\blkinst/cluster6/FE_PHN3067_cfg_d_71 ),
	.A(\blkinst/cluster6/FE_PHN3005_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC3023_cfg_d_81  (
	.Y(\blkinst/cluster6/FE_PHN3023_cfg_d_81 ),
	.A(\blkinst/cluster6/FE_PHN2185_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC3005_cfg_d_71  (
	.Y(\blkinst/cluster6/FE_PHN3005_cfg_d_71 ),
	.A(\blkinst/cluster6/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2862_internal_lut5_1  (
	.Y(\blkinst/cluster6/FE_PHN1829_internal_lut5_1 ),
	.A(\blkinst/cluster6/FE_PHN2862_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2857_cfg_d_59  (
	.Y(\blkinst/cluster6/FE_PHN1832_cfg_d_59 ),
	.A(\blkinst/cluster6/FE_PHN2857_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2855_cfg_d_68  (
	.Y(\blkinst/cluster6/FE_PHN1553_cfg_d_68 ),
	.A(\blkinst/cluster6/FE_PHN2855_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2833_cfg_d_41  (
	.Y(\blkinst/cluster6/FE_PHN1826_cfg_d_41 ),
	.A(\blkinst/cluster6/FE_PHN2833_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2820_cfg_d_39  (
	.Y(\blkinst/cluster6/FE_PHN1833_cfg_d_39 ),
	.A(\blkinst/cluster6/FE_PHN2820_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2817_cfg_d_40  (
	.Y(\blkinst/cluster6/FE_PHN1855_cfg_d_40 ),
	.A(\blkinst/cluster6/FE_PHN2817_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2813_cfg_d_69  (
	.Y(\blkinst/cluster6/FE_PHN1561_cfg_d_69 ),
	.A(\blkinst/cluster6/FE_PHN2813_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2810_cfg_d_67  (
	.Y(\blkinst/cluster6/FE_PHN1825_cfg_d_67 ),
	.A(\blkinst/cluster6/FE_PHN2810_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2805_cfg_d_4  (
	.Y(\blkinst/cluster6/FE_PHN1622_cfg_d_4 ),
	.A(\blkinst/cluster6/FE_PHN2805_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2804_cfg_d_5  (
	.Y(\blkinst/cluster6/FE_PHN1595_cfg_d_5 ),
	.A(\blkinst/cluster6/FE_PHN2804_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2802_cfg_d_63  (
	.Y(\blkinst/cluster6/FE_PHN1875_cfg_d_63 ),
	.A(\blkinst/cluster6/FE_PHN2802_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2798_cfg_d_3  (
	.Y(\blkinst/cluster6/FE_PHN1606_cfg_d_3 ),
	.A(\blkinst/cluster6/FE_PHN2798_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2787_cfg_d_28  (
	.Y(\blkinst/cluster6/FE_PHN1638_cfg_d_28 ),
	.A(\blkinst/cluster6/FE_PHN2787_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2783_cfg_d_24  (
	.Y(\blkinst/cluster6/FE_PHN1642_cfg_d_24 ),
	.A(\blkinst/cluster6/FE_PHN2783_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2777_cfg_d_11  (
	.Y(\blkinst/cluster6/FE_PHN1637_cfg_d_11 ),
	.A(\blkinst/cluster6/FE_PHN2777_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2684_cfg_d_76  (
	.Y(\blkinst/cluster6/FE_PHN2684_cfg_d_76 ),
	.A(\blkinst/cluster6/FE_PHN402_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2678_cfg_d_51  (
	.Y(\blkinst/cluster6/FE_PHN2678_cfg_d_51 ),
	.A(\blkinst/cluster6/FE_PHN736_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2677_cfg_d_77  (
	.Y(\blkinst/cluster6/FE_PHN2677_cfg_d_77 ),
	.A(\blkinst/cluster6/FE_PHN746_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2673_cfg_d_53  (
	.Y(\blkinst/cluster6/FE_PHN2673_cfg_d_53 ),
	.A(\blkinst/cluster6/FE_PHN628_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2669_n_165  (
	.Y(\blkinst/cluster6/FE_PHN1340_n_165 ),
	.A(\blkinst/cluster6/FE_PHN2669_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2665_cfg_d_12  (
	.Y(\blkinst/cluster6/FE_PHN2665_cfg_d_12 ),
	.A(\blkinst/cluster6/FE_PHN754_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2664_cfg_d_17  (
	.Y(\blkinst/cluster6/FE_PHN2664_cfg_d_17 ),
	.A(\blkinst/cluster6/FE_PHN486_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2660_cfg_d_25  (
	.Y(\blkinst/cluster6/FE_PHN2660_cfg_d_25 ),
	.A(\blkinst/cluster6/FE_PHN670_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2653_cfg_d_14  (
	.Y(\blkinst/cluster6/FE_PHN2653_cfg_d_14 ),
	.A(\blkinst/cluster6/FE_PHN930_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2652_cfg_d_30  (
	.Y(\blkinst/cluster6/FE_PHN2652_cfg_d_30 ),
	.A(\blkinst/cluster6/FE_PHN554_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2644_cfg_d_27  (
	.Y(\blkinst/cluster6/FE_PHN2644_cfg_d_27 ),
	.A(\blkinst/cluster6/FE_PHN638_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2632_cfg_d_1  (
	.Y(\blkinst/cluster6/FE_PHN2632_cfg_d_1 ),
	.A(\blkinst/cluster6/FE_PHN846_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2630_cfg_d_21  (
	.Y(\blkinst/cluster6/FE_PHN2630_cfg_d_21 ),
	.A(\blkinst/cluster6/FE_PHN416_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2624_cfg_d_58  (
	.Y(\blkinst/cluster6/FE_PHN2624_cfg_d_58 ),
	.A(\blkinst/cluster6/FE_PHN903_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2623_cfg_d_16  (
	.Y(\blkinst/cluster6/FE_PHN2623_cfg_d_16 ),
	.A(\blkinst/cluster6/FE_PHN753_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2620_cfg_d_10  (
	.Y(\blkinst/cluster6/FE_PHN2620_cfg_d_10 ),
	.A(\blkinst/cluster6/FE_PHN435_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2599_cfg_d_23  (
	.Y(\blkinst/cluster6/FE_PHN2599_cfg_d_23 ),
	.A(\blkinst/cluster6/FE_PHN663_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2594_cfg_d_20  (
	.Y(\blkinst/cluster6/FE_PHN2594_cfg_d_20 ),
	.A(\blkinst/cluster6/FE_PHN823_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2592_cfg_d_26  (
	.Y(\blkinst/cluster6/FE_PHN2592_cfg_d_26 ),
	.A(\blkinst/cluster6/FE_PHN662_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2583_cfg_d_65  (
	.Y(\blkinst/cluster6/FE_PHN2583_cfg_d_65 ),
	.A(\blkinst/cluster6/FE_PHN833_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2572_cfg_d_18  (
	.Y(\blkinst/cluster6/FE_PHN2572_cfg_d_18 ),
	.A(\blkinst/cluster6/FE_PHN819_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2559_cfg_d_6  (
	.Y(\blkinst/cluster6/FE_PHN2559_cfg_d_6 ),
	.A(\blkinst/cluster6/FE_PHN667_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2541_cfg_d_64  (
	.Y(\blkinst/cluster6/FE_PHN2541_cfg_d_64 ),
	.A(\blkinst/cluster6/FE_PHN904_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2540_cfg_d_34  (
	.Y(\blkinst/cluster6/FE_PHN2540_cfg_d_34 ),
	.A(\blkinst/cluster6/FE_PHN870_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2537_cfg_d_50  (
	.Y(\blkinst/cluster6/FE_PHN2537_cfg_d_50 ),
	.A(\blkinst/cluster6/FE_PHN731_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2536_cfg_d_75  (
	.Y(\blkinst/cluster6/FE_PHN2536_cfg_d_75 ),
	.A(\blkinst/cluster6/FE_PHN1057_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2535_cfg_d_19  (
	.Y(\blkinst/cluster6/FE_PHN2535_cfg_d_19 ),
	.A(\blkinst/cluster6/FE_PHN452_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2527_cfg_d_54  (
	.Y(\blkinst/cluster6/FE_PHN2527_cfg_d_54 ),
	.A(\blkinst/cluster6/FE_PHN907_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2515_cfg_d_46  (
	.Y(\blkinst/cluster6/FE_PHN2515_cfg_d_46 ),
	.A(\blkinst/cluster6/FE_PHN909_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2500_cfg_d_79  (
	.Y(\blkinst/cluster6/FE_PHN2500_cfg_d_79 ),
	.A(\blkinst/cluster6/FE_PHN620_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2486_cfg_d_49  (
	.Y(\blkinst/cluster6/FE_PHN2486_cfg_d_49 ),
	.A(\blkinst/cluster6/FE_PHN1061_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2484_cfg_d_9  (
	.Y(\blkinst/cluster6/FE_PHN2484_cfg_d_9 ),
	.A(\blkinst/cluster6/FE_PHN834_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2473_cfg_d_52  (
	.Y(\blkinst/cluster6/FE_PHN2473_cfg_d_52 ),
	.A(\blkinst/cluster6/FE_PHN908_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2459_cfg_d_61  (
	.Y(\blkinst/cluster6/FE_PHN2459_cfg_d_61 ),
	.A(\blkinst/cluster6/FE_PHN382_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2446_cfg_d_31  (
	.Y(\blkinst/cluster6/FE_PHN2446_cfg_d_31 ),
	.A(\blkinst/cluster6/FE_PHN704_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2442_cfg_d_73  (
	.Y(\blkinst/cluster6/FE_PHN2442_cfg_d_73 ),
	.A(\blkinst/cluster6/FE_PHN898_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2441_cfg_d_22  (
	.Y(\blkinst/cluster6/FE_PHN2441_cfg_d_22 ),
	.A(\blkinst/cluster6/FE_PHN988_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2435_cfg_d_8  (
	.Y(\blkinst/cluster6/FE_PHN2435_cfg_d_8 ),
	.A(\blkinst/cluster6/FE_PHN835_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster6/FE_PHC2431_cfg_d_80  (
	.Y(\blkinst/cluster6/FE_PHN2431_cfg_d_80 ),
	.A(\blkinst/cluster6/FE_PHN1289_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2429_cfg_d_43  (
	.Y(\blkinst/cluster6/FE_PHN2429_cfg_d_43 ),
	.A(\blkinst/cluster6/FE_PHN629_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2428_cfg_d_37  (
	.Y(\blkinst/cluster6/FE_PHN2428_cfg_d_37 ),
	.A(\blkinst/cluster6/FE_PHN910_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2426_cfg_d_32  (
	.Y(\blkinst/cluster6/FE_PHN2426_cfg_d_32 ),
	.A(\blkinst/cluster6/FE_PHN702_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2423_cfg_d_47  (
	.Y(\blkinst/cluster6/FE_PHN2423_cfg_d_47 ),
	.A(\blkinst/cluster6/FE_PHN727_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2400_cfg_d_57  (
	.Y(\blkinst/cluster6/FE_PHN2400_cfg_d_57 ),
	.A(\blkinst/cluster6/FE_PHN625_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2397_cfg_d_78  (
	.Y(\blkinst/cluster6/FE_PHN2397_cfg_d_78 ),
	.A(\blkinst/cluster6/FE_PHN1270_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2392_cfg_d_45  (
	.Y(\blkinst/cluster6/FE_PHN2392_cfg_d_45 ),
	.A(\blkinst/cluster6/FE_PHN730_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2388_n_174  (
	.Y(\blkinst/cluster6/FE_PHN1314_n_174 ),
	.A(\blkinst/cluster6/FE_PHN2388_n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2385_cfg_d_7  (
	.Y(\blkinst/cluster6/FE_PHN2385_cfg_d_7 ),
	.A(\blkinst/cluster6/FE_PHN1143_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2379_cfg_d_48  (
	.Y(\blkinst/cluster6/FE_PHN2379_cfg_d_48 ),
	.A(\blkinst/cluster6/FE_PHN726_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2377_cfg_d_33  (
	.Y(\blkinst/cluster6/FE_PHN2377_cfg_d_33 ),
	.A(\blkinst/cluster6/FE_PHN703_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2375_cfg_d_15  (
	.Y(\blkinst/cluster6/FE_PHN2375_cfg_d_15 ),
	.A(\blkinst/cluster6/FE_PHN436_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2352_cfg_d_56  (
	.Y(\blkinst/cluster6/FE_PHN2352_cfg_d_56 ),
	.A(\blkinst/cluster6/FE_PHN725_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2347_cfg_d_60  (
	.Y(\blkinst/cluster6/FE_PHN2347_cfg_d_60 ),
	.A(\blkinst/cluster6/FE_PHN545_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2342_n_146  (
	.Y(\blkinst/cluster6/FE_PHN2342_n_146 ),
	.A(\blkinst/cluster6/FE_PHN347_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2341_cfg_d_0  (
	.Y(\blkinst/cluster6/FE_PHN2341_cfg_d_0 ),
	.A(\blkinst/cluster6/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2340_cfg_d_62  (
	.Y(\blkinst/cluster6/FE_PHN2340_cfg_d_62 ),
	.A(\blkinst/cluster6/FE_PHN544_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2334_cfg_d_55  (
	.Y(\blkinst/cluster6/FE_PHN2334_cfg_d_55 ),
	.A(\blkinst/cluster6/FE_PHN1059_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2328_cfg_d_66  (
	.Y(\blkinst/cluster6/FE_PHN2328_cfg_d_66 ),
	.A(\blkinst/cluster6/FE_PHN815_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2323_cfg_d_38  (
	.Y(\blkinst/cluster6/FE_PHN2323_cfg_d_38 ),
	.A(\blkinst/cluster6/FE_PHN1294_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_PHC2318_cfg_d_36  (
	.Y(\blkinst/cluster6/FE_PHN2318_cfg_d_36 ),
	.A(\blkinst/cluster6/FE_PHN547_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2307_cfg_d_74  (
	.Y(\blkinst/cluster6/FE_PHN2307_cfg_d_74 ),
	.A(\blkinst/cluster6/FE_PHN1288_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2200_cfg_d_13  (
	.Y(\blkinst/cluster6/FE_PHN2200_cfg_d_13 ),
	.A(\blkinst/cluster6/FE_PHN931_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2191_cfg_d_29  (
	.Y(\blkinst/cluster6/FE_PHN2191_cfg_d_29 ),
	.A(\blkinst/cluster6/FE_PHN1069_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2189_cfg_d_44  (
	.Y(\blkinst/cluster6/FE_PHN2189_cfg_d_44 ),
	.A(\blkinst/cluster6/FE_PHN626_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2185_cfg_d_81  (
	.Y(\blkinst/cluster6/FE_PHN2185_cfg_d_81 ),
	.A(\blkinst/cluster6/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster6/FE_PHC2159_cfg_d_42  (
	.Y(\blkinst/cluster6/FE_PHN2159_cfg_d_42 ),
	.A(\blkinst/cluster6/FE_PHN1060_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC2135_cfg_d_2  (
	.Y(\blkinst/cluster6/FE_PHN2135_cfg_d_2 ),
	.A(\blkinst/cluster6/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC2132_cluster6__cfg_o_0  (
	.Y(\blkinst/cluster6/FE_PHN1449_cluster6__cfg_o_0 ),
	.A(\blkinst/cluster6/FE_PHN2132_cluster6__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1890_cfg_d_42  (
	.Y(\blkinst/cluster6/FE_PHN1890_cfg_d_42 ),
	.A(\blkinst/cluster6/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1880_cfg_d_44  (
	.Y(\blkinst/cluster6/cfg_d[44] ),
	.A(\blkinst/cluster6/FE_PHN1880_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1875_cfg_d_63  (
	.Y(\blkinst/cluster6/cfg_d[63] ),
	.A(\blkinst/cluster6/FE_PHN1875_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1855_cfg_d_40  (
	.Y(\blkinst/cluster6/cfg_d[40] ),
	.A(\blkinst/cluster6/FE_PHN1855_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1854_cfg_d_56  (
	.Y(\blkinst/cluster6/FE_PHN1854_cfg_d_56 ),
	.A(\blkinst/cluster6/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1852_cfg_d_60  (
	.Y(\blkinst/cluster6/cfg_d[60] ),
	.A(\blkinst/cluster6/FE_PHN1852_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1851_cfg_d_58  (
	.Y(\blkinst/cluster6/cfg_d[58] ),
	.A(\blkinst/cluster6/FE_PHN1851_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1849_cfg_d_62  (
	.Y(\blkinst/cluster6/cfg_d[62] ),
	.A(\blkinst/cluster6/FE_PHN1849_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1848_cfg_d_47  (
	.Y(\blkinst/cluster6/cfg_d[47] ),
	.A(\blkinst/cluster6/FE_PHN1848_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1847_cfg_d_48  (
	.Y(\blkinst/cluster6/cfg_d[48] ),
	.A(\blkinst/cluster6/FE_PHN1847_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1846_cfg_d_64  (
	.Y(\blkinst/cluster6/cfg_d[64] ),
	.A(\blkinst/cluster6/FE_PHN1846_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1845_cfg_d_49  (
	.Y(\blkinst/cluster6/cfg_d[49] ),
	.A(\blkinst/cluster6/FE_PHN1845_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1844_cfg_d_55  (
	.Y(\blkinst/cluster6/cfg_d[55] ),
	.A(\blkinst/cluster6/FE_PHN1844_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1843_cfg_d_37  (
	.Y(\blkinst/cluster6/cfg_d[37] ),
	.A(\blkinst/cluster6/FE_PHN1843_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1842_cfg_d_51  (
	.Y(\blkinst/cluster6/cfg_d[51] ),
	.A(\blkinst/cluster6/FE_PHN1842_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1841_cfg_d_46  (
	.Y(\blkinst/cluster6/cfg_d[46] ),
	.A(\blkinst/cluster6/FE_PHN1841_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1840_cfg_d_57  (
	.Y(\blkinst/cluster6/cfg_d[57] ),
	.A(\blkinst/cluster6/FE_PHN1840_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1838_cfg_d_66  (
	.Y(\blkinst/cluster6/cfg_d[66] ),
	.A(\blkinst/cluster6/FE_PHN1838_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1837_cfg_d_52  (
	.Y(\blkinst/cluster6/cfg_d[52] ),
	.A(\blkinst/cluster6/FE_PHN1837_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1836_cfg_d_45  (
	.Y(\blkinst/cluster6/cfg_d[45] ),
	.A(\blkinst/cluster6/FE_PHN1836_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1835_cfg_d_50  (
	.Y(\blkinst/cluster6/cfg_d[50] ),
	.A(\blkinst/cluster6/FE_PHN1835_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1834_cfg_d_54  (
	.Y(\blkinst/cluster6/cfg_d[54] ),
	.A(\blkinst/cluster6/FE_PHN1834_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1833_cfg_d_39  (
	.Y(\blkinst/cluster6/cfg_d[39] ),
	.A(\blkinst/cluster6/FE_PHN1833_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1832_cfg_d_59  (
	.Y(\blkinst/cluster6/cfg_d[59] ),
	.A(\blkinst/cluster6/FE_PHN1832_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1830_cfg_d_43  (
	.Y(\blkinst/cluster6/cfg_d[43] ),
	.A(\blkinst/cluster6/FE_PHN1830_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1829_internal_lut5_1  (
	.Y(\blkinst/cluster6/internal_lut5[1] ),
	.A(\blkinst/cluster6/FE_PHN1829_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1828_cfg_d_53  (
	.Y(\blkinst/cluster6/cfg_d[53] ),
	.A(\blkinst/cluster6/FE_PHN1828_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1827_cfg_d_65  (
	.Y(\blkinst/cluster6/cfg_d[65] ),
	.A(\blkinst/cluster6/FE_PHN1827_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1826_cfg_d_41  (
	.Y(\blkinst/cluster6/cfg_d[41] ),
	.A(\blkinst/cluster6/FE_PHN1826_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1825_cfg_d_67  (
	.Y(\blkinst/cluster6/cfg_d[67] ),
	.A(\blkinst/cluster6/FE_PHN1825_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1823_cfg_d_36  (
	.Y(\blkinst/cluster6/cfg_d[36] ),
	.A(\blkinst/cluster6/FE_PHN1823_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1818_cfg_d_61  (
	.Y(\blkinst/cluster6/cfg_d[61] ),
	.A(\blkinst/cluster6/FE_PHN1818_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1654_cfg_d_29  (
	.Y(\blkinst/cluster6/FE_PHN1654_cfg_d_29 ),
	.A(\blkinst/cluster6/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC1653_n_146  (
	.Y(\blkinst/cluster6/n_146 ),
	.A(\blkinst/cluster6/FE_PHN1653_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1649_cfg_d_13  (
	.Y(\blkinst/cluster6/cfg_d[13] ),
	.A(\blkinst/cluster6/FE_PHN1649_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1645_cfg_d_7  (
	.Y(\blkinst/cluster6/cfg_d[7] ),
	.A(\blkinst/cluster6/FE_PHN1645_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1642_cfg_d_24  (
	.Y(\blkinst/cluster6/cfg_d[24] ),
	.A(\blkinst/cluster6/FE_PHN1642_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1640_cfg_d_9  (
	.Y(\blkinst/cluster6/cfg_d[9] ),
	.A(\blkinst/cluster6/FE_PHN1640_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1638_cfg_d_28  (
	.Y(\blkinst/cluster6/cfg_d[28] ),
	.A(\blkinst/cluster6/FE_PHN1638_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1637_cfg_d_11  (
	.Y(\blkinst/cluster6/cfg_d[11] ),
	.A(\blkinst/cluster6/FE_PHN1637_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1636_cfg_d_30  (
	.Y(\blkinst/cluster6/FE_PHN1636_cfg_d_30 ),
	.A(\blkinst/cluster6/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1628_cfg_d_20  (
	.Y(\blkinst/cluster6/cfg_d[20] ),
	.A(\blkinst/cluster6/FE_PHN1628_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1627_cfg_d_18  (
	.Y(\blkinst/cluster6/cfg_d[18] ),
	.A(\blkinst/cluster6/FE_PHN1627_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1626_cfg_d_27  (
	.Y(\blkinst/cluster6/cfg_d[27] ),
	.A(\blkinst/cluster6/FE_PHN1626_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1625_cfg_d_33  (
	.Y(\blkinst/cluster6/FE_PHN1625_cfg_d_33 ),
	.A(\blkinst/cluster6/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1623_cfg_d_23  (
	.Y(\blkinst/cluster6/cfg_d[23] ),
	.A(\blkinst/cluster6/FE_PHN1623_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1622_cfg_d_4  (
	.Y(\blkinst/cluster6/cfg_d[4] ),
	.A(\blkinst/cluster6/FE_PHN1622_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1621_cfg_d_16  (
	.Y(\blkinst/cluster6/cfg_d[16] ),
	.A(\blkinst/cluster6/FE_PHN1621_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1620_cfg_d_32  (
	.Y(\blkinst/cluster6/cfg_d[32] ),
	.A(\blkinst/cluster6/FE_PHN1620_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1619_cfg_d_12  (
	.Y(\blkinst/cluster6/cfg_d[12] ),
	.A(\blkinst/cluster6/FE_PHN1619_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1618_cfg_d_6  (
	.Y(\blkinst/cluster6/cfg_d[6] ),
	.A(\blkinst/cluster6/FE_PHN1618_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1616_cfg_d_14  (
	.Y(\blkinst/cluster6/cfg_d[14] ),
	.A(\blkinst/cluster6/FE_PHN1616_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1615_cfg_d_31  (
	.Y(\blkinst/cluster6/cfg_d[31] ),
	.A(\blkinst/cluster6/FE_PHN1615_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1611_cfg_d_17  (
	.Y(\blkinst/cluster6/cfg_d[17] ),
	.A(\blkinst/cluster6/FE_PHN1611_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1609_cfg_d_10  (
	.Y(\blkinst/cluster6/cfg_d[10] ),
	.A(\blkinst/cluster6/FE_PHN1609_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1606_cfg_d_3  (
	.Y(\blkinst/cluster6/cfg_d[3] ),
	.A(\blkinst/cluster6/FE_PHN1606_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1603_cfg_d_34  (
	.Y(\blkinst/cluster6/cfg_d[34] ),
	.A(\blkinst/cluster6/FE_PHN1603_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1601_cfg_d_19  (
	.Y(\blkinst/cluster6/cfg_d[19] ),
	.A(\blkinst/cluster6/FE_PHN1601_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1600_cfg_d_26  (
	.Y(\blkinst/cluster6/cfg_d[26] ),
	.A(\blkinst/cluster6/FE_PHN1600_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1598_cfg_d_25  (
	.Y(\blkinst/cluster6/cfg_d[25] ),
	.A(\blkinst/cluster6/FE_PHN1598_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1597_cfg_d_15  (
	.Y(\blkinst/cluster6/cfg_d[15] ),
	.A(\blkinst/cluster6/FE_PHN1597_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1596_cfg_d_22  (
	.Y(\blkinst/cluster6/cfg_d[22] ),
	.A(\blkinst/cluster6/FE_PHN1596_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1595_cfg_d_5  (
	.Y(\blkinst/cluster6/cfg_d[5] ),
	.A(\blkinst/cluster6/FE_PHN1595_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1593_cfg_d_8  (
	.Y(\blkinst/cluster6/cfg_d[8] ),
	.A(\blkinst/cluster6/FE_PHN1593_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1589_cfg_d_21  (
	.Y(\blkinst/cluster6/cfg_d[21] ),
	.A(\blkinst/cluster6/FE_PHN1589_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1561_cfg_d_69  (
	.Y(\blkinst/cluster6/cfg_d[69] ),
	.A(\blkinst/cluster6/FE_PHN1561_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1553_cfg_d_68  (
	.Y(\blkinst/cluster6/cfg_d[68] ),
	.A(\blkinst/cluster6/FE_PHN1553_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1449_cluster6__cfg_o_0  (
	.Y(\blkinst/cluster6/FE_PHN333_cluster6__cfg_o_0 ),
	.A(\blkinst/cluster6/FE_PHN1449_cluster6__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster6/FE_PHC1427_cfg_d_76  (
	.Y(\blkinst/cluster6/cfg_d[76] ),
	.A(\blkinst/cluster6/FE_PHN1427_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1422_cfg_d_79  (
	.Y(\blkinst/cluster6/cfg_d[79] ),
	.A(\blkinst/cluster6/FE_PHN1422_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1408_cfg_d_72  (
	.Y(\blkinst/cluster6/cfg_d[72] ),
	.A(\blkinst/cluster6/FE_PHN1408_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1400_cfg_d_1  (
	.Y(\blkinst/cluster6/cfg_d[1] ),
	.A(\blkinst/cluster6/FE_PHN1400_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1387_cfg_d_73  (
	.Y(\blkinst/cluster6/cfg_d[73] ),
	.A(\blkinst/cluster6/FE_PHN1387_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1385_cfg_d_75  (
	.Y(\blkinst/cluster6/cfg_d[75] ),
	.A(\blkinst/cluster6/FE_PHN1385_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1365_cfg_d_77  (
	.Y(\blkinst/cluster6/cfg_d[77] ),
	.A(\blkinst/cluster6/FE_PHN1365_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1341_cfg_d_2  (
	.Y(\blkinst/cluster6/FE_PHN1341_cfg_d_2 ),
	.A(\blkinst/cluster6/FE_PHN2135_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1340_n_165  (
	.Y(\blkinst/cluster6/n_165 ),
	.A(\blkinst/cluster6/FE_PHN1340_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1314_n_174  (
	.Y(\blkinst/cluster6/n_174 ),
	.A(\blkinst/cluster6/FE_PHN1314_n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1294_cfg_d_38  (
	.Y(\blkinst/cluster6/FE_PHN1294_cfg_d_38 ),
	.A(\blkinst/cluster6/FE_PHN546_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1289_cfg_d_80  (
	.Y(\blkinst/cluster6/FE_PHN1289_cfg_d_80 ),
	.A(\blkinst/cluster6/FE_PHN621_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1288_cfg_d_74  (
	.Y(\blkinst/cluster6/FE_PHN1288_cfg_d_74 ),
	.A(\blkinst/cluster6/FE_PHN1056_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1270_cfg_d_78  (
	.Y(\blkinst/cluster6/FE_PHN1270_cfg_d_78 ),
	.A(\blkinst/cluster6/FE_PHN401_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1244_cfg_d_0  (
	.Y(\blkinst/cluster6/FE_PHN1244_cfg_d_0 ),
	.A(\blkinst/cluster6/FE_PHN2341_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1241_cluster5__cfg_o_0  (
	.Y(\blkinst/cluster6/FE_PHN1241_cluster5__cfg_o_0 ),
	.A(\blkinst/FE_PHN2581_cluster5__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1143_cfg_d_7  (
	.Y(\blkinst/cluster6/FE_PHN1143_cfg_d_7 ),
	.A(\blkinst/cluster6/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1138_cfg_d_40  (
	.Y(\blkinst/cluster6/FE_PHN1138_cfg_d_40 ),
	.A(\blkinst/cluster6/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1137_cfg_d_59  (
	.Y(\blkinst/cluster6/FE_PHN1137_cfg_d_59 ),
	.A(\blkinst/cluster6/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1126_cfg_d_68  (
	.Y(\blkinst/cluster6/FE_PHN1126_cfg_d_68 ),
	.A(\blkinst/cluster6/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1115_cfg_d_3  (
	.Y(\blkinst/cluster6/FE_PHN1115_cfg_d_3 ),
	.A(\blkinst/cluster6/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1069_cfg_d_29  (
	.Y(\blkinst/cluster6/FE_PHN1069_cfg_d_29 ),
	.A(\blkinst/cluster6/FE_PHN1654_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1068_cfg_d_28  (
	.Y(\blkinst/cluster6/FE_PHN1068_cfg_d_28 ),
	.A(\blkinst/cluster6/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1062_cfg_d_72  (
	.Y(\blkinst/cluster6/FE_PHN1062_cfg_d_72 ),
	.A(\blkinst/cluster6/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1061_cfg_d_49  (
	.Y(\blkinst/cluster6/FE_PHN1061_cfg_d_49 ),
	.A(\blkinst/cluster6/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1060_cfg_d_42  (
	.Y(\blkinst/cluster6/FE_PHN1060_cfg_d_42 ),
	.A(\blkinst/cluster6/FE_PHN1890_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1059_cfg_d_55  (
	.Y(\blkinst/cluster6/FE_PHN1059_cfg_d_55 ),
	.A(\blkinst/cluster6/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1057_cfg_d_75  (
	.Y(\blkinst/cluster6/FE_PHN1057_cfg_d_75 ),
	.A(\blkinst/cluster6/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC1056_cfg_d_74  (
	.Y(\blkinst/cluster6/FE_PHN1056_cfg_d_74 ),
	.A(\blkinst/cluster6/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC988_cfg_d_22  (
	.Y(\blkinst/cluster6/FE_PHN988_cfg_d_22 ),
	.A(\blkinst/cluster6/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC987_cfg_d_24  (
	.Y(\blkinst/cluster6/FE_PHN987_cfg_d_24 ),
	.A(\blkinst/cluster6/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC986_cfg_d_67  (
	.Y(\blkinst/cluster6/FE_PHN986_cfg_d_67 ),
	.A(\blkinst/cluster6/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC931_cfg_d_13  (
	.Y(\blkinst/cluster6/FE_PHN931_cfg_d_13 ),
	.A(\blkinst/cluster6/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC930_cfg_d_14  (
	.Y(\blkinst/cluster6/FE_PHN930_cfg_d_14 ),
	.A(\blkinst/cluster6/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC910_cfg_d_37  (
	.Y(\blkinst/cluster6/FE_PHN910_cfg_d_37 ),
	.A(\blkinst/cluster6/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC909_cfg_d_46  (
	.Y(\blkinst/cluster6/FE_PHN909_cfg_d_46 ),
	.A(\blkinst/cluster6/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC908_cfg_d_52  (
	.Y(\blkinst/cluster6/FE_PHN908_cfg_d_52 ),
	.A(\blkinst/cluster6/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC907_cfg_d_54  (
	.Y(\blkinst/cluster6/FE_PHN907_cfg_d_54 ),
	.A(\blkinst/cluster6/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC904_cfg_d_64  (
	.Y(\blkinst/cluster6/FE_PHN904_cfg_d_64 ),
	.A(\blkinst/cluster6/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC903_cfg_d_58  (
	.Y(\blkinst/cluster6/FE_PHN903_cfg_d_58 ),
	.A(\blkinst/cluster6/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC898_cfg_d_73  (
	.Y(\blkinst/cluster6/FE_PHN898_cfg_d_73 ),
	.A(\blkinst/cluster6/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC870_cfg_d_34  (
	.Y(\blkinst/cluster6/FE_PHN870_cfg_d_34 ),
	.A(\blkinst/cluster6/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC847_cfg_d_2  (
	.Y(\blkinst/cluster6/FE_PHN847_cfg_d_2 ),
	.A(\blkinst/cluster6/FE_PHN1341_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC846_cfg_d_1  (
	.Y(\blkinst/cluster6/FE_PHN846_cfg_d_1 ),
	.A(\blkinst/cluster6/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC835_cfg_d_8  (
	.Y(\blkinst/cluster6/FE_PHN835_cfg_d_8 ),
	.A(\blkinst/cluster6/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC834_cfg_d_9  (
	.Y(\blkinst/cluster6/FE_PHN834_cfg_d_9 ),
	.A(\blkinst/cluster6/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC833_cfg_d_65  (
	.Y(\blkinst/cluster6/FE_PHN833_cfg_d_65 ),
	.A(\blkinst/cluster6/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC823_cfg_d_20  (
	.Y(\blkinst/cluster6/FE_PHN823_cfg_d_20 ),
	.A(\blkinst/cluster6/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC819_cfg_d_18  (
	.Y(\blkinst/cluster6/FE_PHN819_cfg_d_18 ),
	.A(\blkinst/cluster6/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC815_cfg_d_66  (
	.Y(\blkinst/cluster6/FE_PHN815_cfg_d_66 ),
	.A(\blkinst/cluster6/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC754_cfg_d_12  (
	.Y(\blkinst/cluster6/FE_PHN754_cfg_d_12 ),
	.A(\blkinst/cluster6/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC753_cfg_d_16  (
	.Y(\blkinst/cluster6/FE_PHN753_cfg_d_16 ),
	.A(\blkinst/cluster6/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC746_cfg_d_77  (
	.Y(\blkinst/cluster6/FE_PHN746_cfg_d_77 ),
	.A(\blkinst/cluster6/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC736_cfg_d_51  (
	.Y(\blkinst/cluster6/FE_PHN736_cfg_d_51 ),
	.A(\blkinst/cluster6/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC733_internal_lut5_1  (
	.Y(\blkinst/cluster6/FE_PHN733_internal_lut5_1 ),
	.A(\blkinst/cluster6/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC732_cfg_d_39  (
	.Y(\blkinst/cluster6/FE_PHN732_cfg_d_39 ),
	.A(\blkinst/cluster6/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC731_cfg_d_50  (
	.Y(\blkinst/cluster6/FE_PHN731_cfg_d_50 ),
	.A(\blkinst/cluster6/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC730_cfg_d_45  (
	.Y(\blkinst/cluster6/FE_PHN730_cfg_d_45 ),
	.A(\blkinst/cluster6/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC727_cfg_d_47  (
	.Y(\blkinst/cluster6/FE_PHN727_cfg_d_47 ),
	.A(\blkinst/cluster6/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC726_cfg_d_48  (
	.Y(\blkinst/cluster6/FE_PHN726_cfg_d_48 ),
	.A(\blkinst/cluster6/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC725_cfg_d_56  (
	.Y(\blkinst/cluster6/FE_PHN725_cfg_d_56 ),
	.A(\blkinst/cluster6/FE_PHN1854_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC704_cfg_d_31  (
	.Y(\blkinst/cluster6/FE_PHN704_cfg_d_31 ),
	.A(\blkinst/cluster6/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC703_cfg_d_33  (
	.Y(\blkinst/cluster6/FE_PHN703_cfg_d_33 ),
	.A(\blkinst/cluster6/FE_PHN1625_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC702_cfg_d_32  (
	.Y(\blkinst/cluster6/FE_PHN702_cfg_d_32 ),
	.A(\blkinst/cluster6/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC685_cfg_d_69  (
	.Y(\blkinst/cluster6/FE_PHN685_cfg_d_69 ),
	.A(\blkinst/cluster6/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC670_cfg_d_25  (
	.Y(\blkinst/cluster6/FE_PHN670_cfg_d_25 ),
	.A(\blkinst/cluster6/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC667_cfg_d_6  (
	.Y(\blkinst/cluster6/FE_PHN667_cfg_d_6 ),
	.A(\blkinst/cluster6/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC663_cfg_d_23  (
	.Y(\blkinst/cluster6/FE_PHN663_cfg_d_23 ),
	.A(\blkinst/cluster6/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC662_cfg_d_26  (
	.Y(\blkinst/cluster6/FE_PHN662_cfg_d_26 ),
	.A(\blkinst/cluster6/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC638_cfg_d_27  (
	.Y(\blkinst/cluster6/FE_PHN638_cfg_d_27 ),
	.A(\blkinst/cluster6/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC636_cfg_d_11  (
	.Y(\blkinst/cluster6/FE_PHN636_cfg_d_11 ),
	.A(\blkinst/cluster6/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC630_cfg_d_41  (
	.Y(\blkinst/cluster6/FE_PHN630_cfg_d_41 ),
	.A(\blkinst/cluster6/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC629_cfg_d_43  (
	.Y(\blkinst/cluster6/FE_PHN629_cfg_d_43 ),
	.A(\blkinst/cluster6/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC628_cfg_d_53  (
	.Y(\blkinst/cluster6/FE_PHN628_cfg_d_53 ),
	.A(\blkinst/cluster6/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC627_cfg_d_63  (
	.Y(\blkinst/cluster6/FE_PHN627_cfg_d_63 ),
	.A(\blkinst/cluster6/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC626_cfg_d_44  (
	.Y(\blkinst/cluster6/FE_PHN626_cfg_d_44 ),
	.A(\blkinst/cluster6/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC625_cfg_d_57  (
	.Y(\blkinst/cluster6/FE_PHN625_cfg_d_57 ),
	.A(\blkinst/cluster6/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC621_cfg_d_80  (
	.Y(\blkinst/cluster6/FE_PHN621_cfg_d_80 ),
	.A(\blkinst/cluster6/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC620_cfg_d_79  (
	.Y(\blkinst/cluster6/FE_PHN620_cfg_d_79 ),
	.A(\blkinst/cluster6/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC597_n_165  (
	.Y(\blkinst/cluster6/FE_PHN597_n_165 ),
	.A(\blkinst/cluster6/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC582_cfg_d_4  (
	.Y(\blkinst/cluster6/FE_PHN582_cfg_d_4 ),
	.A(\blkinst/cluster6/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC554_cfg_d_30  (
	.Y(\blkinst/cluster6/FE_PHN554_cfg_d_30 ),
	.A(\blkinst/cluster6/FE_PHN1636_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC547_cfg_d_36  (
	.Y(\blkinst/cluster6/FE_PHN547_cfg_d_36 ),
	.A(\blkinst/cluster6/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC546_cfg_d_38  (
	.Y(\blkinst/cluster6/FE_PHN546_cfg_d_38 ),
	.A(\blkinst/cluster6/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC545_cfg_d_60  (
	.Y(\blkinst/cluster6/FE_PHN545_cfg_d_60 ),
	.A(\blkinst/cluster6/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC544_cfg_d_62  (
	.Y(\blkinst/cluster6/FE_PHN544_cfg_d_62 ),
	.A(\blkinst/cluster6/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC515_cfg_d_5  (
	.Y(\blkinst/cluster6/FE_PHN515_cfg_d_5 ),
	.A(\blkinst/cluster6/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC486_cfg_d_17  (
	.Y(\blkinst/cluster6/FE_PHN486_cfg_d_17 ),
	.A(\blkinst/cluster6/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC452_cfg_d_19  (
	.Y(\blkinst/cluster6/FE_PHN452_cfg_d_19 ),
	.A(\blkinst/cluster6/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC436_cfg_d_15  (
	.Y(\blkinst/cluster6/FE_PHN436_cfg_d_15 ),
	.A(\blkinst/cluster6/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC435_cfg_d_10  (
	.Y(\blkinst/cluster6/FE_PHN435_cfg_d_10 ),
	.A(\blkinst/cluster6/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC416_cfg_d_21  (
	.Y(\blkinst/cluster6/FE_PHN416_cfg_d_21 ),
	.A(\blkinst/cluster6/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC402_cfg_d_76  (
	.Y(\blkinst/cluster6/FE_PHN402_cfg_d_76 ),
	.A(\blkinst/cluster6/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC401_cfg_d_78  (
	.Y(\blkinst/cluster6/FE_PHN401_cfg_d_78 ),
	.A(\blkinst/cluster6/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC382_cfg_d_61  (
	.Y(\blkinst/cluster6/FE_PHN382_cfg_d_61 ),
	.A(\blkinst/cluster6/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC373_cfg_d_0  (
	.Y(\blkinst/cluster6/FE_PHN373_cfg_d_0 ),
	.A(\blkinst/cluster6/FE_PHN1244_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC347_n_146  (
	.Y(\blkinst/cluster6/FE_PHN347_n_146 ),
	.A(\blkinst/cluster6/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC333_cluster6__cfg_o_0  (
	.Y(\blkinst/cluster6__cfg_o[0] ),
	.A(\blkinst/cluster6/FE_PHN333_cluster6__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/FE_PHC326_cfg_d_81  (
	.Y(\blkinst/cluster6/cfg_d[81] ),
	.A(\blkinst/cluster6/FE_PHN326_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster6/FE_OCPC279_cluster6__cout_0  (
	.Y(\blkinst/FE_OCPN165_cluster6__cout_0 ),
	.A(\blkinst/cluster6__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster6/FE_OCPC272_cluster5__cout_0  (
	.Y(\blkinst/cluster6/FE_OCPN272_cluster5__cout_0 ),
	.A(\blkinst/cluster5__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/FE_RC_3_0  (
	.Y(\blkinst/cluster6/FE_RN_1_0 ),
	.A(\blkinst/cluster6/internal_lut6 ),
	.B(\blkinst/cluster6/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster6/FE_RC_2_0  (
	.Y(\blkinst/cluster6/n_156 ),
	.A(\blkinst/cluster6/FE_RN_1_0 ),
	.B(\blkinst/cluster5__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/FE_OFC47_s  (
	.Y(\blkinst/cluster6/n_2 ),
	.A(\blkinst/cluster6/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/FE_DBTC7_ffb  (
	.Y(\blkinst/cluster6/FE_DBTN7_ffb ),
	.A(\blkinst/cluster6/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster6/CLKGATE_RC_CG_HIER_INST20/FE_PHC355_n_174  (
	.Y(\blkinst/cluster6/CLKGATE_RC_CG_HIER_INST20/FE_PHN355_n_174 ),
	.A(\blkinst/cluster6/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster6/CLKGATE_RC_CG_HIER_INST20/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster6/CLKGATE_RC_CG_HIER_INST20/FE_PHN355_n_174 ),
	.SE(\blkinst/cluster6/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[0]  (
	.Q(\blkinst/cluster6/cfg_d[0] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1241_cluster5__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[1]  (
	.Q(\blkinst/cluster6/FE_PHN1400_cfg_d_1 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN373_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[2]  (
	.Q(\blkinst/cluster6/cfg_d[2] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2632_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[3]  (
	.Q(\blkinst/cluster6/FE_PHN2798_cfg_d_3 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN847_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[4]  (
	.Q(\blkinst/cluster6/FE_PHN2805_cfg_d_4 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1115_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[5]  (
	.Q(\blkinst/cluster6/FE_PHN2804_cfg_d_5 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN582_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[6]  (
	.Q(\blkinst/cluster6/FE_PHN1618_cfg_d_6 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN515_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[7]  (
	.Q(\blkinst/cluster6/FE_PHN1645_cfg_d_7 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2559_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[8]  (
	.Q(\blkinst/cluster6/FE_PHN1593_cfg_d_8 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2385_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[9]  (
	.Q(\blkinst/cluster6/FE_PHN1640_cfg_d_9 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2435_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[10]  (
	.Q(\blkinst/cluster6/FE_PHN1609_cfg_d_10 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2484_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[11]  (
	.Q(\blkinst/cluster6/FE_PHN2777_cfg_d_11 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2620_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[12]  (
	.Q(\blkinst/cluster6/FE_PHN1619_cfg_d_12 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN636_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[13]  (
	.Q(\blkinst/cluster6/FE_PHN1649_cfg_d_13 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2665_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[14]  (
	.Q(\blkinst/cluster6/FE_PHN1616_cfg_d_14 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2200_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[15]  (
	.Q(\blkinst/cluster6/FE_PHN1597_cfg_d_15 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2653_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[16]  (
	.Q(\blkinst/cluster6/FE_PHN1621_cfg_d_16 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2375_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[17]  (
	.Q(\blkinst/cluster6/FE_PHN1611_cfg_d_17 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2623_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[18]  (
	.Q(\blkinst/cluster6/FE_PHN1627_cfg_d_18 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2664_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[19]  (
	.Q(\blkinst/cluster6/FE_PHN1601_cfg_d_19 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2572_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[20]  (
	.Q(\blkinst/cluster6/FE_PHN1628_cfg_d_20 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2535_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[21]  (
	.Q(\blkinst/cluster6/FE_PHN1589_cfg_d_21 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2594_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[22]  (
	.Q(\blkinst/cluster6/FE_PHN1596_cfg_d_22 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2630_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[23]  (
	.Q(\blkinst/cluster6/FE_PHN1623_cfg_d_23 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2441_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[24]  (
	.Q(\blkinst/cluster6/FE_PHN2783_cfg_d_24 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2599_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[25]  (
	.Q(\blkinst/cluster6/FE_PHN1598_cfg_d_25 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN987_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[26]  (
	.Q(\blkinst/cluster6/FE_PHN1600_cfg_d_26 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2660_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[27]  (
	.Q(\blkinst/cluster6/FE_PHN1626_cfg_d_27 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2592_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[28]  (
	.Q(\blkinst/cluster6/FE_PHN2787_cfg_d_28 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2644_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[29]  (
	.Q(\blkinst/cluster6/cfg_d[29] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1068_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[30]  (
	.Q(\blkinst/cluster6/cfg_d[30] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2191_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[31]  (
	.Q(\blkinst/cluster6/FE_PHN1615_cfg_d_31 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2652_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[32]  (
	.Q(\blkinst/cluster6/FE_PHN1620_cfg_d_32 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2446_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[33]  (
	.Q(\blkinst/cluster6/cfg_d[33] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2426_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[34]  (
	.Q(\blkinst/cluster6/FE_PHN1603_cfg_d_34 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2377_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[35]  (
	.Q(\blkinst/cluster6/FE_PHN2862_internal_lut5_1 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2540_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[36]  (
	.Q(\blkinst/cluster6/FE_PHN1823_cfg_d_36 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN733_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[37]  (
	.Q(\blkinst/cluster6/FE_PHN1843_cfg_d_37 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2318_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[38]  (
	.Q(\blkinst/cluster6/cfg_d[38] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2428_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[39]  (
	.Q(\blkinst/cluster6/FE_PHN2820_cfg_d_39 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2323_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[40]  (
	.Q(\blkinst/cluster6/FE_PHN2817_cfg_d_40 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN732_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[41]  (
	.Q(\blkinst/cluster6/FE_PHN2833_cfg_d_41 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1138_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[42]  (
	.Q(\blkinst/cluster6/cfg_d[42] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN630_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[43]  (
	.Q(\blkinst/cluster6/FE_PHN1830_cfg_d_43 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2159_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[44]  (
	.Q(\blkinst/cluster6/FE_PHN1880_cfg_d_44 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2429_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[45]  (
	.Q(\blkinst/cluster6/FE_PHN1836_cfg_d_45 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2189_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[46]  (
	.Q(\blkinst/cluster6/FE_PHN1841_cfg_d_46 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2392_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[47]  (
	.Q(\blkinst/cluster6/FE_PHN1848_cfg_d_47 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2515_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[48]  (
	.Q(\blkinst/cluster6/FE_PHN1847_cfg_d_48 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2423_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[49]  (
	.Q(\blkinst/cluster6/FE_PHN1845_cfg_d_49 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2379_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[50]  (
	.Q(\blkinst/cluster6/FE_PHN1835_cfg_d_50 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2486_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[51]  (
	.Q(\blkinst/cluster6/FE_PHN1842_cfg_d_51 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2537_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[52]  (
	.Q(\blkinst/cluster6/FE_PHN1837_cfg_d_52 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2678_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[53]  (
	.Q(\blkinst/cluster6/FE_PHN1828_cfg_d_53 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2473_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[54]  (
	.Q(\blkinst/cluster6/FE_PHN1834_cfg_d_54 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2673_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[55]  (
	.Q(\blkinst/cluster6/FE_PHN1844_cfg_d_55 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2527_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[56]  (
	.Q(\blkinst/cluster6/cfg_d[56] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2334_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[57]  (
	.Q(\blkinst/cluster6/FE_PHN1840_cfg_d_57 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2352_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[58]  (
	.Q(\blkinst/cluster6/FE_PHN1851_cfg_d_58 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2400_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[59]  (
	.Q(\blkinst/cluster6/FE_PHN2857_cfg_d_59 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2624_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[60]  (
	.Q(\blkinst/cluster6/FE_PHN1852_cfg_d_60 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1137_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[61]  (
	.Q(\blkinst/cluster6/FE_PHN1818_cfg_d_61 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2347_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[62]  (
	.Q(\blkinst/cluster6/FE_PHN1849_cfg_d_62 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2459_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[63]  (
	.Q(\blkinst/cluster6/FE_PHN2802_cfg_d_63 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2340_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[64]  (
	.Q(\blkinst/cluster6/FE_PHN1846_cfg_d_64 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN627_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[65]  (
	.Q(\blkinst/cluster6/FE_PHN1827_cfg_d_65 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2541_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[66]  (
	.Q(\blkinst/cluster6/FE_PHN1838_cfg_d_66 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2583_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[67]  (
	.Q(\blkinst/cluster6/FE_PHN2810_cfg_d_67 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2328_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[68]  (
	.Q(\blkinst/cluster6/FE_PHN2855_cfg_d_68 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN986_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[69]  (
	.Q(\blkinst/cluster6/FE_PHN2813_cfg_d_69 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1126_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[70]  (
	.Q(\blkinst/cluster6/cfg_d[70] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN685_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[71]  (
	.QN(\blkinst/cluster6/cfg_d[71] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2342_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \blkinst/cluster6/cfg_d_reg[72]  (
	.Q(\blkinst/cluster6/FE_PHN1408_cfg_d_72 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN3102_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[73]  (
	.Q(\blkinst/cluster6/FE_PHN1387_cfg_d_73 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN1062_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[74]  (
	.Q(\blkinst/cluster6/cfg_d[74] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2442_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[75]  (
	.Q(\blkinst/cluster6/FE_PHN1385_cfg_d_75 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2307_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[76]  (
	.Q(\blkinst/cluster6/FE_PHN1427_cfg_d_76 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2536_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[77]  (
	.Q(\blkinst/cluster6/FE_PHN1365_cfg_d_77 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2684_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[78]  (
	.Q(\blkinst/cluster6/cfg_d[78] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2677_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[79]  (
	.Q(\blkinst/cluster6/FE_PHN1422_cfg_d_79 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2397_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[80]  (
	.Q(\blkinst/cluster6/cfg_d[80] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2500_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[81]  (
	.Q(\blkinst/cluster6/FE_PHN326_cfg_d_81 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN2431_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster6/cfg_d_reg[82]  (
	.Q(\blkinst/cluster6/cfg_d[82] ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN3023_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster6/cfg_d_reg[83]  (
	.QN(\blkinst/cluster6/FE_PHN2132_cluster6__cfg_o_0 ),
	.CLK(\blkinst/cluster6/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6/FE_PHN597_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster6/g2911__1309  (
	.Y(blkinst__ob6[0]),
	.A(\blkinst/cluster6/n_170 ),
	.B(\blkinst/cluster6/n_169 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster6/g2912__6877  (
	.Y(\blkinst/cluster6/n_170 ),
	.A1(\blkinst/cluster6/cfg_d[82] ),
	.A2(\blkinst/cluster6/FE_DBTN7_ffb ),
	.B(\blkinst/cluster6/n_167 ),
	.C(\blkinst/cluster6/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster6/g2913__2900  (
	.Y(\blkinst/cluster6/n_169 ),
	.A1(\blkinst/cluster6/cfg_d[82] ),
	.A2(\blkinst/cluster6/n_187 ),
	.B(\blkinst/cluster6/n_166 ),
	.C(\blkinst/cluster6__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster6/g2914  (
	.Y(\blkinst/cluster6/n_168 ),
	.A(\blkinst/cluster6__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster6/g2915__2391  (
	.Y(\blkinst/cluster6/n_167 ),
	.A(\blkinst/cluster6/cfg_d[82] ),
	.B(\blkinst/cluster6/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster6/g2917__7675  (
	.Y(blkinst__oa6[0]),
	.A(\blkinst/cluster6/n_163 ),
	.B(\blkinst/cluster6/n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster6/g2918__7118  (
	.Y(\blkinst/cluster6/n_166 ),
	.A(\blkinst/cluster6/cfg_d[82] ),
	.B(\blkinst/cluster6/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g2919  (
	.Y(\blkinst/cluster6/FE_PHN2669_n_165 ),
	.A(\blkinst/cluster6/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster6/g2921__8757  (
	.Y(\blkinst/cluster6/n_164 ),
	.A(\blkinst/cluster6/cfg_d[81] ),
	.B(\blkinst/cluster6/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster6/g2922__1786  (
	.Y(\blkinst/cluster6/n_163 ),
	.A(\blkinst/cluster6/cfg_d[81] ),
	.B(\blkinst/cluster6/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster6/g2926__5953  (
	.Y(\blkinst/cluster6__cout[0] ),
	.A(\blkinst/cluster6/n_161 ),
	.B(\blkinst/cluster6/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster6/g2927__5703  (
	.Y(\blkinst/cluster6/s ),
	.A(\blkinst/cluster6/n_159 ),
	.B(\blkinst/cluster6/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster6/g2929__7114  (
	.Y(\blkinst/cluster6/n_161 ),
	.A(\blkinst/cluster6/n_160 ),
	.B(\blkinst/cluster6/n_154 ),
	.C(\blkinst/cluster6/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2931__5266  (
	.Y(\blkinst/cluster6/n_160 ),
	.A(\blkinst/cluster6/n_157 ),
	.B(\blkinst/cluster6/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2932__2250  (
	.Y(\blkinst/cluster6/n_159 ),
	.A(\blkinst/cluster6/n_158 ),
	.B(\blkinst/cluster6/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster6/g2934  (
	.Y(\blkinst/cluster6/n_158 ),
	.A(\blkinst/cluster6/n_157 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g2936__2703  (
	.Y(\blkinst/cluster6/n_157 ),
	.A1(\blkinst/cluster6/cfg_d[69] ),
	.A2(FE_DBTN36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0),
	.B(\blkinst/cluster6/n_153 ),
	.C(\blkinst/cluster6/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g2938  (
	.Y(\blkinst/cluster6/internal_lut6 ),
	.A(\blkinst/cluster6/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster6/g2939__5795  (
	.Y(\blkinst/cluster6/n_155 ),
	.A(\blkinst/cluster6/n_143 ),
	.B(\blkinst/cluster6/n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2940__7344  (
	.Y(\blkinst/cluster6/n_154 ),
	.A(\blkinst/cluster6/cfg_d[68] ),
	.B(\blkinst/cluster6/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2942__1840  (
	.Y(\blkinst/cluster6/n_153 ),
	.A(\blkinst/cluster6/cfg_d[69] ),
	.B(\blkinst/cluster6/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster6/g2943__5019  (
	.Y(\blkinst/cluster6/n_152 ),
	.A(\blkinst/cluster6/n_141 ),
	.B(\blkinst/cluster6/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g2945  (
	.Y(\blkinst/cluster6/n_173 ),
	.A(\blkinst/cluster6/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \blkinst/cluster6/g2946__1857  (
	.Y(\blkinst/cluster6/n_151 ),
	.A(\blkinst/cluster6/n_150 ),
	.B(\blkinst/cluster6/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g2948__9906  (
	.Y(\blkinst/cluster6/n_150 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.A2(\blkinst/cluster6/n_121 ),
	.B(\blkinst/cluster6/n_147 ),
	.C(\blkinst/cluster6/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp33_ASAP7_75t_SL \blkinst/cluster6/g2951  (
	.Y(\blkinst/cluster6/n_149 ),
	.A(\blkinst/cluster6/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2952__8780  (
	.Y(\blkinst/cluster6/n_147 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.B(\blkinst/cluster6/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g2953__4296  (
	.Y(\blkinst/cluster6/n_148 ),
	.A(\blkinst/cluster6/n_146 ),
	.B(\blkinst/cluster6/FE_OCPN272_cluster5__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g2954  (
	.Y(\blkinst/cluster6/FE_PHN1653_n_146 ),
	.A(\blkinst/cluster6/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster6/g2956__3772  (
	.Y(\blkinst/cluster6/n_145 ),
	.A(\blkinst/cluster6/n_139 ),
	.B(\blkinst/cluster6/n_130 ),
	.C(\blkinst/cluster6/n_138 ),
	.D(\blkinst/cluster6/n_140 ),
	.E(\blkinst/cluster6/n_133 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster6/g2958__1474  (
	.Y(\blkinst/cluster6/n_144 ),
	.A(\blkinst/cluster6/cfg_d[68] ),
	.B(FE_DBTN36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g2959__4547  (
	.Y(\blkinst/cluster6/n_143 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.A2(\blkinst/cluster6/n_97 ),
	.B(\blkinst/cluster6/n_104 ),
	.C(\blkinst/cluster6/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g2961  (
	.Y(\blkinst/cluster6/n_142 ),
	.A(\blkinst/cluster6/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2962__9682  (
	.Y(\blkinst/cluster6/n_141 ),
	.A(\blkinst/cluster6/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia6[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2964__2683  (
	.Y(\blkinst/cluster6/n_140 ),
	.A(\blkinst/cluster6/cfg_d[66] ),
	.B(\blkinst/cluster6/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g2965__1309  (
	.Y(\blkinst/cluster6/n_139 ),
	.A(\blkinst/cluster6/n_129 ),
	.B(\blkinst/cluster6/n_132 ),
	.C(\blkinst/cluster6/n_137 ),
	.D(\blkinst/cluster6/n_135 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2967__6877  (
	.Y(\blkinst/cluster6/n_138 ),
	.A(\blkinst/cluster6/cfg_d[65] ),
	.B(\blkinst/cluster6/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2969__2900  (
	.Y(\blkinst/cluster6/n_137 ),
	.A(\blkinst/cluster6/cfg_d[64] ),
	.B(\blkinst/cluster6/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g2970__2391  (
	.Y(\blkinst/cluster6/n_136 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.A2(\blkinst/cluster6/n_111 ),
	.B(\blkinst/cluster6/n_134 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2972__7675  (
	.Y(\blkinst/cluster6/n_135 ),
	.A(\blkinst/cluster6/cfg_d[63] ),
	.B(\blkinst/cluster6/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2974__7118  (
	.Y(\blkinst/cluster6/n_134 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.B(\blkinst/cluster6/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2975__8757  (
	.Y(\blkinst/cluster6/n_133 ),
	.A(\blkinst/cluster6/cfg_d[62] ),
	.B(\blkinst/cluster6/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2977__1786  (
	.Y(\blkinst/cluster6/n_132 ),
	.A(\blkinst/cluster6/cfg_d[61] ),
	.B(\blkinst/cluster6/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster6/g2978__5953  (
	.Y(\blkinst/cluster6/n_131 ),
	.A(\blkinst/cluster6/n_128 ),
	.B(\blkinst/cluster6/n_118 ),
	.C(\blkinst/cluster6/n_124 ),
	.D(\blkinst/cluster6/n_127 ),
	.E(\blkinst/cluster6/n_123 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2980__5703  (
	.Y(\blkinst/cluster6/n_130 ),
	.A(\blkinst/cluster6/cfg_d[60] ),
	.B(\blkinst/cluster6/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2982__7114  (
	.Y(\blkinst/cluster6/n_129 ),
	.A(\blkinst/cluster6/cfg_d[59] ),
	.B(\blkinst/cluster6/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g2983__5266  (
	.Y(\blkinst/cluster6/n_128 ),
	.A(\blkinst/cluster6/n_122 ),
	.B(\blkinst/cluster6/n_125 ),
	.C(\blkinst/cluster6/n_120 ),
	.D(\blkinst/cluster6/n_126 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2985__2250  (
	.Y(\blkinst/cluster6/n_127 ),
	.A(\blkinst/cluster6/cfg_d[58] ),
	.B(\blkinst/cluster6/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2987  (
	.Y(\blkinst/cluster6/n_126 ),
	.A(\blkinst/cluster6/cfg_d[57] ),
	.B(\blkinst/cluster6/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2989  (
	.Y(\blkinst/cluster6/n_125 ),
	.A(\blkinst/cluster6/FE_PHN1854_cfg_d_56 ),
	.B(\blkinst/cluster6/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2991  (
	.Y(\blkinst/cluster6/n_124 ),
	.A(\blkinst/cluster6/cfg_d[55] ),
	.B(\blkinst/cluster6/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2993  (
	.Y(\blkinst/cluster6/n_123 ),
	.A(\blkinst/cluster6/cfg_d[54] ),
	.B(\blkinst/cluster6/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2995  (
	.Y(\blkinst/cluster6/n_122 ),
	.A(\blkinst/cluster6/cfg_d[53] ),
	.B(\blkinst/cluster6/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster6/g2996  (
	.Y(\blkinst/cluster6/n_121 ),
	.A(\blkinst/cluster6/n_119 ),
	.B(\blkinst/cluster6/n_112 ),
	.C(\blkinst/cluster6/n_116 ),
	.D(\blkinst/cluster6/n_115 ),
	.E(\blkinst/cluster6/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g2998  (
	.Y(\blkinst/cluster6/n_120 ),
	.A(\blkinst/cluster6/cfg_d[52] ),
	.B(\blkinst/cluster6/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g2999  (
	.Y(\blkinst/cluster6/n_119 ),
	.A(\blkinst/cluster6/n_110 ),
	.B(\blkinst/cluster6/n_108 ),
	.C(\blkinst/cluster6/n_113 ),
	.D(\blkinst/cluster6/n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3001  (
	.Y(\blkinst/cluster6/n_118 ),
	.A(\blkinst/cluster6/cfg_d[51] ),
	.B(\blkinst/cluster6/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3003  (
	.Y(\blkinst/cluster6/n_117 ),
	.A(\blkinst/cluster6/cfg_d[50] ),
	.B(\blkinst/cluster6/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3005  (
	.Y(\blkinst/cluster6/n_116 ),
	.A(\blkinst/cluster6/cfg_d[49] ),
	.B(\blkinst/cluster6/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3007  (
	.Y(\blkinst/cluster6/n_115 ),
	.A(\blkinst/cluster6/cfg_d[48] ),
	.B(\blkinst/cluster6/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3009  (
	.Y(\blkinst/cluster6/n_114 ),
	.A(\blkinst/cluster6/cfg_d[47] ),
	.B(\blkinst/cluster6/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3011  (
	.Y(\blkinst/cluster6/n_113 ),
	.A(\blkinst/cluster6/cfg_d[46] ),
	.B(\blkinst/cluster6/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3013  (
	.Y(\blkinst/cluster6/n_112 ),
	.A(\blkinst/cluster6/cfg_d[45] ),
	.B(\blkinst/cluster6/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster6/g3014  (
	.Y(\blkinst/cluster6/n_111 ),
	.A(\blkinst/cluster6/n_109 ),
	.B(\blkinst/cluster6/n_99 ),
	.C(\blkinst/cluster6/n_106 ),
	.D(\blkinst/cluster6/n_105 ),
	.E(\blkinst/cluster6/n_103 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3016  (
	.Y(\blkinst/cluster6/n_110 ),
	.A(\blkinst/cluster6/cfg_d[44] ),
	.B(\blkinst/cluster6/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3017  (
	.Y(\blkinst/cluster6/n_109 ),
	.A(\blkinst/cluster6/n_96 ),
	.B(\blkinst/cluster6/n_101 ),
	.C(\blkinst/cluster6/n_102 ),
	.D(\blkinst/cluster6/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3019  (
	.Y(\blkinst/cluster6/n_108 ),
	.A(\blkinst/cluster6/cfg_d[43] ),
	.B(\blkinst/cluster6/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3021  (
	.Y(\blkinst/cluster6/n_107 ),
	.A(\blkinst/cluster6/FE_PHN1890_cfg_d_42 ),
	.B(\blkinst/cluster6/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3023  (
	.Y(\blkinst/cluster6/n_106 ),
	.A(\blkinst/cluster6/cfg_d[41] ),
	.B(\blkinst/cluster6/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3025  (
	.Y(\blkinst/cluster6/n_105 ),
	.A(\blkinst/cluster6/cfg_d[40] ),
	.B(\blkinst/cluster6/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g3026  (
	.Y(\blkinst/cluster6/n_104 ),
	.A1(\blkinst/cluster6/n_88 ),
	.A2(\blkinst/cluster6/n_100 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.C(\blkinst/cluster6/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3028  (
	.Y(\blkinst/cluster6/n_103 ),
	.A(\blkinst/cluster6/cfg_d[39] ),
	.B(\blkinst/cluster6/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3030  (
	.Y(\blkinst/cluster6/n_102 ),
	.A(\blkinst/cluster6/cfg_d[38] ),
	.B(\blkinst/cluster6/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3032  (
	.Y(\blkinst/cluster6/n_101 ),
	.A(\blkinst/cluster6/cfg_d[37] ),
	.B(\blkinst/cluster6/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3033  (
	.Y(\blkinst/cluster6/n_100 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_98 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3035  (
	.Y(\blkinst/cluster6/n_99 ),
	.A(\blkinst/cluster6/cfg_d[36] ),
	.B(\blkinst/cluster6/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster6/g3036  (
	.Y(\blkinst/cluster6/n_98 ),
	.A(\blkinst/cluster6/n_91 ),
	.B(\blkinst/cluster6/n_93 ),
	.C(\blkinst/cluster6/n_94 ),
	.D(\blkinst/cluster6/n_95 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g3038  (
	.Y(\blkinst/cluster6/n_97 ),
	.A1(\blkinst/cluster6/n_82 ),
	.A2(\blkinst/cluster6/n_92 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.C(\blkinst/cluster6/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3039  (
	.Y(\blkinst/cluster6/n_96 ),
	.A(\blkinst/cluster6/internal_lut5[1] ),
	.B(\blkinst/cluster6/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3041  (
	.Y(\blkinst/cluster6/n_95 ),
	.A(\blkinst/cluster6/cfg_d[34] ),
	.B(\blkinst/cluster6/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3043  (
	.Y(\blkinst/cluster6/n_94 ),
	.A(\blkinst/cluster6/FE_PHN1625_cfg_d_33 ),
	.B(\blkinst/cluster6/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3045  (
	.Y(\blkinst/cluster6/n_93 ),
	.A(\blkinst/cluster6/cfg_d[32] ),
	.B(\blkinst/cluster6/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster6/g3046  (
	.Y(\blkinst/cluster6/n_92 ),
	.A(\blkinst/cluster6/n_87 ),
	.B(\blkinst/cluster6/n_85 ),
	.C(\blkinst/cluster6/n_89 ),
	.D(\blkinst/cluster6/n_90 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3048  (
	.Y(\blkinst/cluster6/n_91 ),
	.A(\blkinst/cluster6/cfg_d[31] ),
	.B(\blkinst/cluster6/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3050  (
	.Y(\blkinst/cluster6/n_90 ),
	.A(\blkinst/cluster6/FE_PHN1636_cfg_d_30 ),
	.B(\blkinst/cluster6/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3052  (
	.Y(\blkinst/cluster6/n_89 ),
	.A(\blkinst/cluster6/FE_PHN1654_cfg_d_29 ),
	.B(\blkinst/cluster6/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster6/g3053  (
	.Y(\blkinst/cluster6/n_88 ),
	.A(\blkinst/cluster6/n_37 ),
	.B(\blkinst/cluster6/n_86 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3055  (
	.Y(\blkinst/cluster6/n_87 ),
	.A(\blkinst/cluster6/cfg_d[28] ),
	.B(\blkinst/cluster6/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3056  (
	.Y(\blkinst/cluster6/n_86 ),
	.A(\blkinst/cluster6/n_81 ),
	.B(\blkinst/cluster6/n_79 ),
	.C(\blkinst/cluster6/n_83 ),
	.D(\blkinst/cluster6/n_84 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3058  (
	.Y(\blkinst/cluster6/n_85 ),
	.A(\blkinst/cluster6/cfg_d[27] ),
	.B(\blkinst/cluster6/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3060  (
	.Y(\blkinst/cluster6/n_84 ),
	.A(\blkinst/cluster6/cfg_d[26] ),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3062  (
	.Y(\blkinst/cluster6/n_83 ),
	.A(\blkinst/cluster6/cfg_d[25] ),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster6/g3063  (
	.Y(\blkinst/cluster6/n_82 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.B(\blkinst/cluster6/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3065  (
	.Y(\blkinst/cluster6/n_81 ),
	.A(\blkinst/cluster6/cfg_d[24] ),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3066  (
	.Y(\blkinst/cluster6/n_80 ),
	.A(\blkinst/cluster6/n_74 ),
	.B(\blkinst/cluster6/n_72 ),
	.C(\blkinst/cluster6/n_76 ),
	.D(\blkinst/cluster6/n_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3068  (
	.Y(\blkinst/cluster6/n_79 ),
	.A(\blkinst/cluster6/cfg_d[23] ),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g3069  (
	.Y(\blkinst/cluster6/n_78 ),
	.A1(\blkinst/cluster6/n_37 ),
	.A2(\blkinst/cluster6/n_62 ),
	.B(\blkinst/cluster6/n_75 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3071  (
	.Y(\blkinst/cluster6/n_77 ),
	.A(\blkinst/cluster6/cfg_d[22] ),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3073  (
	.Y(\blkinst/cluster6/n_76 ),
	.A(\blkinst/cluster6/cfg_d[21] ),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3074  (
	.Y(\blkinst/cluster6/n_75 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3076  (
	.Y(\blkinst/cluster6/n_74 ),
	.A(\blkinst/cluster6/cfg_d[20] ),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster6/g3077  (
	.Y(\blkinst/cluster6/n_73 ),
	.A(\blkinst/cluster6/n_66 ),
	.B(\blkinst/cluster6/n_68 ),
	.C(\blkinst/cluster6/n_69 ),
	.D(\blkinst/cluster6/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3079  (
	.Y(\blkinst/cluster6/n_72 ),
	.A(\blkinst/cluster6/cfg_d[19] ),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3081  (
	.Y(\blkinst/cluster6/n_71 ),
	.A(\blkinst/cluster6/cfg_d[18] ),
	.B(\blkinst/cluster6/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g3082  (
	.Y(\blkinst/cluster6/n_70 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.A2(\blkinst/cluster6/n_57 ),
	.B(\blkinst/cluster6/n_67 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3084  (
	.Y(\blkinst/cluster6/n_69 ),
	.A(\blkinst/cluster6/cfg_d[17] ),
	.B(\blkinst/cluster6/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3086  (
	.Y(\blkinst/cluster6/n_68 ),
	.A(\blkinst/cluster6/cfg_d[16] ),
	.B(\blkinst/cluster6/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3087  (
	.Y(\blkinst/cluster6/n_67 ),
	.A(\blkinst/cluster6/n_63 ),
	.B(\blkinst/cluster6/n_61 ),
	.C(\blkinst/cluster6/n_64 ),
	.D(\blkinst/cluster6/n_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3089  (
	.Y(\blkinst/cluster6/n_66 ),
	.A(\blkinst/cluster6/cfg_d[15] ),
	.B(\blkinst/cluster6/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3091  (
	.Y(\blkinst/cluster6/n_65 ),
	.A(\blkinst/cluster6/cfg_d[14] ),
	.B(\blkinst/cluster6/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3093  (
	.Y(\blkinst/cluster6/n_64 ),
	.A(\blkinst/cluster6/cfg_d[13] ),
	.B(\blkinst/cluster6/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3095  (
	.Y(\blkinst/cluster6/n_63 ),
	.A(\blkinst/cluster6/cfg_d[12] ),
	.B(\blkinst/cluster6/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3096  (
	.Y(\blkinst/cluster6/n_62 ),
	.A(\blkinst/cluster6/n_58 ),
	.B(\blkinst/cluster6/n_56 ),
	.C(\blkinst/cluster6/n_59 ),
	.D(\blkinst/cluster6/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3098  (
	.Y(\blkinst/cluster6/n_61 ),
	.A(\blkinst/cluster6/cfg_d[11] ),
	.B(\blkinst/cluster6/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3100  (
	.Y(\blkinst/cluster6/n_60 ),
	.A(\blkinst/cluster6/cfg_d[10] ),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3102  (
	.Y(\blkinst/cluster6/n_59 ),
	.A(\blkinst/cluster6/cfg_d[9] ),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3104  (
	.Y(\blkinst/cluster6/n_58 ),
	.A(\blkinst/cluster6/cfg_d[8] ),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster6/g3105  (
	.Y(\blkinst/cluster6/n_57 ),
	.A(\blkinst/cluster6/n_53 ),
	.B(\blkinst/cluster6/n_52 ),
	.C(\blkinst/cluster6/n_54 ),
	.D(\blkinst/cluster6/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3107  (
	.Y(\blkinst/cluster6/n_56 ),
	.A(\blkinst/cluster6/cfg_d[7] ),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3109  (
	.Y(\blkinst/cluster6/n_55 ),
	.A(\blkinst/cluster6/cfg_d[6] ),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3111  (
	.Y(\blkinst/cluster6/n_54 ),
	.A(\blkinst/cluster6/cfg_d[5] ),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3113  (
	.Y(\blkinst/cluster6/n_53 ),
	.A(\blkinst/cluster6/cfg_d[4] ),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3115  (
	.Y(\blkinst/cluster6/n_52 ),
	.A(\blkinst/cluster6/cfg_d[3] ),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3119  (
	.Y(\blkinst/cluster6/n_51 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3120  (
	.Y(\blkinst/cluster6/n_50 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3121  (
	.Y(\blkinst/cluster6/n_49 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3122  (
	.Y(\blkinst/cluster6/n_48 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3123  (
	.Y(\blkinst/cluster6/n_47 ),
	.A(\blkinst/cluster6/n_31 ),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3124  (
	.Y(\blkinst/cluster6/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3125  (
	.Y(\blkinst/cluster6/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3126  (
	.Y(\blkinst/cluster6/n_44 ),
	.A(\blkinst/cluster6/n_31 ),
	.B(\blkinst/cluster6/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3127  (
	.Y(\blkinst/cluster6/n_43 ),
	.A(\blkinst/cluster6/n_31 ),
	.B(\blkinst/cluster6/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3128  (
	.Y(\blkinst/cluster6/n_42 ),
	.A(\blkinst/cluster6/n_31 ),
	.B(\blkinst/cluster6/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3129  (
	.Y(\blkinst/cluster6/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3130  (
	.Y(\blkinst/cluster6/n_40 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.B(\blkinst/cluster6/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3132  (
	.Y(\blkinst/cluster6/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[1]),
	.B(\blkinst/cluster6/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3133  (
	.Y(\blkinst/cluster6/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[0]),
	.B(\blkinst/cluster6/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster6/g3134  (
	.Y(\blkinst/cluster6/FE_PHN2388_n_174 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g3135  (
	.Y(\blkinst/cluster6/n_37 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.B(\blkinst/cluster6/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3136  (
	.Y(\blkinst/cluster6/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster6/g3137  (
	.Y(\blkinst/cluster6/n_35 ),
	.A(\blkinst/cluster6/n_33 ),
	.B(\blkinst/cluster6/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g3139  (
	.Y(\blkinst/cluster6/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g3140  (
	.Y(\blkinst/cluster6/n_32 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster6/g3141  (
	.Y(\blkinst/cluster6/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g3142  (
	.Y(\blkinst/cluster6/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia6[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster6/ffb_reg  (
	.QN(\blkinst/cluster6/ffb ),
	.CLK(\blkinst/cluster6/n_29 ),
	.D(\blkinst/cluster6/FE_DBTN7_ffb ),
	.SE(\blkinst/cluster6/n_23 ),
	.SI(\blkinst/cluster6/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster6/q_reg[0]  (
	.QN(blkinst__q6[0]),
	.CLK(\blkinst/cluster6/n_29 ),
	.D(\blkinst/cluster6/n_8 ),
	.SE(\blkinst/cluster6/n_24 ),
	.SI(\blkinst/cluster6/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster6/g1801  (
	.Y(\blkinst/cluster6/n_28 ),
	.A1(\blkinst/cluster6/n_20 ),
	.A2(\blkinst/cluster6/n_17 ),
	.B(\blkinst/cluster6/n_22 ),
	.C(\blkinst/cluster6/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster6/g1802  (
	.Y(\blkinst/cluster6/n_27 ),
	.A1(\blkinst/cluster6/n_19 ),
	.A2(\blkinst/cluster6/n_18 ),
	.B(\blkinst/cluster6/n_21 ),
	.C(\blkinst/cluster6/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster6/g1803  (
	.Y(\blkinst/cluster6/n_26 ),
	.A(\blkinst/cluster6/n_4 ),
	.B(\blkinst/cluster6/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster6/g1804  (
	.Y(\blkinst/cluster6/n_25 ),
	.A(\blkinst/cluster6/n_9 ),
	.B(\blkinst/cluster6/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster6/g1805  (
	.Y(\blkinst/cluster6/n_24 ),
	.A(\blkinst/cluster6/n_21 ),
	.B(\blkinst/cluster6/n_15 ),
	.C(\blkinst/cluster6/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster6/g1806  (
	.Y(\blkinst/cluster6/n_23 ),
	.A(\blkinst/cluster6/n_22 ),
	.B(\blkinst/cluster6/n_15 ),
	.C(\blkinst/cluster6/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g1807  (
	.Y(\blkinst/cluster6/n_20 ),
	.A1(\blkinst/cluster6/cfg_d[76] ),
	.A2(FE_DBTN36_cbinst_x0y0w__blkp_clb_x0y0_ib6_0),
	.B(\blkinst/cluster6/n_11 ),
	.C(\blkinst/cluster6/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1808  (
	.Y(\blkinst/cluster6/n_22 ),
	.A(\blkinst/cluster6/cfg_d[79] ),
	.B(\blkinst/cluster6/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1809  (
	.Y(\blkinst/cluster6/n_21 ),
	.A(\blkinst/cluster6/cfg_d[74] ),
	.B(\blkinst/cluster6/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster6/g1810  (
	.Y(\blkinst/cluster6/n_19 ),
	.A1(\blkinst/cluster6/cfg_d[71] ),
	.A2(\blkinst/cluster6/n_155 ),
	.B(\blkinst/cluster6/n_12 ),
	.C(\blkinst/cluster6/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster6/g1811  (
	.Y(\blkinst/cluster6/n_18 ),
	.A1(\blkinst/cluster6/n_5 ),
	.A2(\blkinst/cluster6/n_2 ),
	.B(\blkinst/cluster6/n_14 ),
	.C(\blkinst/cluster6/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \blkinst/cluster6/g1812  (
	.Y(\blkinst/cluster6/n_17 ),
	.A1(\blkinst/cluster6/n_0 ),
	.A2(\blkinst/cluster6/n_2 ),
	.B(\blkinst/cluster6/n_13 ),
	.C(\blkinst/cluster6/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster6/g1813  (
	.Y(\blkinst/cluster6/n_16 ),
	.A(\blkinst/cluster6/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster6/g1814  (
	.Y(\blkinst/cluster6/n_15 ),
	.A(\blkinst/cluster6/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster6/g1815  (
	.Y(\blkinst/cluster6/n_29 ),
	.A(clk),
	.B(\blkinst/cluster6/FE_PHN1244_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1816  (
	.Y(\blkinst/cluster6/n_14 ),
	.A(\blkinst/cluster6/n_5 ),
	.B(\blkinst/FE_OCPN165_cluster6__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1817  (
	.Y(\blkinst/cluster6/n_13 ),
	.A(\blkinst/cluster6/n_0 ),
	.B(\blkinst/FE_OCPN165_cluster6__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1818  (
	.Y(\blkinst/cluster6/n_12 ),
	.A(\blkinst/cluster6/cfg_d[71] ),
	.B(\blkinst/cluster6/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster6/g1819  (
	.Y(\blkinst/cluster6/n_11 ),
	.A(\blkinst/cluster6/cfg_d[76] ),
	.B(\blkinst/cluster6/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1821  (
	.Y(\blkinst/cluster6/n_9 ),
	.A(\blkinst/cluster6/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1822  (
	.Y(\blkinst/cluster6/n_8 ),
	.A(blkinst__q6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1823  (
	.Y(\blkinst/cluster6/n_7 ),
	.A(\blkinst/cluster6/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1825  (
	.Y(\blkinst/cluster6/n_5 ),
	.A(\blkinst/cluster6/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1826  (
	.Y(\blkinst/cluster6/n_4 ),
	.A(\blkinst/cluster6/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1829  (
	.Y(\blkinst/cluster6/n_1 ),
	.A(\blkinst/cluster6/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster6/g1830  (
	.Y(\blkinst/cluster6/n_0 ),
	.A(\blkinst/cluster6/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster6/fopt  (
	.Y(\blkinst/cluster6/n_187 ),
	.A(\blkinst/FE_OCPN165_cluster6__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster6/tie_0_cell  (
	.L(\blkinst/cluster6/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC3063_cfg_d_71  (
	.Y(\blkinst/cluster7/FE_PHN3063_cfg_d_71 ),
	.A(\blkinst/cluster7/FE_PHN3003_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC3024_cfg_d_5  (
	.Y(\blkinst/cluster7/FE_PHN2784_cfg_d_5 ),
	.A(\blkinst/cluster7/FE_PHN3024_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC3009_cfg_d_81  (
	.Y(\blkinst/cluster7/FE_PHN3009_cfg_d_81 ),
	.A(\blkinst/cluster7/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC3003_cfg_d_71  (
	.Y(\blkinst/cluster7/FE_PHN3003_cfg_d_71 ),
	.A(\blkinst/cluster7/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC3000_cfg_d_59  (
	.Y(\blkinst/cluster7/FE_PHN3000_cfg_d_59 ),
	.A(\blkinst/cluster7/FE_PHN2611_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2990_cfg_d_14  (
	.Y(\blkinst/cluster7/FE_PHN2990_cfg_d_14 ),
	.A(\blkinst/cluster7/FE_PHN2631_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2849_cfg_d_9  (
	.Y(\blkinst/cluster7/FE_PHN1556_cfg_d_9 ),
	.A(\blkinst/cluster7/FE_PHN2849_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2843_cfg_d_37  (
	.Y(\blkinst/cluster7/FE_PHN1743_cfg_d_37 ),
	.A(\blkinst/cluster7/FE_PHN2843_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2837_cfg_d_41  (
	.Y(\blkinst/cluster7/FE_PHN1738_cfg_d_41 ),
	.A(\blkinst/cluster7/FE_PHN2837_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2836_cfg_d_65  (
	.Y(\blkinst/cluster7/FE_PHN1717_cfg_d_65 ),
	.A(\blkinst/cluster7/FE_PHN2836_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2834_cfg_d_39  (
	.Y(\blkinst/cluster7/FE_PHN1744_cfg_d_39 ),
	.A(\blkinst/cluster7/FE_PHN2834_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2827_internal_lut5_1  (
	.Y(\blkinst/cluster7/FE_PHN1762_internal_lut5_1 ),
	.A(\blkinst/cluster7/FE_PHN2827_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2825_cfg_d_7  (
	.Y(\blkinst/cluster7/FE_PHN1558_cfg_d_7 ),
	.A(\blkinst/cluster7/FE_PHN2825_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2819_cfg_d_57  (
	.Y(\blkinst/cluster7/FE_PHN1730_cfg_d_57 ),
	.A(\blkinst/cluster7/FE_PHN2819_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2811_cfg_d_55  (
	.Y(\blkinst/cluster7/FE_PHN1766_cfg_d_55 ),
	.A(\blkinst/cluster7/FE_PHN2811_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2809_cfg_d_58  (
	.Y(\blkinst/cluster7/FE_PHN1747_cfg_d_58 ),
	.A(\blkinst/cluster7/FE_PHN2809_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2789_cfg_d_4  (
	.Y(\blkinst/cluster7/FE_PHN1555_cfg_d_4 ),
	.A(\blkinst/cluster7/FE_PHN2789_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2785_cfg_d_70  (
	.Y(\blkinst/cluster7/cfg_d[70] ),
	.A(\blkinst/cluster7/FE_PHN2785_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC2784_cfg_d_5  (
	.Y(\blkinst/cluster7/FE_PHN1576_cfg_d_5 ),
	.A(\blkinst/cluster7/FE_PHN2784_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC2780_cfg_d_28  (
	.Y(\blkinst/cluster7/cfg_d[28] ),
	.A(\blkinst/cluster7/FE_PHN2780_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC2778_cfg_d_30  (
	.Y(\blkinst/cluster7/cfg_d[30] ),
	.A(\blkinst/cluster7/FE_PHN2778_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2760_cfg_d_11  (
	.Y(\blkinst/cluster7/FE_PHN1577_cfg_d_11 ),
	.A(\blkinst/cluster7/FE_PHN2760_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2758_cfg_d_12  (
	.Y(\blkinst/cluster7/cfg_d[12] ),
	.A(\blkinst/cluster7/FE_PHN2758_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2731_cfg_d_77  (
	.Y(\blkinst/cluster7/FE_PHN1370_cfg_d_77 ),
	.A(\blkinst/cluster7/FE_PHN2731_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2730_cfg_d_1  (
	.Y(\blkinst/cluster7/FE_PHN2730_cfg_d_1 ),
	.A(\blkinst/cluster7/FE_PHN531_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2729_cfg_d_0  (
	.Y(\blkinst/cluster7/FE_PHN1225_cfg_d_0 ),
	.A(\blkinst/cluster7/FE_PHN2729_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2709_cfg_d_76  (
	.Y(\blkinst/cluster7/FE_PHN1431_cfg_d_76 ),
	.A(\blkinst/cluster7/FE_PHN2709_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2701_cfg_d_67  (
	.Y(\blkinst/cluster7/FE_PHN2701_cfg_d_67 ),
	.A(\blkinst/cluster7/FE_PHN681_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2689_cfg_d_61  (
	.Y(\blkinst/cluster7/FE_PHN2689_cfg_d_61 ),
	.A(\blkinst/cluster7/FE_PHN1118_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2686_cfg_d_3  (
	.Y(\blkinst/cluster7/FE_PHN2686_cfg_d_3 ),
	.A(\blkinst/cluster7/FE_PHN361_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2670_cfg_d_60  (
	.Y(\blkinst/cluster7/FE_PHN2670_cfg_d_60 ),
	.A(\blkinst/cluster7/FE_PHN677_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2668_cfg_d_53  (
	.Y(\blkinst/cluster7/FE_PHN2668_cfg_d_53 ),
	.A(\blkinst/cluster7/FE_PHN649_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2666_cfg_d_6  (
	.Y(\blkinst/cluster7/FE_PHN2666_cfg_d_6 ),
	.A(\blkinst/cluster7/FE_PHN591_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2663_cfg_d_31  (
	.Y(\blkinst/cluster7/FE_PHN2663_cfg_d_31 ),
	.A(\blkinst/cluster7/FE_PHN644_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2658_cfg_d_19  (
	.Y(\blkinst/cluster7/FE_PHN2658_cfg_d_19 ),
	.A(\blkinst/cluster7/FE_PHN489_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2657_cfg_d_27  (
	.Y(\blkinst/cluster7/FE_PHN2657_cfg_d_27 ),
	.A(\blkinst/cluster7/FE_PHN770_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2651_cfg_d_73  (
	.Y(\blkinst/cluster7/FE_PHN1367_cfg_d_73 ),
	.A(\blkinst/cluster7/FE_PHN2651_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2643_cfg_d_72  (
	.Y(\blkinst/cluster7/FE_PHN2643_cfg_d_72 ),
	.A(\blkinst/cluster7/FE_PHN785_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2631_cfg_d_14  (
	.Y(\blkinst/cluster7/FE_PHN2631_cfg_d_14 ),
	.A(\blkinst/cluster7/FE_PHN936_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2616_cfg_d_54  (
	.Y(\blkinst/cluster7/FE_PHN2616_cfg_d_54 ),
	.A(\blkinst/cluster7/FE_PHN652_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2611_cfg_d_59  (
	.Y(\blkinst/cluster7/FE_PHN2611_cfg_d_59 ),
	.A(\blkinst/cluster7/FE_PHN463_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2610_cfg_d_26  (
	.Y(\blkinst/cluster7/FE_PHN2610_cfg_d_26 ),
	.A(\blkinst/cluster7/FE_PHN1080_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2606_cfg_d_22  (
	.Y(\blkinst/cluster7/FE_PHN2606_cfg_d_22 ),
	.A(\blkinst/cluster7/FE_PHN1079_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2605_cfg_d_64  (
	.Y(\blkinst/cluster7/FE_PHN2605_cfg_d_64 ),
	.A(\blkinst/cluster7/FE_PHN1018_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2596_cfg_d_21  (
	.Y(\blkinst/cluster7/FE_PHN2596_cfg_d_21 ),
	.A(\blkinst/cluster7/FE_PHN759_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2595_cfg_d_43  (
	.Y(\blkinst/cluster7/FE_PHN2595_cfg_d_43 ),
	.A(\blkinst/cluster7/FE_PHN1147_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2590_cfg_d_79  (
	.Y(\blkinst/cluster7/FE_PHN2590_cfg_d_79 ),
	.A(\blkinst/cluster7/FE_PHN795_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2585_cfg_d_56  (
	.Y(\blkinst/cluster7/FE_PHN2585_cfg_d_56 ),
	.A(\blkinst/cluster7/FE_PHN650_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2571_cfg_d_66  (
	.Y(\blkinst/cluster7/FE_PHN2571_cfg_d_66 ),
	.A(\blkinst/cluster7/FE_PHN588_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2568_cfg_d_51  (
	.Y(\blkinst/cluster7/FE_PHN2568_cfg_d_51 ),
	.A(\blkinst/cluster7/FE_PHN780_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2562_cfg_d_52  (
	.Y(\blkinst/cluster7/FE_PHN2562_cfg_d_52 ),
	.A(\blkinst/cluster7/FE_PHN444_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2561_cfg_d_48  (
	.Y(\blkinst/cluster7/FE_PHN2561_cfg_d_48 ),
	.A(\blkinst/cluster7/FE_PHN572_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2560_cfg_d_36  (
	.Y(\blkinst/cluster7/FE_PHN2560_cfg_d_36 ),
	.A(\blkinst/cluster7/FE_PHN1021_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2557_cfg_d_32  (
	.Y(\blkinst/cluster7/FE_PHN2557_cfg_d_32 ),
	.A(\blkinst/cluster7/FE_PHN1116_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2554_cfg_d_45  (
	.Y(\blkinst/cluster7/FE_PHN2554_cfg_d_45 ),
	.A(\blkinst/cluster7/FE_PHN1011_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2550_cfg_d_44  (
	.Y(\blkinst/cluster7/FE_PHN2550_cfg_d_44 ),
	.A(\blkinst/cluster7/FE_PHN960_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2543_cfg_d_24  (
	.Y(\blkinst/cluster7/FE_PHN2543_cfg_d_24 ),
	.A(\blkinst/cluster7/FE_PHN645_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2532_cfg_d_49  (
	.Y(\blkinst/cluster7/FE_PHN2532_cfg_d_49 ),
	.A(\blkinst/cluster7/FE_PHN771_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2529_cfg_d_38  (
	.Y(\blkinst/cluster7/FE_PHN2529_cfg_d_38 ),
	.A(\blkinst/cluster7/FE_PHN1020_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC2528_cfg_d_29  (
	.Y(\blkinst/cluster7/FE_PHN2528_cfg_d_29 ),
	.A(\blkinst/cluster7/FE_PHN1077_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2525_n_174  (
	.Y(\blkinst/cluster7/FE_PHN1274_n_174 ),
	.A(\blkinst/cluster7/FE_PHN2525_n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2514_cfg_d_46  (
	.Y(\blkinst/cluster7/FE_PHN2514_cfg_d_46 ),
	.A(\blkinst/cluster7/FE_PHN1091_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2482_cfg_d_74  (
	.Y(\blkinst/cluster7/FE_PHN2482_cfg_d_74 ),
	.A(\blkinst/cluster7/FE_PHN782_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2480_cfg_d_17  (
	.Y(\blkinst/cluster7/FE_PHN2480_cfg_d_17 ),
	.A(\blkinst/cluster7/FE_PHN760_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2438_cfg_d_34  (
	.Y(\blkinst/cluster7/FE_PHN2438_cfg_d_34 ),
	.A(\blkinst/cluster7/FE_PHN1120_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2436_cfg_d_68  (
	.Y(\blkinst/cluster7/FE_PHN2436_cfg_d_68 ),
	.A(\blkinst/cluster7/FE_PHN851_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2419_cfg_d_50  (
	.Y(\blkinst/cluster7/FE_PHN2419_cfg_d_50 ),
	.A(\blkinst/cluster7/FE_PHN445_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2408_cfg_d_69  (
	.Y(\blkinst/cluster7/FE_PHN2408_cfg_d_69 ),
	.A(\blkinst/cluster7/FE_PHN850_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC2405_cfg_d_75  (
	.Y(\blkinst/cluster7/FE_PHN2405_cfg_d_75 ),
	.A(\blkinst/cluster7/FE_PHN925_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2402_cfg_d_23  (
	.Y(\blkinst/cluster7/FE_PHN2402_cfg_d_23 ),
	.A(\blkinst/cluster7/FE_PHN945_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2376_cfg_d_47  (
	.Y(\blkinst/cluster7/FE_PHN2376_cfg_d_47 ),
	.A(\blkinst/cluster7/FE_PHN781_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2374_cfg_d_15  (
	.Y(\blkinst/cluster7/FE_PHN2374_cfg_d_15 ),
	.A(\blkinst/cluster7/FE_PHN1081_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2311_cfg_d_33  (
	.Y(\blkinst/cluster7/FE_PHN2311_cfg_d_33 ),
	.A(\blkinst/cluster7/FE_PHN518_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2280_cfg_d_2  (
	.Y(\blkinst/cluster7/FE_PHN2280_cfg_d_2 ),
	.A(\blkinst/cluster7/FE_PHN363_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2256_cfg_d_25  (
	.Y(\blkinst/cluster7/FE_PHN2256_cfg_d_25 ),
	.A(\blkinst/cluster7/FE_PHN1327_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2221_cfg_d_80  (
	.Y(\blkinst/cluster7/FE_PHN2221_cfg_d_80 ),
	.A(\blkinst/cluster7/FE_PHN1101_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2220_cfg_d_78  (
	.Y(\blkinst/cluster7/FE_PHN2220_cfg_d_78 ),
	.A(\blkinst/cluster7/FE_PHN579_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_PHC2216_cfg_d_10  (
	.Y(\blkinst/cluster7/FE_PHN2216_cfg_d_10 ),
	.A(\blkinst/cluster7/FE_PHN1249_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2206_cfg_d_8  (
	.Y(\blkinst/cluster7/FE_PHN2206_cfg_d_8 ),
	.A(\blkinst/cluster7/FE_PHN679_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2196_cfg_d_18  (
	.Y(\blkinst/cluster7/FE_PHN2196_cfg_d_18 ),
	.A(\blkinst/cluster7/FE_PHN519_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2192_cfg_d_16  (
	.Y(\blkinst/cluster7/FE_PHN2192_cfg_d_16 ),
	.A(\blkinst/cluster7/FE_PHN761_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2187_cfg_d_62  (
	.Y(\blkinst/cluster7/FE_PHN2187_cfg_d_62 ),
	.A(\blkinst/cluster7/FE_PHN517_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2186_cfg_d_40  (
	.Y(\blkinst/cluster7/FE_PHN2186_cfg_d_40 ),
	.A(\blkinst/cluster7/FE_PHN590_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2178_cfg_d_42  (
	.Y(\blkinst/cluster7/FE_PHN2178_cfg_d_42 ),
	.A(\blkinst/cluster7/FE_PHN1019_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2166_cfg_d_63  (
	.Y(\blkinst/cluster7/FE_PHN2166_cfg_d_63 ),
	.A(\blkinst/cluster7/FE_PHN836_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster7/FE_PHC2164_cfg_d_20  (
	.Y(\blkinst/cluster7/FE_PHN2164_cfg_d_20 ),
	.A(\blkinst/cluster7/FE_PHN769_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC2108_cfg_d_13  (
	.Y(\blkinst/cluster7/FE_PHN2108_cfg_d_13 ),
	.A(\blkinst/cluster7/FE_PHN409_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1897_cfg_d_13  (
	.Y(\blkinst/cluster7/cfg_d[13] ),
	.A(\blkinst/cluster7/FE_PHN1897_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1792_cfg_d_42  (
	.Y(\blkinst/cluster7/cfg_d[42] ),
	.A(\blkinst/cluster7/FE_PHN1792_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1789_cfg_d_63  (
	.Y(\blkinst/cluster7/cfg_d[63] ),
	.A(\blkinst/cluster7/FE_PHN1789_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1786_cfg_d_59  (
	.Y(\blkinst/cluster7/FE_PHN1786_cfg_d_59 ),
	.A(\blkinst/cluster7/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1785_cfg_d_40  (
	.Y(\blkinst/cluster7/cfg_d[40] ),
	.A(\blkinst/cluster7/FE_PHN1785_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1783_cfg_d_62  (
	.Y(\blkinst/cluster7/cfg_d[62] ),
	.A(\blkinst/cluster7/FE_PHN1783_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1766_cfg_d_55  (
	.Y(\blkinst/cluster7/cfg_d[55] ),
	.A(\blkinst/cluster7/FE_PHN1766_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1764_cfg_d_64  (
	.Y(\blkinst/cluster7/cfg_d[64] ),
	.A(\blkinst/cluster7/FE_PHN1764_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1762_internal_lut5_1  (
	.Y(\blkinst/cluster7/internal_lut5[1] ),
	.A(\blkinst/cluster7/FE_PHN1762_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1759_cfg_d_47  (
	.Y(\blkinst/cluster7/cfg_d[47] ),
	.A(\blkinst/cluster7/FE_PHN1759_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1758_cfg_d_44  (
	.Y(\blkinst/cluster7/cfg_d[44] ),
	.A(\blkinst/cluster7/FE_PHN1758_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1757_cfg_d_49  (
	.Y(\blkinst/cluster7/cfg_d[49] ),
	.A(\blkinst/cluster7/FE_PHN1757_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1755_cfg_d_60  (
	.Y(\blkinst/cluster7/cfg_d[60] ),
	.A(\blkinst/cluster7/FE_PHN1755_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1754_cfg_d_51  (
	.Y(\blkinst/cluster7/cfg_d[51] ),
	.A(\blkinst/cluster7/FE_PHN1754_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1751_cfg_d_61  (
	.Y(\blkinst/cluster7/cfg_d[61] ),
	.A(\blkinst/cluster7/FE_PHN1751_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1750_cfg_d_46  (
	.Y(\blkinst/cluster7/cfg_d[46] ),
	.A(\blkinst/cluster7/FE_PHN1750_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1747_cfg_d_58  (
	.Y(\blkinst/cluster7/cfg_d[58] ),
	.A(\blkinst/cluster7/FE_PHN1747_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1744_cfg_d_39  (
	.Y(\blkinst/cluster7/cfg_d[39] ),
	.A(\blkinst/cluster7/FE_PHN1744_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1743_cfg_d_37  (
	.Y(\blkinst/cluster7/cfg_d[37] ),
	.A(\blkinst/cluster7/FE_PHN1743_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1740_cfg_d_53  (
	.Y(\blkinst/cluster7/cfg_d[53] ),
	.A(\blkinst/cluster7/FE_PHN1740_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1738_cfg_d_41  (
	.Y(\blkinst/cluster7/cfg_d[41] ),
	.A(\blkinst/cluster7/FE_PHN1738_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1736_cfg_d_38  (
	.Y(\blkinst/cluster7/cfg_d[38] ),
	.A(\blkinst/cluster7/FE_PHN1736_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1734_cfg_d_36  (
	.Y(\blkinst/cluster7/cfg_d[36] ),
	.A(\blkinst/cluster7/FE_PHN1734_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1730_cfg_d_57  (
	.Y(\blkinst/cluster7/cfg_d[57] ),
	.A(\blkinst/cluster7/FE_PHN1730_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1723_cfg_d_50  (
	.Y(\blkinst/cluster7/cfg_d[50] ),
	.A(\blkinst/cluster7/FE_PHN1723_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1721_cfg_d_56  (
	.Y(\blkinst/cluster7/cfg_d[56] ),
	.A(\blkinst/cluster7/FE_PHN1721_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1720_cfg_d_45  (
	.Y(\blkinst/cluster7/cfg_d[45] ),
	.A(\blkinst/cluster7/FE_PHN1720_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1719_cfg_d_43  (
	.Y(\blkinst/cluster7/cfg_d[43] ),
	.A(\blkinst/cluster7/FE_PHN1719_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1718_cfg_d_52  (
	.Y(\blkinst/cluster7/cfg_d[52] ),
	.A(\blkinst/cluster7/FE_PHN1718_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1717_cfg_d_65  (
	.Y(\blkinst/cluster7/cfg_d[65] ),
	.A(\blkinst/cluster7/FE_PHN1717_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1715_cfg_d_54  (
	.Y(\blkinst/cluster7/cfg_d[54] ),
	.A(\blkinst/cluster7/FE_PHN1715_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1713_cfg_d_66  (
	.Y(\blkinst/cluster7/cfg_d[66] ),
	.A(\blkinst/cluster7/FE_PHN1713_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1712_cfg_d_48  (
	.Y(\blkinst/cluster7/cfg_d[48] ),
	.A(\blkinst/cluster7/FE_PHN1712_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1646_cfg_d_67  (
	.Y(\blkinst/cluster7/cfg_d[67] ),
	.A(\blkinst/cluster7/FE_PHN1646_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1584_cfg_d_12  (
	.Y(\blkinst/cluster7/FE_PHN1584_cfg_d_12 ),
	.A(\blkinst/cluster7/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1583_cfg_d_16  (
	.Y(\blkinst/cluster7/cfg_d[16] ),
	.A(\blkinst/cluster7/FE_PHN1583_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1582_cfg_d_14  (
	.Y(\blkinst/cluster7/cfg_d[14] ),
	.A(\blkinst/cluster7/FE_PHN1582_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1581_cfg_d_20  (
	.Y(\blkinst/cluster7/cfg_d[20] ),
	.A(\blkinst/cluster7/FE_PHN1581_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1580_cfg_d_18  (
	.Y(\blkinst/cluster7/cfg_d[18] ),
	.A(\blkinst/cluster7/FE_PHN1580_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1578_cfg_d_8  (
	.Y(\blkinst/cluster7/cfg_d[8] ),
	.A(\blkinst/cluster7/FE_PHN1578_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1577_cfg_d_11  (
	.Y(\blkinst/cluster7/cfg_d[11] ),
	.A(\blkinst/cluster7/FE_PHN1577_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1576_cfg_d_5  (
	.Y(\blkinst/cluster7/cfg_d[5] ),
	.A(\blkinst/cluster7/FE_PHN1576_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1574_cfg_d_34  (
	.Y(\blkinst/cluster7/cfg_d[34] ),
	.A(\blkinst/cluster7/FE_PHN1574_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1573_cfg_d_29  (
	.Y(\blkinst/cluster7/cfg_d[29] ),
	.A(\blkinst/cluster7/FE_PHN1573_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1572_cfg_d_32  (
	.Y(\blkinst/cluster7/cfg_d[32] ),
	.A(\blkinst/cluster7/FE_PHN1572_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1571_cfg_d_21  (
	.Y(\blkinst/cluster7/cfg_d[21] ),
	.A(\blkinst/cluster7/FE_PHN1571_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1570_cfg_d_19  (
	.Y(\blkinst/cluster7/FE_PHN1570_cfg_d_19 ),
	.A(\blkinst/cluster7/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1569_cfg_d_24  (
	.Y(\blkinst/cluster7/cfg_d[24] ),
	.A(\blkinst/cluster7/FE_PHN1569_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1568_cfg_d_22  (
	.Y(\blkinst/cluster7/cfg_d[22] ),
	.A(\blkinst/cluster7/FE_PHN1568_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1567_cfg_d_17  (
	.Y(\blkinst/cluster7/cfg_d[17] ),
	.A(\blkinst/cluster7/FE_PHN1567_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1566_cfg_d_26  (
	.Y(\blkinst/cluster7/cfg_d[26] ),
	.A(\blkinst/cluster7/FE_PHN1566_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1565_cfg_d_23  (
	.Y(\blkinst/cluster7/cfg_d[23] ),
	.A(\blkinst/cluster7/FE_PHN1565_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1564_cfg_d_33  (
	.Y(\blkinst/cluster7/cfg_d[33] ),
	.A(\blkinst/cluster7/FE_PHN1564_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1562_cfg_d_31  (
	.Y(\blkinst/cluster7/cfg_d[31] ),
	.A(\blkinst/cluster7/FE_PHN1562_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1560_cfg_d_27  (
	.Y(\blkinst/cluster7/cfg_d[27] ),
	.A(\blkinst/cluster7/FE_PHN1560_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1558_cfg_d_7  (
	.Y(\blkinst/cluster7/cfg_d[7] ),
	.A(\blkinst/cluster7/FE_PHN1558_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1557_cfg_d_15  (
	.Y(\blkinst/cluster7/FE_PHN1557_cfg_d_15 ),
	.A(\blkinst/cluster7/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1556_cfg_d_9  (
	.Y(\blkinst/cluster7/cfg_d[9] ),
	.A(\blkinst/cluster7/FE_PHN1556_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1555_cfg_d_4  (
	.Y(\blkinst/cluster7/cfg_d[4] ),
	.A(\blkinst/cluster7/FE_PHN1555_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC1552_cfg_d_68  (
	.Y(\blkinst/cluster7/cfg_d[68] ),
	.A(\blkinst/cluster7/FE_PHN1552_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1551_cfg_d_70  (
	.Y(\blkinst/cluster7/FE_PHN1551_cfg_d_70 ),
	.A(\blkinst/cluster7/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1546_cfg_d_6  (
	.Y(\blkinst/cluster7/cfg_d[6] ),
	.A(\blkinst/cluster7/FE_PHN1546_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1545_cfg_d_3  (
	.Y(\blkinst/cluster7/cfg_d[3] ),
	.A(\blkinst/cluster7/FE_PHN1545_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1485_cfg_d_69  (
	.Y(\blkinst/cluster7/FE_PHN1485_cfg_d_69 ),
	.A(\blkinst/cluster7/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1469_cfg_d_2  (
	.Y(\blkinst/cluster7/cfg_d[2] ),
	.A(\blkinst/cluster7/FE_PHN1469_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster7/FE_PHC1431_cfg_d_76  (
	.Y(\blkinst/cluster7/cfg_d[76] ),
	.A(\blkinst/cluster7/FE_PHN1431_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1423_cfg_d_79  (
	.Y(\blkinst/cluster7/cfg_d[79] ),
	.A(\blkinst/cluster7/FE_PHN1423_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1419_cfg_d_74  (
	.Y(\blkinst/cluster7/cfg_d[74] ),
	.A(\blkinst/cluster7/FE_PHN1419_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1410_cfg_d_72  (
	.Y(\blkinst/cluster7/cfg_d[72] ),
	.A(\blkinst/cluster7/FE_PHN1410_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1392_cfg_d_80  (
	.Y(\blkinst/cluster7/cfg_d[80] ),
	.A(\blkinst/cluster7/FE_PHN1392_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1391_cfg_d_78  (
	.Y(\blkinst/cluster7/cfg_d[78] ),
	.A(\blkinst/cluster7/FE_PHN1391_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1389_cfg_d_75  (
	.Y(\blkinst/cluster7/cfg_d[75] ),
	.A(\blkinst/cluster7/FE_PHN1389_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1370_cfg_d_77  (
	.Y(\blkinst/cluster7/cfg_d[77] ),
	.A(\blkinst/cluster7/FE_PHN1370_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1367_cfg_d_73  (
	.Y(\blkinst/cluster7/cfg_d[73] ),
	.A(\blkinst/cluster7/FE_PHN1367_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1351_cfg_d_1  (
	.Y(\blkinst/cluster7/cfg_d[1] ),
	.A(\blkinst/cluster7/FE_PHN1351_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1331_n_165  (
	.Y(\blkinst/cluster7/FE_PHN1130_n_165 ),
	.A(\blkinst/cluster7/FE_PHN1331_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1327_cfg_d_25  (
	.Y(\blkinst/cluster7/FE_PHN1327_cfg_d_25 ),
	.A(\blkinst/cluster7/FE_PHN1078_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1324_cfg_d_28  (
	.Y(\blkinst/cluster7/FE_PHN1324_cfg_d_28 ),
	.A(\blkinst/cluster7/FE_PHN1117_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1298_cfg_d_30  (
	.Y(\blkinst/cluster7/FE_PHN1298_cfg_d_30 ),
	.A(\blkinst/cluster7/FE_PHN1012_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1295_cfg_d_81  (
	.Y(\blkinst/cluster7/FE_PHN323_cfg_d_81 ),
	.A(\blkinst/cluster7/FE_PHN1295_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1274_n_174  (
	.Y(\blkinst/cluster7/n_174 ),
	.A(\blkinst/cluster7/FE_PHN1274_n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1249_cfg_d_10  (
	.Y(\blkinst/cluster7/FE_PHN1249_cfg_d_10 ),
	.A(\blkinst/cluster7/FE_PHN456_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1225_cfg_d_0  (
	.Y(\blkinst/cluster7/cfg_d[0] ),
	.A(\blkinst/cluster7/FE_PHN1225_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1147_cfg_d_43  (
	.Y(\blkinst/cluster7/FE_PHN1147_cfg_d_43 ),
	.A(\blkinst/cluster7/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1140_cfg_d_55  (
	.Y(\blkinst/cluster7/FE_PHN1140_cfg_d_55 ),
	.A(\blkinst/cluster7/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1139_cfg_d_11  (
	.Y(\blkinst/cluster7/FE_PHN1139_cfg_d_11 ),
	.A(\blkinst/cluster7/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1130_n_165  (
	.Y(\blkinst/cluster7/n_165 ),
	.A(\blkinst/cluster7/FE_PHN1130_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1120_cfg_d_34  (
	.Y(\blkinst/cluster7/FE_PHN1120_cfg_d_34 ),
	.A(\blkinst/cluster7/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1119_cfg_d_41  (
	.Y(\blkinst/cluster7/FE_PHN1119_cfg_d_41 ),
	.A(\blkinst/cluster7/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1118_cfg_d_61  (
	.Y(\blkinst/cluster7/FE_PHN1118_cfg_d_61 ),
	.A(\blkinst/cluster7/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1117_cfg_d_28  (
	.Y(\blkinst/cluster7/FE_PHN1117_cfg_d_28 ),
	.A(\blkinst/cluster7/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1116_cfg_d_32  (
	.Y(\blkinst/cluster7/FE_PHN1116_cfg_d_32 ),
	.A(\blkinst/cluster7/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1101_cfg_d_80  (
	.Y(\blkinst/cluster7/FE_PHN1101_cfg_d_80 ),
	.A(\blkinst/cluster7/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1091_cfg_d_46  (
	.Y(\blkinst/cluster7/FE_PHN1091_cfg_d_46 ),
	.A(\blkinst/cluster7/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1081_cfg_d_15  (
	.Y(\blkinst/cluster7/FE_PHN1081_cfg_d_15 ),
	.A(\blkinst/cluster7/FE_PHN1557_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1080_cfg_d_26  (
	.Y(\blkinst/cluster7/FE_PHN1080_cfg_d_26 ),
	.A(\blkinst/cluster7/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1079_cfg_d_22  (
	.Y(\blkinst/cluster7/FE_PHN1079_cfg_d_22 ),
	.A(\blkinst/cluster7/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1078_cfg_d_25  (
	.Y(\blkinst/cluster7/FE_PHN1078_cfg_d_25 ),
	.A(\blkinst/cluster7/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1077_cfg_d_29  (
	.Y(\blkinst/cluster7/FE_PHN1077_cfg_d_29 ),
	.A(\blkinst/cluster7/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1021_cfg_d_36  (
	.Y(\blkinst/cluster7/FE_PHN1021_cfg_d_36 ),
	.A(\blkinst/cluster7/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1020_cfg_d_38  (
	.Y(\blkinst/cluster7/FE_PHN1020_cfg_d_38 ),
	.A(\blkinst/cluster7/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1019_cfg_d_42  (
	.Y(\blkinst/cluster7/FE_PHN1019_cfg_d_42 ),
	.A(\blkinst/cluster7/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1018_cfg_d_64  (
	.Y(\blkinst/cluster7/FE_PHN1018_cfg_d_64 ),
	.A(\blkinst/cluster7/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1014_cfg_d_9  (
	.Y(\blkinst/cluster7/FE_PHN1014_cfg_d_9 ),
	.A(\blkinst/cluster7/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1012_cfg_d_30  (
	.Y(\blkinst/cluster7/FE_PHN1012_cfg_d_30 ),
	.A(\blkinst/cluster7/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC1011_cfg_d_45  (
	.Y(\blkinst/cluster7/FE_PHN1011_cfg_d_45 ),
	.A(\blkinst/cluster7/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC960_cfg_d_44  (
	.Y(\blkinst/cluster7/FE_PHN960_cfg_d_44 ),
	.A(\blkinst/cluster7/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC945_cfg_d_23  (
	.Y(\blkinst/cluster7/FE_PHN945_cfg_d_23 ),
	.A(\blkinst/cluster7/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC936_cfg_d_14  (
	.Y(\blkinst/cluster7/FE_PHN936_cfg_d_14 ),
	.A(\blkinst/cluster7/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC925_cfg_d_75  (
	.Y(\blkinst/cluster7/FE_PHN925_cfg_d_75 ),
	.A(\blkinst/cluster7/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC851_cfg_d_68  (
	.Y(\blkinst/cluster7/FE_PHN851_cfg_d_68 ),
	.A(\blkinst/cluster7/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC850_cfg_d_69  (
	.Y(\blkinst/cluster7/FE_PHN850_cfg_d_69 ),
	.A(\blkinst/cluster7/FE_PHN1485_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC841_cfg_d_39  (
	.Y(\blkinst/cluster7/FE_PHN841_cfg_d_39 ),
	.A(\blkinst/cluster7/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC837_internal_lut5_1  (
	.Y(\blkinst/cluster7/FE_PHN837_internal_lut5_1 ),
	.A(\blkinst/cluster7/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC836_cfg_d_63  (
	.Y(\blkinst/cluster7/FE_PHN836_cfg_d_63 ),
	.A(\blkinst/cluster7/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC802_cfg_d_77  (
	.Y(\blkinst/cluster7/FE_PHN802_cfg_d_77 ),
	.A(\blkinst/cluster7/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC795_cfg_d_79  (
	.Y(\blkinst/cluster7/FE_PHN795_cfg_d_79 ),
	.A(\blkinst/cluster7/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC785_cfg_d_72  (
	.Y(\blkinst/cluster7/FE_PHN785_cfg_d_72 ),
	.A(\blkinst/cluster7/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC782_cfg_d_74  (
	.Y(\blkinst/cluster7/FE_PHN782_cfg_d_74 ),
	.A(\blkinst/cluster7/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC781_cfg_d_47  (
	.Y(\blkinst/cluster7/FE_PHN781_cfg_d_47 ),
	.A(\blkinst/cluster7/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC780_cfg_d_51  (
	.Y(\blkinst/cluster7/FE_PHN780_cfg_d_51 ),
	.A(\blkinst/cluster7/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC771_cfg_d_49  (
	.Y(\blkinst/cluster7/FE_PHN771_cfg_d_49 ),
	.A(\blkinst/cluster7/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC770_cfg_d_27  (
	.Y(\blkinst/cluster7/FE_PHN770_cfg_d_27 ),
	.A(\blkinst/cluster7/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC769_cfg_d_20  (
	.Y(\blkinst/cluster7/FE_PHN769_cfg_d_20 ),
	.A(\blkinst/cluster7/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC761_cfg_d_16  (
	.Y(\blkinst/cluster7/FE_PHN761_cfg_d_16 ),
	.A(\blkinst/cluster7/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC760_cfg_d_17  (
	.Y(\blkinst/cluster7/FE_PHN760_cfg_d_17 ),
	.A(\blkinst/cluster7/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC759_cfg_d_21  (
	.Y(\blkinst/cluster7/FE_PHN759_cfg_d_21 ),
	.A(\blkinst/cluster7/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC682_cfg_d_57  (
	.Y(\blkinst/cluster7/FE_PHN682_cfg_d_57 ),
	.A(\blkinst/cluster7/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC681_cfg_d_67  (
	.Y(\blkinst/cluster7/FE_PHN681_cfg_d_67 ),
	.A(\blkinst/cluster7/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC679_cfg_d_8  (
	.Y(\blkinst/cluster7/FE_PHN679_cfg_d_8 ),
	.A(\blkinst/cluster7/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC678_cfg_d_37  (
	.Y(\blkinst/cluster7/FE_PHN678_cfg_d_37 ),
	.A(\blkinst/cluster7/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC677_cfg_d_60  (
	.Y(\blkinst/cluster7/FE_PHN677_cfg_d_60 ),
	.A(\blkinst/cluster7/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC652_cfg_d_54  (
	.Y(\blkinst/cluster7/FE_PHN652_cfg_d_54 ),
	.A(\blkinst/cluster7/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC650_cfg_d_56  (
	.Y(\blkinst/cluster7/FE_PHN650_cfg_d_56 ),
	.A(\blkinst/cluster7/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC649_cfg_d_53  (
	.Y(\blkinst/cluster7/FE_PHN649_cfg_d_53 ),
	.A(\blkinst/cluster7/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC646_cfg_d_58  (
	.Y(\blkinst/cluster7/FE_PHN646_cfg_d_58 ),
	.A(\blkinst/cluster7/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC645_cfg_d_24  (
	.Y(\blkinst/cluster7/FE_PHN645_cfg_d_24 ),
	.A(\blkinst/cluster7/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC644_cfg_d_31  (
	.Y(\blkinst/cluster7/FE_PHN644_cfg_d_31 ),
	.A(\blkinst/cluster7/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC640_cfg_d_12  (
	.Y(\blkinst/cluster7/FE_PHN640_cfg_d_12 ),
	.A(\blkinst/cluster7/FE_PHN1584_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC591_cfg_d_6  (
	.Y(\blkinst/cluster7/FE_PHN591_cfg_d_6 ),
	.A(\blkinst/cluster7/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC590_cfg_d_40  (
	.Y(\blkinst/cluster7/FE_PHN590_cfg_d_40 ),
	.A(\blkinst/cluster7/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC589_cfg_d_65  (
	.Y(\blkinst/cluster7/FE_PHN589_cfg_d_65 ),
	.A(\blkinst/cluster7/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC588_cfg_d_66  (
	.Y(\blkinst/cluster7/FE_PHN588_cfg_d_66 ),
	.A(\blkinst/cluster7/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC579_cfg_d_78  (
	.Y(\blkinst/cluster7/FE_PHN579_cfg_d_78 ),
	.A(\blkinst/cluster7/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC572_cfg_d_48  (
	.Y(\blkinst/cluster7/FE_PHN572_cfg_d_48 ),
	.A(\blkinst/cluster7/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC531_cfg_d_1  (
	.Y(\blkinst/cluster7/FE_PHN531_cfg_d_1 ),
	.A(\blkinst/cluster7/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC519_cfg_d_18  (
	.Y(\blkinst/cluster7/FE_PHN519_cfg_d_18 ),
	.A(\blkinst/cluster7/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC518_cfg_d_33  (
	.Y(\blkinst/cluster7/FE_PHN518_cfg_d_33 ),
	.A(\blkinst/cluster7/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC517_cfg_d_62  (
	.Y(\blkinst/cluster7/FE_PHN517_cfg_d_62 ),
	.A(\blkinst/cluster7/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC489_cfg_d_19  (
	.Y(\blkinst/cluster7/FE_PHN489_cfg_d_19 ),
	.A(\blkinst/cluster7/FE_PHN1570_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC488_cfg_d_73  (
	.Y(\blkinst/cluster7/FE_PHN488_cfg_d_73 ),
	.A(\blkinst/cluster7/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC463_cfg_d_59  (
	.Y(\blkinst/cluster7/FE_PHN463_cfg_d_59 ),
	.A(\blkinst/cluster7/FE_PHN1786_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC456_cfg_d_10  (
	.Y(\blkinst/cluster7/FE_PHN456_cfg_d_10 ),
	.A(\blkinst/cluster7/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC445_cfg_d_50  (
	.Y(\blkinst/cluster7/FE_PHN445_cfg_d_50 ),
	.A(\blkinst/cluster7/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC444_cfg_d_52  (
	.Y(\blkinst/cluster7/FE_PHN444_cfg_d_52 ),
	.A(\blkinst/cluster7/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC424_cfg_d_0  (
	.Y(\blkinst/cluster7/FE_PHN424_cfg_d_0 ),
	.A(\blkinst/cluster7/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC419_cfg_d_4  (
	.Y(\blkinst/cluster7/FE_PHN419_cfg_d_4 ),
	.A(\blkinst/cluster7/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC409_cfg_d_13  (
	.Y(\blkinst/cluster7/FE_PHN409_cfg_d_13 ),
	.A(\blkinst/cluster7/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC408_cfg_d_76  (
	.Y(\blkinst/cluster7/FE_PHN408_cfg_d_76 ),
	.A(\blkinst/cluster7/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC391_cfg_d_5  (
	.Y(\blkinst/cluster7/FE_PHN391_cfg_d_5 ),
	.A(\blkinst/cluster7/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC376_cfg_d_7  (
	.Y(\blkinst/cluster7/FE_PHN376_cfg_d_7 ),
	.A(\blkinst/cluster7/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC364_n_146  (
	.Y(\blkinst/cluster7/FE_PHN364_n_146 ),
	.A(\blkinst/cluster7/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC363_cfg_d_2  (
	.Y(\blkinst/cluster7/FE_PHN363_cfg_d_2 ),
	.A(\blkinst/cluster7/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC361_cfg_d_3  (
	.Y(\blkinst/cluster7/FE_PHN361_cfg_d_3 ),
	.A(\blkinst/cluster7/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/FE_PHC323_cfg_d_81  (
	.Y(\blkinst/cluster7/cfg_d[81] ),
	.A(\blkinst/cluster7/FE_PHN323_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster7/FE_OCPC274_cluster7__cout_0  (
	.Y(\blkinst/FE_OCPN164_cluster7__cout_0 ),
	.A(\blkinst/cluster7__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster7/FE_OFC80_s  (
	.Y(\blkinst/cluster7/n_2 ),
	.A(\blkinst/cluster7/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/FE_DBTC6_ffb  (
	.Y(\blkinst/cluster7/FE_DBTN6_ffb ),
	.A(\blkinst/cluster7/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster7/CLKGATE_RC_CG_HIER_INST21/FE_PHC351_n_174  (
	.Y(\blkinst/cluster7/CLKGATE_RC_CG_HIER_INST21/FE_PHN351_n_174 ),
	.A(\blkinst/cluster7/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster7/CLKGATE_RC_CG_HIER_INST21/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster7/CLKGATE_RC_CG_HIER_INST21/FE_PHN351_n_174 ),
	.SE(\blkinst/cluster7/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[0]  (
	.Q(\blkinst/cluster7/FE_PHN2729_cfg_d_0 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster6__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[1]  (
	.Q(\blkinst/cluster7/FE_PHN1351_cfg_d_1 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN424_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[2]  (
	.Q(\blkinst/cluster7/FE_PHN1469_cfg_d_2 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2730_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[3]  (
	.Q(\blkinst/cluster7/FE_PHN1545_cfg_d_3 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2280_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[4]  (
	.Q(\blkinst/cluster7/FE_PHN2789_cfg_d_4 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2686_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[5]  (
	.Q(\blkinst/cluster7/FE_PHN3024_cfg_d_5 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN419_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[6]  (
	.Q(\blkinst/cluster7/FE_PHN1546_cfg_d_6 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN391_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[7]  (
	.Q(\blkinst/cluster7/FE_PHN2825_cfg_d_7 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2666_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[8]  (
	.Q(\blkinst/cluster7/FE_PHN1578_cfg_d_8 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN376_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[9]  (
	.Q(\blkinst/cluster7/FE_PHN2849_cfg_d_9 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2206_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[10]  (
	.Q(\blkinst/cluster7/cfg_d[10] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1014_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[11]  (
	.Q(\blkinst/cluster7/FE_PHN2760_cfg_d_11 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2216_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[12]  (
	.Q(\blkinst/cluster7/FE_PHN2758_cfg_d_12 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1139_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[13]  (
	.Q(\blkinst/cluster7/FE_PHN1897_cfg_d_13 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN640_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[14]  (
	.Q(\blkinst/cluster7/FE_PHN1582_cfg_d_14 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2108_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[15]  (
	.Q(\blkinst/cluster7/cfg_d[15] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2990_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[16]  (
	.Q(\blkinst/cluster7/FE_PHN1583_cfg_d_16 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2374_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[17]  (
	.Q(\blkinst/cluster7/FE_PHN1567_cfg_d_17 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2192_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[18]  (
	.Q(\blkinst/cluster7/FE_PHN1580_cfg_d_18 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2480_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[19]  (
	.Q(\blkinst/cluster7/cfg_d[19] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2196_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[20]  (
	.Q(\blkinst/cluster7/FE_PHN1581_cfg_d_20 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2658_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[21]  (
	.Q(\blkinst/cluster7/FE_PHN1571_cfg_d_21 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2164_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[22]  (
	.Q(\blkinst/cluster7/FE_PHN1568_cfg_d_22 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2596_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[23]  (
	.Q(\blkinst/cluster7/FE_PHN1565_cfg_d_23 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2606_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[24]  (
	.Q(\blkinst/cluster7/FE_PHN1569_cfg_d_24 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2402_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[25]  (
	.Q(\blkinst/cluster7/cfg_d[25] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2543_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[26]  (
	.Q(\blkinst/cluster7/FE_PHN1566_cfg_d_26 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2256_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[27]  (
	.Q(\blkinst/cluster7/FE_PHN1560_cfg_d_27 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2610_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[28]  (
	.Q(\blkinst/cluster7/FE_PHN2780_cfg_d_28 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2657_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[29]  (
	.Q(\blkinst/cluster7/FE_PHN1573_cfg_d_29 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1324_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[30]  (
	.Q(\blkinst/cluster7/FE_PHN2778_cfg_d_30 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2528_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[31]  (
	.Q(\blkinst/cluster7/FE_PHN1562_cfg_d_31 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1298_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[32]  (
	.Q(\blkinst/cluster7/FE_PHN1572_cfg_d_32 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2663_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[33]  (
	.Q(\blkinst/cluster7/FE_PHN1564_cfg_d_33 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2557_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[34]  (
	.Q(\blkinst/cluster7/FE_PHN1574_cfg_d_34 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2311_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[35]  (
	.Q(\blkinst/cluster7/FE_PHN2827_internal_lut5_1 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2438_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[36]  (
	.Q(\blkinst/cluster7/FE_PHN1734_cfg_d_36 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN837_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[37]  (
	.Q(\blkinst/cluster7/FE_PHN2843_cfg_d_37 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2560_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[38]  (
	.Q(\blkinst/cluster7/FE_PHN1736_cfg_d_38 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN678_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[39]  (
	.Q(\blkinst/cluster7/FE_PHN2834_cfg_d_39 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2529_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[40]  (
	.Q(\blkinst/cluster7/FE_PHN1785_cfg_d_40 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN841_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[41]  (
	.Q(\blkinst/cluster7/FE_PHN2837_cfg_d_41 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2186_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[42]  (
	.Q(\blkinst/cluster7/FE_PHN1792_cfg_d_42 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1119_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[43]  (
	.Q(\blkinst/cluster7/FE_PHN1719_cfg_d_43 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2178_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[44]  (
	.Q(\blkinst/cluster7/FE_PHN1758_cfg_d_44 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2595_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[45]  (
	.Q(\blkinst/cluster7/FE_PHN1720_cfg_d_45 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2550_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[46]  (
	.Q(\blkinst/cluster7/FE_PHN1750_cfg_d_46 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2554_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[47]  (
	.Q(\blkinst/cluster7/FE_PHN1759_cfg_d_47 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2514_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[48]  (
	.Q(\blkinst/cluster7/FE_PHN1712_cfg_d_48 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2376_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[49]  (
	.Q(\blkinst/cluster7/FE_PHN1757_cfg_d_49 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2561_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[50]  (
	.Q(\blkinst/cluster7/FE_PHN1723_cfg_d_50 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2532_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[51]  (
	.Q(\blkinst/cluster7/FE_PHN1754_cfg_d_51 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2419_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[52]  (
	.Q(\blkinst/cluster7/FE_PHN1718_cfg_d_52 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2568_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[53]  (
	.Q(\blkinst/cluster7/FE_PHN1740_cfg_d_53 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2562_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[54]  (
	.Q(\blkinst/cluster7/FE_PHN1715_cfg_d_54 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2668_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[55]  (
	.Q(\blkinst/cluster7/FE_PHN2811_cfg_d_55 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2616_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[56]  (
	.Q(\blkinst/cluster7/FE_PHN1721_cfg_d_56 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN1140_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[57]  (
	.Q(\blkinst/cluster7/FE_PHN2819_cfg_d_57 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2585_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[58]  (
	.Q(\blkinst/cluster7/FE_PHN2809_cfg_d_58 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN682_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[59]  (
	.Q(\blkinst/cluster7/cfg_d[59] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN646_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[60]  (
	.Q(\blkinst/cluster7/FE_PHN1755_cfg_d_60 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN3000_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[61]  (
	.Q(\blkinst/cluster7/FE_PHN1751_cfg_d_61 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2670_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[62]  (
	.Q(\blkinst/cluster7/FE_PHN1783_cfg_d_62 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2689_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[63]  (
	.Q(\blkinst/cluster7/FE_PHN1789_cfg_d_63 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2187_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[64]  (
	.Q(\blkinst/cluster7/FE_PHN1764_cfg_d_64 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2166_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[65]  (
	.Q(\blkinst/cluster7/FE_PHN2836_cfg_d_65 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2605_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[66]  (
	.Q(\blkinst/cluster7/FE_PHN1713_cfg_d_66 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN589_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[67]  (
	.Q(\blkinst/cluster7/FE_PHN1646_cfg_d_67 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2571_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[68]  (
	.Q(\blkinst/cluster7/FE_PHN1552_cfg_d_68 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2701_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[69]  (
	.Q(\blkinst/cluster7/cfg_d[69] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2436_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[70]  (
	.Q(\blkinst/cluster7/FE_PHN2785_cfg_d_70 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2408_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[71]  (
	.QN(\blkinst/cluster7/cfg_d[71] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN364_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \blkinst/cluster7/cfg_d_reg[72]  (
	.Q(\blkinst/cluster7/FE_PHN1410_cfg_d_72 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN3063_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[73]  (
	.Q(\blkinst/cluster7/FE_PHN2651_cfg_d_73 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2643_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[74]  (
	.Q(\blkinst/cluster7/FE_PHN1419_cfg_d_74 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN488_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[75]  (
	.Q(\blkinst/cluster7/FE_PHN1389_cfg_d_75 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2482_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[76]  (
	.Q(\blkinst/cluster7/FE_PHN2709_cfg_d_76 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2405_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[77]  (
	.Q(\blkinst/cluster7/FE_PHN2731_cfg_d_77 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN408_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[78]  (
	.Q(\blkinst/cluster7/FE_PHN1391_cfg_d_78 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN802_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[79]  (
	.Q(\blkinst/cluster7/FE_PHN1423_cfg_d_79 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2220_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[80]  (
	.Q(\blkinst/cluster7/FE_PHN1392_cfg_d_80 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2590_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[81]  (
	.Q(\blkinst/cluster7/FE_PHN1295_cfg_d_81 ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN2221_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster7/cfg_d_reg[82]  (
	.Q(\blkinst/cluster7/cfg_d[82] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/FE_PHN3009_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster7/cfg_d_reg[83]  (
	.QN(\blkinst/cluster7__cfg_o[0] ),
	.CLK(\blkinst/cluster7/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster7/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster7/g2952  (
	.Y(blkinst__ob7[0]),
	.A(\blkinst/cluster7/n_170 ),
	.B(\blkinst/cluster7/n_169 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster7/g2953  (
	.Y(\blkinst/cluster7/n_170 ),
	.A1(\blkinst/cluster7/cfg_d[82] ),
	.A2(\blkinst/cluster7/FE_DBTN6_ffb ),
	.B(\blkinst/cluster7/n_167 ),
	.C(\blkinst/cluster7/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster7/g2954  (
	.Y(\blkinst/cluster7/n_169 ),
	.A1(\blkinst/cluster7/cfg_d[82] ),
	.A2(\blkinst/cluster7/n_187 ),
	.B(\blkinst/cluster7/n_166 ),
	.C(\blkinst/cluster7__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster7/g2955  (
	.Y(\blkinst/cluster7/n_168 ),
	.A(\blkinst/cluster7__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster7/g2956  (
	.Y(\blkinst/cluster7/n_167 ),
	.A(\blkinst/cluster7/cfg_d[82] ),
	.B(\blkinst/cluster7/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster7/g2958  (
	.Y(blkinst__oa7[0]),
	.A(\blkinst/cluster7/n_164 ),
	.B(\blkinst/cluster7/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster7/g2959  (
	.Y(\blkinst/cluster7/n_166 ),
	.A(\blkinst/cluster7/cfg_d[82] ),
	.B(\blkinst/cluster7/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2960  (
	.Y(\blkinst/cluster7/FE_PHN1331_n_165 ),
	.A(\blkinst/cluster7/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster7/g2962  (
	.Y(\blkinst/cluster7/n_164 ),
	.A(\blkinst/cluster7/cfg_d[81] ),
	.B(\blkinst/cluster7/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp33_ASAP7_75t_SRAM \blkinst/cluster7/g2963  (
	.Y(\blkinst/cluster7/n_163 ),
	.A(\blkinst/cluster7/cfg_d[81] ),
	.B(\blkinst/cluster7/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster7/g2967  (
	.Y(\blkinst/cluster7__cout[0] ),
	.A(\blkinst/cluster7/n_159 ),
	.B(\blkinst/cluster7/n_161 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2x1_ASAP7_75t_SL \blkinst/cluster7/g2968  (
	.Y(\blkinst/cluster7/s ),
	.A(\blkinst/cluster7/n_158 ),
	.B(\blkinst/cluster7/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster7/g2970  (
	.Y(\blkinst/cluster7/n_161 ),
	.A(\blkinst/cluster7/n_160 ),
	.B(\blkinst/cluster7/n_153 ),
	.C(\blkinst/cluster7/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2971  (
	.Y(\blkinst/cluster7/n_160 ),
	.A(\blkinst/cluster7/n_156 ),
	.B(\blkinst/cluster7/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster7/g2973  (
	.Y(\blkinst/cluster7/n_159 ),
	.A(\blkinst/cluster6__cout[0] ),
	.B(\blkinst/cluster7/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2974  (
	.Y(\blkinst/cluster7/n_158 ),
	.A(\blkinst/cluster7/n_157 ),
	.B(\blkinst/cluster7/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster7/g2976  (
	.Y(\blkinst/cluster7/n_157 ),
	.A(\blkinst/cluster7/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g2977  (
	.Y(\blkinst/cluster7/n_155 ),
	.A(\blkinst/cluster7/cfg_d[70] ),
	.B(\blkinst/cluster7/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2978  (
	.Y(\blkinst/cluster7/n_156 ),
	.A1(\blkinst/cluster7/FE_PHN1485_cfg_d_69 ),
	.A2(FE_DBTN35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0),
	.B(\blkinst/cluster7/n_152 ),
	.C(\blkinst/cluster7/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2980  (
	.Y(\blkinst/cluster7/internal_lut6 ),
	.A(\blkinst/cluster7/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster7/g2981  (
	.Y(\blkinst/cluster7/n_154 ),
	.A(\blkinst/cluster7/n_143 ),
	.B(\blkinst/cluster7/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2982  (
	.Y(\blkinst/cluster7/n_153 ),
	.A(\blkinst/cluster7/cfg_d[68] ),
	.B(\blkinst/cluster7/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2984  (
	.Y(\blkinst/cluster7/n_152 ),
	.A(\blkinst/cluster7/cfg_d[69] ),
	.B(\blkinst/cluster7/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g2985  (
	.Y(\blkinst/cluster7/n_151 ),
	.A(\blkinst/cluster7/n_140 ),
	.B(\blkinst/cluster7/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2987  (
	.Y(\blkinst/cluster7/n_173 ),
	.A(\blkinst/cluster7/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \blkinst/cluster7/g2988  (
	.Y(\blkinst/cluster7/n_150 ),
	.A(\blkinst/cluster7/n_149 ),
	.B(\blkinst/cluster7/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2990  (
	.Y(\blkinst/cluster7/n_149 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.A2(\blkinst/cluster7/n_121 ),
	.B(\blkinst/cluster7/n_147 ),
	.C(\blkinst/cluster7/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2993  (
	.Y(\blkinst/cluster7/n_148 ),
	.A(\blkinst/cluster7/n_146 ),
	.B(\blkinst/FE_OCPN165_cluster6__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2994  (
	.Y(\blkinst/cluster7/n_147 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.B(\blkinst/cluster7/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2995  (
	.Y(\blkinst/cluster7/n_146 ),
	.A(\blkinst/cluster7/FE_PHN1551_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster7/g2997  (
	.Y(\blkinst/cluster7/n_145 ),
	.A(\blkinst/cluster7/n_142 ),
	.B(\blkinst/cluster7/n_132 ),
	.C(\blkinst/cluster7/n_135 ),
	.D(\blkinst/cluster7/n_130 ),
	.E(\blkinst/cluster7/n_138 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster7/g2998  (
	.Y(\blkinst/cluster7/n_144 ),
	.A(\blkinst/cluster7/cfg_d[68] ),
	.B(FE_DBTN35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3000  (
	.Y(\blkinst/cluster7/n_143 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.A2(\blkinst/cluster7/n_98 ),
	.B(\blkinst/cluster7/n_104 ),
	.C(\blkinst/cluster7/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3001  (
	.Y(\blkinst/cluster7/n_142 ),
	.A(\blkinst/cluster7/n_129 ),
	.B(\blkinst/cluster7/n_137 ),
	.C(\blkinst/cluster7/n_133 ),
	.D(\blkinst/cluster7/n_139 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g3003  (
	.Y(\blkinst/cluster7/n_141 ),
	.A(\blkinst/cluster7/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3004  (
	.Y(\blkinst/cluster7/n_140 ),
	.A(\blkinst/cluster7/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia7[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3006  (
	.Y(\blkinst/cluster7/n_139 ),
	.A(\blkinst/cluster7/cfg_d[66] ),
	.B(\blkinst/cluster7/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3008  (
	.Y(\blkinst/cluster7/n_138 ),
	.A(\blkinst/cluster7/cfg_d[65] ),
	.B(\blkinst/cluster7/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3010  (
	.Y(\blkinst/cluster7/n_137 ),
	.A(\blkinst/cluster7/cfg_d[64] ),
	.B(\blkinst/cluster7/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3011  (
	.Y(\blkinst/cluster7/n_136 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.A2(\blkinst/cluster7/n_111 ),
	.B(\blkinst/cluster7/n_134 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3013  (
	.Y(\blkinst/cluster7/n_135 ),
	.A(\blkinst/cluster7/cfg_d[63] ),
	.B(\blkinst/cluster7/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3015  (
	.Y(\blkinst/cluster7/n_134 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.B(\blkinst/cluster7/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3016  (
	.Y(\blkinst/cluster7/n_133 ),
	.A(\blkinst/cluster7/cfg_d[62] ),
	.B(\blkinst/cluster7/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3018  (
	.Y(\blkinst/cluster7/n_132 ),
	.A(\blkinst/cluster7/cfg_d[61] ),
	.B(\blkinst/cluster7/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster7/g3019  (
	.Y(\blkinst/cluster7/n_131 ),
	.A(\blkinst/cluster7/n_128 ),
	.B(\blkinst/cluster7/n_122 ),
	.C(\blkinst/cluster7/n_125 ),
	.D(\blkinst/cluster7/n_127 ),
	.E(\blkinst/cluster7/n_123 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3021  (
	.Y(\blkinst/cluster7/n_130 ),
	.A(\blkinst/cluster7/cfg_d[60] ),
	.B(\blkinst/cluster7/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3023  (
	.Y(\blkinst/cluster7/n_129 ),
	.A(\blkinst/cluster7/FE_PHN1786_cfg_d_59 ),
	.B(\blkinst/cluster7/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3024  (
	.Y(\blkinst/cluster7/n_128 ),
	.A(\blkinst/cluster7/n_120 ),
	.B(\blkinst/cluster7/n_124 ),
	.C(\blkinst/cluster7/n_118 ),
	.D(\blkinst/cluster7/n_126 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3026  (
	.Y(\blkinst/cluster7/n_127 ),
	.A(\blkinst/cluster7/cfg_d[58] ),
	.B(\blkinst/cluster7/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3028  (
	.Y(\blkinst/cluster7/n_126 ),
	.A(\blkinst/cluster7/cfg_d[57] ),
	.B(\blkinst/cluster7/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3030  (
	.Y(\blkinst/cluster7/n_125 ),
	.A(\blkinst/cluster7/cfg_d[56] ),
	.B(\blkinst/cluster7/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3032  (
	.Y(\blkinst/cluster7/n_124 ),
	.A(\blkinst/cluster7/cfg_d[55] ),
	.B(\blkinst/cluster7/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3034  (
	.Y(\blkinst/cluster7/n_123 ),
	.A(\blkinst/cluster7/cfg_d[54] ),
	.B(\blkinst/cluster7/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3036  (
	.Y(\blkinst/cluster7/n_122 ),
	.A(\blkinst/cluster7/cfg_d[53] ),
	.B(\blkinst/cluster7/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster7/g3037  (
	.Y(\blkinst/cluster7/n_121 ),
	.A(\blkinst/cluster7/n_119 ),
	.B(\blkinst/cluster7/n_108 ),
	.C(\blkinst/cluster7/n_112 ),
	.D(\blkinst/cluster7/n_115 ),
	.E(\blkinst/cluster7/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3039  (
	.Y(\blkinst/cluster7/n_120 ),
	.A(\blkinst/cluster7/cfg_d[52] ),
	.B(\blkinst/cluster7/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3040  (
	.Y(\blkinst/cluster7/n_119 ),
	.A(\blkinst/cluster7/n_110 ),
	.B(\blkinst/cluster7/n_116 ),
	.C(\blkinst/cluster7/n_113 ),
	.D(\blkinst/cluster7/n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3042  (
	.Y(\blkinst/cluster7/n_118 ),
	.A(\blkinst/cluster7/cfg_d[51] ),
	.B(\blkinst/cluster7/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3044  (
	.Y(\blkinst/cluster7/n_117 ),
	.A(\blkinst/cluster7/cfg_d[50] ),
	.B(\blkinst/cluster7/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3046  (
	.Y(\blkinst/cluster7/n_116 ),
	.A(\blkinst/cluster7/cfg_d[49] ),
	.B(\blkinst/cluster7/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3048  (
	.Y(\blkinst/cluster7/n_115 ),
	.A(\blkinst/cluster7/cfg_d[48] ),
	.B(\blkinst/cluster7/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3050  (
	.Y(\blkinst/cluster7/n_114 ),
	.A(\blkinst/cluster7/cfg_d[47] ),
	.B(\blkinst/cluster7/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3052  (
	.Y(\blkinst/cluster7/n_113 ),
	.A(\blkinst/cluster7/cfg_d[46] ),
	.B(\blkinst/cluster7/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3054  (
	.Y(\blkinst/cluster7/n_112 ),
	.A(\blkinst/cluster7/cfg_d[45] ),
	.B(\blkinst/cluster7/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster7/g3055  (
	.Y(\blkinst/cluster7/n_111 ),
	.A(\blkinst/cluster7/n_109 ),
	.B(\blkinst/cluster7/n_101 ),
	.C(\blkinst/cluster7/n_103 ),
	.D(\blkinst/cluster7/n_105 ),
	.E(\blkinst/cluster7/n_106 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3057  (
	.Y(\blkinst/cluster7/n_110 ),
	.A(\blkinst/cluster7/cfg_d[44] ),
	.B(\blkinst/cluster7/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3058  (
	.Y(\blkinst/cluster7/n_109 ),
	.A(\blkinst/cluster7/n_99 ),
	.B(\blkinst/cluster7/n_96 ),
	.C(\blkinst/cluster7/n_102 ),
	.D(\blkinst/cluster7/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3060  (
	.Y(\blkinst/cluster7/n_108 ),
	.A(\blkinst/cluster7/cfg_d[43] ),
	.B(\blkinst/cluster7/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3062  (
	.Y(\blkinst/cluster7/n_107 ),
	.A(\blkinst/cluster7/cfg_d[42] ),
	.B(\blkinst/cluster7/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3064  (
	.Y(\blkinst/cluster7/n_106 ),
	.A(\blkinst/cluster7/cfg_d[41] ),
	.B(\blkinst/cluster7/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3066  (
	.Y(\blkinst/cluster7/n_105 ),
	.A(\blkinst/cluster7/cfg_d[40] ),
	.B(\blkinst/cluster7/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3067  (
	.Y(\blkinst/cluster7/n_104 ),
	.A1(\blkinst/cluster7/n_86 ),
	.A2(\blkinst/cluster7/n_100 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.C(\blkinst/cluster7/n_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3069  (
	.Y(\blkinst/cluster7/n_103 ),
	.A(\blkinst/cluster7/cfg_d[39] ),
	.B(\blkinst/cluster7/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3071  (
	.Y(\blkinst/cluster7/n_102 ),
	.A(\blkinst/cluster7/cfg_d[38] ),
	.B(\blkinst/cluster7/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3073  (
	.Y(\blkinst/cluster7/n_101 ),
	.A(\blkinst/cluster7/cfg_d[37] ),
	.B(\blkinst/cluster7/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g3074  (
	.Y(\blkinst/cluster7/n_100 ),
	.A(\blkinst/cluster7/n_41 ),
	.B(\blkinst/cluster7/n_97 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3075  (
	.Y(\blkinst/cluster7/n_99 ),
	.A(\blkinst/cluster7/cfg_d[36] ),
	.B(\blkinst/cluster7/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g3077  (
	.Y(\blkinst/cluster7/n_98 ),
	.A(\blkinst/cluster7/n_71 ),
	.B(\blkinst/cluster7/n_95 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3078  (
	.Y(\blkinst/cluster7/n_97 ),
	.A(\blkinst/cluster7/n_91 ),
	.B(\blkinst/cluster7/n_89 ),
	.C(\blkinst/cluster7/n_93 ),
	.D(\blkinst/cluster7/n_94 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3080  (
	.Y(\blkinst/cluster7/n_96 ),
	.A(\blkinst/cluster7/internal_lut5[1] ),
	.B(\blkinst/cluster7/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3081  (
	.Y(\blkinst/cluster7/n_95 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.A2(\blkinst/cluster7/n_79 ),
	.B(\blkinst/cluster7/n_92 ),
	.C(\blkinst/cluster7/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3083  (
	.Y(\blkinst/cluster7/n_94 ),
	.A(\blkinst/cluster7/cfg_d[34] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3085  (
	.Y(\blkinst/cluster7/n_93 ),
	.A(\blkinst/cluster7/cfg_d[33] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3086  (
	.Y(\blkinst/cluster7/n_92 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.B(\blkinst/cluster7/n_90 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3088  (
	.Y(\blkinst/cluster7/n_91 ),
	.A(\blkinst/cluster7/cfg_d[32] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster7/g3089  (
	.Y(\blkinst/cluster7/n_90 ),
	.A(\blkinst/cluster7/n_85 ),
	.B(\blkinst/cluster7/n_83 ),
	.C(\blkinst/cluster7/n_87 ),
	.D(\blkinst/cluster7/n_88 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3091  (
	.Y(\blkinst/cluster7/n_89 ),
	.A(\blkinst/cluster7/cfg_d[31] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3093  (
	.Y(\blkinst/cluster7/n_88 ),
	.A(\blkinst/cluster7/cfg_d[30] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3095  (
	.Y(\blkinst/cluster7/n_87 ),
	.A(\blkinst/cluster7/cfg_d[29] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g3096  (
	.Y(\blkinst/cluster7/n_86 ),
	.A(\blkinst/cluster7/n_38 ),
	.B(\blkinst/cluster7/n_84 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3098  (
	.Y(\blkinst/cluster7/n_85 ),
	.A(\blkinst/cluster7/cfg_d[28] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3099  (
	.Y(\blkinst/cluster7/n_84 ),
	.A(\blkinst/cluster7/n_80 ),
	.B(\blkinst/cluster7/n_78 ),
	.C(\blkinst/cluster7/n_81 ),
	.D(\blkinst/cluster7/n_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3101  (
	.Y(\blkinst/cluster7/n_83 ),
	.A(\blkinst/cluster7/cfg_d[27] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3103  (
	.Y(\blkinst/cluster7/n_82 ),
	.A(\blkinst/cluster7/cfg_d[26] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3105  (
	.Y(\blkinst/cluster7/n_81 ),
	.A(\blkinst/cluster7/cfg_d[25] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3107  (
	.Y(\blkinst/cluster7/n_80 ),
	.A(\blkinst/cluster7/cfg_d[24] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3108  (
	.Y(\blkinst/cluster7/n_79 ),
	.A(\blkinst/cluster7/n_74 ),
	.B(\blkinst/cluster7/n_72 ),
	.C(\blkinst/cluster7/n_75 ),
	.D(\blkinst/cluster7/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3110  (
	.Y(\blkinst/cluster7/n_78 ),
	.A(\blkinst/cluster7/cfg_d[23] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3111  (
	.Y(\blkinst/cluster7/n_77 ),
	.A1(\blkinst/cluster7/n_41 ),
	.A2(\blkinst/cluster7/n_73 ),
	.B(\blkinst/cluster7/n_62 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3113  (
	.Y(\blkinst/cluster7/n_76 ),
	.A(\blkinst/cluster7/cfg_d[22] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3115  (
	.Y(\blkinst/cluster7/n_75 ),
	.A(\blkinst/cluster7/cfg_d[21] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3117  (
	.Y(\blkinst/cluster7/n_74 ),
	.A(\blkinst/cluster7/cfg_d[20] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3118  (
	.Y(\blkinst/cluster7/n_73 ),
	.A(\blkinst/cluster7/n_67 ),
	.B(\blkinst/cluster7/n_65 ),
	.C(\blkinst/cluster7/n_68 ),
	.D(\blkinst/cluster7/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3120  (
	.Y(\blkinst/cluster7/n_72 ),
	.A(\blkinst/cluster7/FE_PHN1570_cfg_d_19 ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g3121  (
	.Y(\blkinst/cluster7/n_71 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.A2(\blkinst/cluster7/n_55 ),
	.B(\blkinst/cluster7/n_69 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3123  (
	.Y(\blkinst/cluster7/n_70 ),
	.A(\blkinst/cluster7/cfg_d[18] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3125  (
	.Y(\blkinst/cluster7/n_69 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.B(\blkinst/cluster7/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3126  (
	.Y(\blkinst/cluster7/n_68 ),
	.A(\blkinst/cluster7/cfg_d[17] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3128  (
	.Y(\blkinst/cluster7/n_67 ),
	.A(\blkinst/cluster7/cfg_d[16] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster7/g3129  (
	.Y(\blkinst/cluster7/n_66 ),
	.A(\blkinst/cluster7/n_61 ),
	.B(\blkinst/cluster7/n_59 ),
	.C(\blkinst/cluster7/n_63 ),
	.D(\blkinst/cluster7/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3131  (
	.Y(\blkinst/cluster7/n_65 ),
	.A(\blkinst/cluster7/FE_PHN1557_cfg_d_15 ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3133  (
	.Y(\blkinst/cluster7/n_64 ),
	.A(\blkinst/cluster7/cfg_d[14] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3135  (
	.Y(\blkinst/cluster7/n_63 ),
	.A(\blkinst/cluster7/cfg_d[13] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster7/g3136  (
	.Y(\blkinst/cluster7/n_62 ),
	.A(\blkinst/cluster7/n_38 ),
	.B(\blkinst/cluster7/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3138  (
	.Y(\blkinst/cluster7/n_61 ),
	.A(\blkinst/cluster7/FE_PHN1584_cfg_d_12 ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3139  (
	.Y(\blkinst/cluster7/n_60 ),
	.A(\blkinst/cluster7/n_56 ),
	.B(\blkinst/cluster7/n_54 ),
	.C(\blkinst/cluster7/n_57 ),
	.D(\blkinst/cluster7/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3141  (
	.Y(\blkinst/cluster7/n_59 ),
	.A(\blkinst/cluster7/cfg_d[11] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3143  (
	.Y(\blkinst/cluster7/n_58 ),
	.A(\blkinst/cluster7/cfg_d[10] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3145  (
	.Y(\blkinst/cluster7/n_57 ),
	.A(\blkinst/cluster7/cfg_d[9] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3147  (
	.Y(\blkinst/cluster7/n_56 ),
	.A(\blkinst/cluster7/cfg_d[8] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster7/g3148  (
	.Y(\blkinst/cluster7/n_55 ),
	.A(\blkinst/cluster7/n_50 ),
	.B(\blkinst/cluster7/n_51 ),
	.C(\blkinst/cluster7/n_52 ),
	.D(\blkinst/cluster7/n_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3150  (
	.Y(\blkinst/cluster7/n_54 ),
	.A(\blkinst/cluster7/cfg_d[7] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3152  (
	.Y(\blkinst/cluster7/n_53 ),
	.A(\blkinst/cluster7/cfg_d[6] ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3154  (
	.Y(\blkinst/cluster7/n_52 ),
	.A(\blkinst/cluster7/cfg_d[5] ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3156  (
	.Y(\blkinst/cluster7/n_51 ),
	.A(\blkinst/cluster7/cfg_d[4] ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3158  (
	.Y(\blkinst/cluster7/n_50 ),
	.A(\blkinst/cluster7/cfg_d[3] ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3162  (
	.Y(\blkinst/cluster7/n_49 ),
	.A(\blkinst/cluster7/n_33 ),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3163  (
	.Y(\blkinst/cluster7/n_48 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3164  (
	.Y(\blkinst/cluster7/n_47 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.B(\blkinst/cluster7/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3165  (
	.Y(\blkinst/cluster7/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3166  (
	.Y(\blkinst/cluster7/n_45 ),
	.A(\blkinst/cluster7/n_33 ),
	.B(\blkinst/cluster7/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3167  (
	.Y(\blkinst/cluster7/n_44 ),
	.A(\blkinst/cluster7/n_33 ),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3168  (
	.Y(\blkinst/cluster7/n_43 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.B(\blkinst/cluster7/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3169  (
	.Y(\blkinst/cluster7/n_42 ),
	.A(\blkinst/cluster7/n_33 ),
	.B(\blkinst/cluster7/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3171  (
	.Y(\blkinst/cluster7/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3172  (
	.Y(\blkinst/cluster7/n_40 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[0]),
	.B(\blkinst/cluster7/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3173  (
	.Y(\blkinst/cluster7/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[1]),
	.B(\blkinst/cluster7/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster7/g3174  (
	.Y(\blkinst/cluster7/FE_PHN2525_n_174 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g3175  (
	.Y(\blkinst/cluster7/n_38 ),
	.A(\blkinst/cluster7/n_31 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3176  (
	.Y(\blkinst/cluster7/n_37 ),
	.A(\blkinst/cluster7/n_32 ),
	.B(\blkinst/cluster7/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster7/g3177  (
	.Y(\blkinst/cluster7/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g3179  (
	.Y(\blkinst/cluster7/n_34 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster7/g3180  (
	.Y(\blkinst/cluster7/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g3181  (
	.Y(\blkinst/cluster7/n_32 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster7/g3182  (
	.Y(\blkinst/cluster7/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g3183  (
	.Y(\blkinst/cluster7/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster7/ffb_reg  (
	.QN(\blkinst/cluster7/ffb ),
	.CLK(\blkinst/cluster7/n_29 ),
	.D(\blkinst/cluster7/FE_DBTN6_ffb ),
	.SE(\blkinst/cluster7/n_23 ),
	.SI(\blkinst/cluster7/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster7/q_reg[0]  (
	.QN(blkinst__q7[0]),
	.CLK(\blkinst/cluster7/n_29 ),
	.D(\blkinst/cluster7/n_8 ),
	.SE(\blkinst/cluster7/n_24 ),
	.SI(\blkinst/cluster7/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2293  (
	.Y(\blkinst/cluster7/n_28 ),
	.A1(\blkinst/cluster7/n_20 ),
	.A2(\blkinst/cluster7/n_17 ),
	.B(\blkinst/cluster7/n_22 ),
	.C(\blkinst/cluster7/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2294  (
	.Y(\blkinst/cluster7/n_27 ),
	.A1(\blkinst/cluster7/n_19 ),
	.A2(\blkinst/cluster7/n_18 ),
	.B(\blkinst/cluster7/n_21 ),
	.C(\blkinst/cluster7/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g2295  (
	.Y(\blkinst/cluster7/n_26 ),
	.A(\blkinst/cluster7/n_4 ),
	.B(\blkinst/cluster7/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster7/g2296  (
	.Y(\blkinst/cluster7/n_25 ),
	.A(\blkinst/cluster7/n_9 ),
	.B(\blkinst/cluster7/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster7/g2297  (
	.Y(\blkinst/cluster7/n_24 ),
	.A(\blkinst/cluster7/n_21 ),
	.B(\blkinst/cluster7/n_15 ),
	.C(\blkinst/cluster7/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster7/g2298  (
	.Y(\blkinst/cluster7/n_23 ),
	.A(\blkinst/cluster7/n_22 ),
	.B(\blkinst/cluster7/n_15 ),
	.C(\blkinst/cluster7/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2299  (
	.Y(\blkinst/cluster7/n_20 ),
	.A1(\blkinst/cluster7/cfg_d[76] ),
	.A2(FE_DBTN35_cbinst_x0y0w__blkp_clb_x0y0_ib7_0),
	.B(\blkinst/cluster7/n_11 ),
	.C(\blkinst/cluster7/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2300  (
	.Y(\blkinst/cluster7/n_22 ),
	.A(\blkinst/cluster7/cfg_d[79] ),
	.B(\blkinst/cluster7/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2301  (
	.Y(\blkinst/cluster7/n_21 ),
	.A(\blkinst/cluster7/cfg_d[74] ),
	.B(\blkinst/cluster7/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2302  (
	.Y(\blkinst/cluster7/n_19 ),
	.A1(\blkinst/cluster7/cfg_d[71] ),
	.A2(\blkinst/cluster7/n_154 ),
	.B(\blkinst/cluster7/n_12 ),
	.C(\blkinst/cluster7/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2303  (
	.Y(\blkinst/cluster7/n_18 ),
	.A1(\blkinst/cluster7/n_5 ),
	.A2(\blkinst/cluster7/n_2 ),
	.B(\blkinst/cluster7/n_14 ),
	.C(\blkinst/cluster7/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster7/g2304  (
	.Y(\blkinst/cluster7/n_17 ),
	.A1(\blkinst/cluster7/n_0 ),
	.A2(\blkinst/cluster7/n_2 ),
	.B(\blkinst/cluster7/n_13 ),
	.C(\blkinst/cluster7/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster7/g2305  (
	.Y(\blkinst/cluster7/n_16 ),
	.A(\blkinst/cluster7/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster7/g2306  (
	.Y(\blkinst/cluster7/n_15 ),
	.A(\blkinst/cluster7/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster7/g2307  (
	.Y(\blkinst/cluster7/n_29 ),
	.A(clk),
	.B(\blkinst/cluster7/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2308  (
	.Y(\blkinst/cluster7/n_14 ),
	.A(\blkinst/cluster7/n_5 ),
	.B(\blkinst/FE_OCPN164_cluster7__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2309  (
	.Y(\blkinst/cluster7/n_13 ),
	.A(\blkinst/cluster7/n_0 ),
	.B(\blkinst/FE_OCPN164_cluster7__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2310  (
	.Y(\blkinst/cluster7/n_12 ),
	.A(\blkinst/cluster7/cfg_d[71] ),
	.B(\blkinst/cluster7/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster7/g2311  (
	.Y(\blkinst/cluster7/n_11 ),
	.A(\blkinst/cluster7/cfg_d[76] ),
	.B(\blkinst/cluster7/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2313  (
	.Y(\blkinst/cluster7/n_9 ),
	.A(\blkinst/cluster7/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2314  (
	.Y(\blkinst/cluster7/n_8 ),
	.A(blkinst__q7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2315  (
	.Y(\blkinst/cluster7/n_7 ),
	.A(\blkinst/cluster7/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2317  (
	.Y(\blkinst/cluster7/n_5 ),
	.A(\blkinst/cluster7/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2318  (
	.Y(\blkinst/cluster7/n_4 ),
	.A(\blkinst/cluster7/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2321  (
	.Y(\blkinst/cluster7/n_1 ),
	.A(\blkinst/cluster7/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster7/g2322  (
	.Y(\blkinst/cluster7/n_0 ),
	.A(\blkinst/cluster7/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster7/fopt  (
	.Y(\blkinst/cluster7/n_187 ),
	.A(\blkinst/cluster7__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster7/tie_0_cell  (
	.L(\blkinst/cluster7/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC3097_cfg_d_71  (
	.Y(\blkinst/cluster8/FE_PHN3097_cfg_d_71 ),
	.A(\blkinst/cluster8/FE_PHN2975_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC3082_cfg_d_71  (
	.Y(\blkinst/cluster8/cfg_d[71] ),
	.A(\blkinst/cluster8/FE_PHN3082_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC2975_cfg_d_71  (
	.Y(\blkinst/cluster8/FE_PHN2975_cfg_d_71 ),
	.A(\blkinst/cluster8/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2806_cfg_d_66  (
	.Y(\blkinst/cluster8/FE_PHN1591_cfg_d_66 ),
	.A(\blkinst/cluster8/FE_PHN2806_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2793_cfg_d_62  (
	.Y(\blkinst/cluster8/FE_PHN1614_cfg_d_62 ),
	.A(\blkinst/cluster8/FE_PHN2793_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2791_cfg_d_59  (
	.Y(\blkinst/cluster8/FE_PHN1590_cfg_d_59 ),
	.A(\blkinst/cluster8/FE_PHN2791_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2788_cfg_d_51  (
	.Y(\blkinst/cluster8/FE_PHN1634_cfg_d_51 ),
	.A(\blkinst/cluster8/FE_PHN2788_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2776_cfg_d_16  (
	.Y(\blkinst/cluster8/FE_PHN1533_cfg_d_16 ),
	.A(\blkinst/cluster8/FE_PHN2776_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2771_cfg_d_38  (
	.Y(\blkinst/cluster8/cfg_d[38] ),
	.A(\blkinst/cluster8/FE_PHN2771_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2770_cfg_d_29  (
	.Y(\blkinst/cluster8/FE_PHN1538_cfg_d_29 ),
	.A(\blkinst/cluster8/FE_PHN2770_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2767_cfg_d_60  (
	.Y(\blkinst/cluster8/cfg_d[60] ),
	.A(\blkinst/cluster8/FE_PHN2767_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2765_cfg_d_23  (
	.Y(\blkinst/cluster8/FE_PHN1530_cfg_d_23 ),
	.A(\blkinst/cluster8/FE_PHN2765_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2763_cfg_d_25  (
	.Y(\blkinst/cluster8/FE_PHN1539_cfg_d_25 ),
	.A(\blkinst/cluster8/FE_PHN2763_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2762_cfg_d_27  (
	.Y(\blkinst/cluster8/FE_PHN1529_cfg_d_27 ),
	.A(\blkinst/cluster8/FE_PHN2762_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2761_cfg_d_40  (
	.Y(\blkinst/cluster8/cfg_d[40] ),
	.A(\blkinst/cluster8/FE_PHN2761_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2757_cfg_d_9  (
	.Y(\blkinst/cluster8/FE_PHN2757_cfg_d_9 ),
	.A(\blkinst/cluster8/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2756_cfg_d_12  (
	.Y(\blkinst/cluster8/FE_PHN1517_cfg_d_12 ),
	.A(\blkinst/cluster8/FE_PHN2756_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2752_cfg_d_21  (
	.Y(\blkinst/cluster8/FE_PHN1518_cfg_d_21 ),
	.A(\blkinst/cluster8/FE_PHN2752_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2751_cfg_d_11  (
	.Y(\blkinst/cluster8/FE_PHN2751_cfg_d_11 ),
	.A(\blkinst/cluster8/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2748_cfg_d_31  (
	.Y(\blkinst/cluster8/FE_PHN1523_cfg_d_31 ),
	.A(\blkinst/cluster8/FE_PHN2748_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2747_cfg_d_14  (
	.Y(\blkinst/cluster8/FE_PHN1528_cfg_d_14 ),
	.A(\blkinst/cluster8/FE_PHN2747_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2746_cfg_d_13  (
	.Y(\blkinst/cluster8/FE_PHN2746_cfg_d_13 ),
	.A(\blkinst/cluster8/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2739_cfg_d_18  (
	.Y(\blkinst/cluster8/FE_PHN1550_cfg_d_18 ),
	.A(\blkinst/cluster8/FE_PHN2739_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2723_cfg_d_69  (
	.Y(\blkinst/cluster8/FE_PHN2723_cfg_d_69 ),
	.A(\blkinst/cluster8/FE_PHN852_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2655_cfg_d_81  (
	.Y(\blkinst/cluster8/FE_PHN1323_cfg_d_81 ),
	.A(\blkinst/cluster8/FE_PHN2655_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2634_cfg_d_78  (
	.Y(\blkinst/cluster8/FE_PHN2634_cfg_d_78 ),
	.A(\blkinst/cluster8/FE_PHN1269_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2627_cfg_d_1  (
	.Y(\blkinst/cluster8/FE_PHN2627_cfg_d_1 ),
	.A(\blkinst/cluster8/FE_PHN665_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2609_cfg_d_0  (
	.Y(\blkinst/cluster8/FE_PHN1233_cfg_d_0 ),
	.A(\blkinst/cluster8/FE_PHN2609_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2588_cfg_d_41  (
	.Y(\blkinst/cluster8/FE_PHN2588_cfg_d_41 ),
	.A(\blkinst/cluster8/FE_PHN500_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2587_cfg_d_37  (
	.Y(\blkinst/cluster8/FE_PHN2587_cfg_d_37 ),
	.A(\blkinst/cluster8/FE_PHN574_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2580_cfg_d_57  (
	.Y(\blkinst/cluster8/FE_PHN2580_cfg_d_57 ),
	.A(\blkinst/cluster8/FE_PHN801_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2575_cfg_d_32  (
	.Y(\blkinst/cluster8/FE_PHN2575_cfg_d_32 ),
	.A(\blkinst/cluster8/FE_PHN1095_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2574_cfg_d_74  (
	.Y(\blkinst/cluster8/FE_PHN2574_cfg_d_74 ),
	.A(\blkinst/cluster8/FE_PHN499_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2566_cfg_d_54  (
	.Y(\blkinst/cluster8/FE_PHN2566_cfg_d_54 ),
	.A(\blkinst/cluster8/FE_PHN749_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2563_cfg_d_39  (
	.Y(\blkinst/cluster8/FE_PHN2563_cfg_d_39 ),
	.A(\blkinst/cluster8/FE_PHN498_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2552_cfg_d_79  (
	.Y(\blkinst/cluster8/FE_PHN2552_cfg_d_79 ),
	.A(\blkinst/cluster8/FE_PHN655_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2547_cfg_d_33  (
	.Y(\blkinst/cluster8/FE_PHN2547_cfg_d_33 ),
	.A(\blkinst/cluster8/FE_PHN449_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2544_cfg_d_64  (
	.Y(\blkinst/cluster8/FE_PHN2544_cfg_d_64 ),
	.A(\blkinst/cluster8/FE_PHN451_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2533_cfg_d_52  (
	.Y(\blkinst/cluster8/FE_PHN2533_cfg_d_52 ),
	.A(\blkinst/cluster8/FE_PHN750_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2531_cfg_d_55  (
	.Y(\blkinst/cluster8/FE_PHN2531_cfg_d_55 ),
	.A(\blkinst/cluster8/FE_PHN551_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2521_cfg_d_22  (
	.Y(\blkinst/cluster8/FE_PHN2521_cfg_d_22 ),
	.A(\blkinst/cluster8/FE_PHN1098_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2520_cfg_d_8  (
	.Y(\blkinst/cluster8/FE_PHN2520_cfg_d_8 ),
	.A(\blkinst/cluster8/FE_PHN723_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2513_cfg_d_3  (
	.Y(\blkinst/cluster8/FE_PHN2513_cfg_d_3 ),
	.A(\blkinst/cluster8/FE_PHN794_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2512_cfg_d_34  (
	.Y(\blkinst/cluster8/FE_PHN2512_cfg_d_34 ),
	.A(\blkinst/cluster8/FE_PHN971_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2507_cfg_d_56  (
	.Y(\blkinst/cluster8/FE_PHN2507_cfg_d_56 ),
	.A(\blkinst/cluster8/FE_PHN748_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2504_cfg_d_36  (
	.Y(\blkinst/cluster8/FE_PHN2504_cfg_d_36 ),
	.A(\blkinst/cluster8/FE_PHN797_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2502_cfg_d_73  (
	.Y(\blkinst/cluster8/FE_PHN2502_cfg_d_73 ),
	.A(\blkinst/cluster8/FE_PHN899_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2497_cfg_d_47  (
	.Y(\blkinst/cluster8/FE_PHN2497_cfg_d_47 ),
	.A(\blkinst/cluster8/FE_PHN550_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2493_cfg_d_19  (
	.Y(\blkinst/cluster8/FE_PHN2493_cfg_d_19 ),
	.A(\blkinst/cluster8/FE_PHN622_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2492_cfg_d_15  (
	.Y(\blkinst/cluster8/FE_PHN2492_cfg_d_15 ),
	.A(\blkinst/cluster8/FE_PHN1058_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2477_cfg_d_17  (
	.Y(\blkinst/cluster8/FE_PHN2477_cfg_d_17 ),
	.A(\blkinst/cluster8/FE_PHN721_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2469_cfg_d_50  (
	.Y(\blkinst/cluster8/FE_PHN2469_cfg_d_50 ),
	.A(\blkinst/cluster8/FE_PHN751_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2464_cfg_d_7  (
	.Y(\blkinst/cluster8/FE_PHN2464_cfg_d_7 ),
	.A(\blkinst/cluster8/FE_PHN724_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2462_cfg_d_28  (
	.Y(\blkinst/cluster8/FE_PHN2462_cfg_d_28 ),
	.A(\blkinst/cluster8/FE_PHN1096_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2460_cfg_d_75  (
	.Y(\blkinst/cluster8/FE_PHN2460_cfg_d_75 ),
	.A(\blkinst/cluster8/FE_PHN659_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2456_cfg_d_42  (
	.Y(\blkinst/cluster8/FE_PHN2456_cfg_d_42 ),
	.A(\blkinst/cluster8/FE_PHN1072_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2418_cfg_d_26  (
	.Y(\blkinst/cluster8/FE_PHN2418_cfg_d_26 ),
	.A(\blkinst/cluster8/FE_PHN575_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2416_cfg_d_49  (
	.Y(\blkinst/cluster8/FE_PHN2416_cfg_d_49 ),
	.A(\blkinst/cluster8/FE_PHN1065_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2412_cfg_d_44  (
	.Y(\blkinst/cluster8/FE_PHN2412_cfg_d_44 ),
	.A(\blkinst/cluster8/FE_PHN405_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2411_cfg_d_30  (
	.Y(\blkinst/cluster8/FE_PHN2411_cfg_d_30 ),
	.A(\blkinst/cluster8/FE_PHN792_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2407_cfg_d_4  (
	.Y(\blkinst/cluster8/FE_PHN2407_cfg_d_4 ),
	.A(\blkinst/cluster8/FE_PHN623_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2393_cfg_d_48  (
	.Y(\blkinst/cluster8/FE_PHN2393_cfg_d_48 ),
	.A(\blkinst/cluster8/FE_PHN752_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2381_cfg_d_43  (
	.Y(\blkinst/cluster8/FE_PHN2381_cfg_d_43 ),
	.A(\blkinst/cluster8/FE_PHN927_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2380_cfg_d_45  (
	.Y(\blkinst/cluster8/FE_PHN2380_cfg_d_45 ),
	.A(\blkinst/cluster8/FE_PHN926_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC2368_cfg_d_77  (
	.Y(\blkinst/cluster8/FE_PHN2368_cfg_d_77 ),
	.A(\blkinst/cluster8/FE_PHN826_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2361_n_165  (
	.Y(\blkinst/cluster8/FE_PHN1259_n_165 ),
	.A(\blkinst/cluster8/FE_PHN2361_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2358_cfg_d_5  (
	.Y(\blkinst/cluster8/FE_PHN2358_cfg_d_5 ),
	.A(\blkinst/cluster8/FE_PHN800_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2350_cfg_d_63  (
	.Y(\blkinst/cluster8/FE_PHN2350_cfg_d_63 ),
	.A(\blkinst/cluster8/FE_PHN448_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2348_cfg_d_80  (
	.Y(\blkinst/cluster8/FE_PHN2348_cfg_d_80 ),
	.A(\blkinst/cluster8/FE_PHN1121_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC2337_cfg_d_76  (
	.Y(\blkinst/cluster8/FE_PHN2337_cfg_d_76 ),
	.A(\blkinst/cluster8/FE_PHN466_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2313_cfg_d_46  (
	.Y(\blkinst/cluster8/FE_PHN2313_cfg_d_46 ),
	.A(\blkinst/cluster8/FE_PHN924_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2310_cfg_d_6  (
	.Y(\blkinst/cluster8/FE_PHN2310_cfg_d_6 ),
	.A(\blkinst/cluster8/FE_PHN415_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2293_cfg_d_20  (
	.Y(\blkinst/cluster8/FE_PHN2293_cfg_d_20 ),
	.A(\blkinst/cluster8/FE_PHN543_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2288_cfg_d_68  (
	.Y(\blkinst/cluster8/FE_PHN2288_cfg_d_68 ),
	.A(\blkinst/cluster8/FE_PHN1009_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2267_cluster8__cfg_o_0  (
	.Y(\blkinst/cluster8/FE_PHN1268_cluster8__cfg_o_0 ),
	.A(\blkinst/cluster8/FE_PHN2267_cluster8__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2262_cfg_d_2  (
	.Y(\blkinst/cluster8/FE_PHN2262_cfg_d_2 ),
	.A(\blkinst/cluster8/FE_PHN1264_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2245_cfg_d_10  (
	.Y(\blkinst/cluster8/FE_PHN2245_cfg_d_10 ),
	.A(\blkinst/cluster8/FE_PHN432_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2237_cfg_d_58  (
	.Y(\blkinst/cluster8/FE_PHN2237_cfg_d_58 ),
	.A(\blkinst/cluster8/FE_PHN1100_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2236_cfg_d_65  (
	.Y(\blkinst/cluster8/FE_PHN2236_cfg_d_65 ),
	.A(\blkinst/cluster8/FE_PHN578_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2231_cfg_d_61  (
	.Y(\blkinst/cluster8/FE_PHN2231_cfg_d_61 ),
	.A(\blkinst/cluster8/FE_PHN660_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2218_cfg_d_67  (
	.Y(\blkinst/cluster8/FE_PHN2218_cfg_d_67 ),
	.A(\blkinst/cluster8/FE_PHN450_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster8/FE_PHC2203_internal_lut5_1  (
	.Y(\blkinst/cluster8/FE_PHN2203_internal_lut5_1 ),
	.A(\blkinst/cluster8/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2167_cfg_d_24  (
	.Y(\blkinst/cluster8/FE_PHN2167_cfg_d_24 ),
	.A(\blkinst/cluster8/FE_PHN1097_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster8/FE_PHC2155_cfg_d_53  (
	.Y(\blkinst/cluster8/FE_PHN2155_cfg_d_53 ),
	.A(\blkinst/cluster8/FE_PHN1064_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC2144_n_173  (
	.Y(\blkinst/cluster8/FE_PHN1335_n_173 ),
	.A(\blkinst/cluster8/FE_PHN2144_n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster8/FE_PHC2122_cluster7__cfg_o_0  (
	.Y(\blkinst/cluster8/FE_PHN2122_cluster7__cfg_o_0 ),
	.A(\blkinst/cluster8/FE_PHN1334_cluster7__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1655_cfg_d_53  (
	.Y(\blkinst/cluster8/cfg_d[53] ),
	.A(\blkinst/cluster8/FE_PHN1655_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1652_cfg_d_58  (
	.Y(\blkinst/cluster8/cfg_d[58] ),
	.A(\blkinst/cluster8/FE_PHN1652_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1651_cfg_d_65  (
	.Y(\blkinst/cluster8/cfg_d[65] ),
	.A(\blkinst/cluster8/FE_PHN1651_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1650_cfg_d_61  (
	.Y(\blkinst/cluster8/cfg_d[61] ),
	.A(\blkinst/cluster8/FE_PHN1650_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1647_cfg_d_67  (
	.Y(\blkinst/cluster8/cfg_d[67] ),
	.A(\blkinst/cluster8/FE_PHN1647_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1644_cfg_d_49  (
	.Y(\blkinst/cluster8/cfg_d[49] ),
	.A(\blkinst/cluster8/FE_PHN1644_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1641_cfg_d_47  (
	.Y(\blkinst/cluster8/cfg_d[47] ),
	.A(\blkinst/cluster8/FE_PHN1641_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1639_cfg_d_43  (
	.Y(\blkinst/cluster8/cfg_d[43] ),
	.A(\blkinst/cluster8/FE_PHN1639_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1635_cfg_d_39  (
	.Y(\blkinst/cluster8/cfg_d[39] ),
	.A(\blkinst/cluster8/FE_PHN1635_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1634_cfg_d_51  (
	.Y(\blkinst/cluster8/cfg_d[51] ),
	.A(\blkinst/cluster8/FE_PHN1634_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1633_cfg_d_45  (
	.Y(\blkinst/cluster8/cfg_d[45] ),
	.A(\blkinst/cluster8/FE_PHN1633_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1632_cfg_d_36  (
	.Y(\blkinst/cluster8/cfg_d[36] ),
	.A(\blkinst/cluster8/FE_PHN1632_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1631_cfg_d_55  (
	.Y(\blkinst/cluster8/cfg_d[55] ),
	.A(\blkinst/cluster8/FE_PHN1631_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1630_cfg_d_48  (
	.Y(\blkinst/cluster8/cfg_d[48] ),
	.A(\blkinst/cluster8/FE_PHN1630_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1624_cfg_d_50  (
	.Y(\blkinst/cluster8/cfg_d[50] ),
	.A(\blkinst/cluster8/FE_PHN1624_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1617_cfg_d_46  (
	.Y(\blkinst/cluster8/cfg_d[46] ),
	.A(\blkinst/cluster8/FE_PHN1617_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1614_cfg_d_62  (
	.Y(\blkinst/cluster8/cfg_d[62] ),
	.A(\blkinst/cluster8/FE_PHN1614_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1613_cfg_d_52  (
	.Y(\blkinst/cluster8/cfg_d[52] ),
	.A(\blkinst/cluster8/FE_PHN1613_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1612_cfg_d_41  (
	.Y(\blkinst/cluster8/cfg_d[41] ),
	.A(\blkinst/cluster8/FE_PHN1612_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1610_cfg_d_37  (
	.Y(\blkinst/cluster8/cfg_d[37] ),
	.A(\blkinst/cluster8/FE_PHN1610_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1608_cfg_d_57  (
	.Y(\blkinst/cluster8/cfg_d[57] ),
	.A(\blkinst/cluster8/FE_PHN1608_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1607_cfg_d_56  (
	.Y(\blkinst/cluster8/cfg_d[56] ),
	.A(\blkinst/cluster8/FE_PHN1607_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1605_cfg_d_44  (
	.Y(\blkinst/cluster8/cfg_d[44] ),
	.A(\blkinst/cluster8/FE_PHN1605_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1604_cfg_d_42  (
	.Y(\blkinst/cluster8/cfg_d[42] ),
	.A(\blkinst/cluster8/FE_PHN1604_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1599_cfg_d_64  (
	.Y(\blkinst/cluster8/cfg_d[64] ),
	.A(\blkinst/cluster8/FE_PHN1599_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1594_cfg_d_63  (
	.Y(\blkinst/cluster8/cfg_d[63] ),
	.A(\blkinst/cluster8/FE_PHN1594_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1592_cfg_d_54  (
	.Y(\blkinst/cluster8/cfg_d[54] ),
	.A(\blkinst/cluster8/FE_PHN1592_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1591_cfg_d_66  (
	.Y(\blkinst/cluster8/cfg_d[66] ),
	.A(\blkinst/cluster8/FE_PHN1591_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1590_cfg_d_59  (
	.Y(\blkinst/cluster8/cfg_d[59] ),
	.A(\blkinst/cluster8/FE_PHN1590_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1550_cfg_d_18  (
	.Y(\blkinst/cluster8/cfg_d[18] ),
	.A(\blkinst/cluster8/FE_PHN1550_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1549_cfg_d_24  (
	.Y(\blkinst/cluster8/cfg_d[24] ),
	.A(\blkinst/cluster8/FE_PHN1549_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1548_cfg_d_10  (
	.Y(\blkinst/cluster8/cfg_d[10] ),
	.A(\blkinst/cluster8/FE_PHN1548_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1544_cfg_d_30  (
	.Y(\blkinst/cluster8/cfg_d[30] ),
	.A(\blkinst/cluster8/FE_PHN1544_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1543_cfg_d_13  (
	.Y(\blkinst/cluster8/FE_PHN1543_cfg_d_13 ),
	.A(\blkinst/cluster8/FE_PHN2746_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1542_cfg_d_9  (
	.Y(\blkinst/cluster8/FE_PHN1542_cfg_d_9 ),
	.A(\blkinst/cluster8/FE_PHN2757_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1541_cfg_d_3  (
	.Y(\blkinst/cluster8/cfg_d[3] ),
	.A(\blkinst/cluster8/FE_PHN1541_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1540_cfg_d_15  (
	.Y(\blkinst/cluster8/cfg_d[15] ),
	.A(\blkinst/cluster8/FE_PHN1540_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1539_cfg_d_25  (
	.Y(\blkinst/cluster8/cfg_d[25] ),
	.A(\blkinst/cluster8/FE_PHN1539_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1538_cfg_d_29  (
	.Y(\blkinst/cluster8/cfg_d[29] ),
	.A(\blkinst/cluster8/FE_PHN1538_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1537_cfg_d_34  (
	.Y(\blkinst/cluster8/cfg_d[34] ),
	.A(\blkinst/cluster8/FE_PHN1537_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1536_cfg_d_11  (
	.Y(\blkinst/cluster8/FE_PHN1536_cfg_d_11 ),
	.A(\blkinst/cluster8/FE_PHN2751_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1535_cfg_d_17  (
	.Y(\blkinst/cluster8/cfg_d[17] ),
	.A(\blkinst/cluster8/FE_PHN1535_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1534_cfg_d_19  (
	.Y(\blkinst/cluster8/cfg_d[19] ),
	.A(\blkinst/cluster8/FE_PHN1534_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1533_cfg_d_16  (
	.Y(\blkinst/cluster8/cfg_d[16] ),
	.A(\blkinst/cluster8/FE_PHN1533_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1532_cfg_d_28  (
	.Y(\blkinst/cluster8/cfg_d[28] ),
	.A(\blkinst/cluster8/FE_PHN1532_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1531_cfg_d_32  (
	.Y(\blkinst/cluster8/cfg_d[32] ),
	.A(\blkinst/cluster8/FE_PHN1531_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1530_cfg_d_23  (
	.Y(\blkinst/cluster8/cfg_d[23] ),
	.A(\blkinst/cluster8/FE_PHN1530_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1529_cfg_d_27  (
	.Y(\blkinst/cluster8/cfg_d[27] ),
	.A(\blkinst/cluster8/FE_PHN1529_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1528_cfg_d_14  (
	.Y(\blkinst/cluster8/cfg_d[14] ),
	.A(\blkinst/cluster8/FE_PHN1528_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1526_cfg_d_22  (
	.Y(\blkinst/cluster8/cfg_d[22] ),
	.A(\blkinst/cluster8/FE_PHN1526_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1525_cfg_d_4  (
	.Y(\blkinst/cluster8/cfg_d[4] ),
	.A(\blkinst/cluster8/FE_PHN1525_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1524_cfg_d_7  (
	.Y(\blkinst/cluster8/cfg_d[7] ),
	.A(\blkinst/cluster8/FE_PHN1524_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1523_cfg_d_31  (
	.Y(\blkinst/cluster8/cfg_d[31] ),
	.A(\blkinst/cluster8/FE_PHN1523_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1522_cfg_d_5  (
	.Y(\blkinst/cluster8/cfg_d[5] ),
	.A(\blkinst/cluster8/FE_PHN1522_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1521_cfg_d_20  (
	.Y(\blkinst/cluster8/cfg_d[20] ),
	.A(\blkinst/cluster8/FE_PHN1521_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1520_cfg_d_6  (
	.Y(\blkinst/cluster8/cfg_d[6] ),
	.A(\blkinst/cluster8/FE_PHN1520_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1519_cfg_d_26  (
	.Y(\blkinst/cluster8/cfg_d[26] ),
	.A(\blkinst/cluster8/FE_PHN1519_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1518_cfg_d_21  (
	.Y(\blkinst/cluster8/cfg_d[21] ),
	.A(\blkinst/cluster8/FE_PHN1518_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1517_cfg_d_12  (
	.Y(\blkinst/cluster8/cfg_d[12] ),
	.A(\blkinst/cluster8/FE_PHN1517_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1516_cfg_d_33  (
	.Y(\blkinst/cluster8/cfg_d[33] ),
	.A(\blkinst/cluster8/FE_PHN1516_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1515_cfg_d_8  (
	.Y(\blkinst/cluster8/cfg_d[8] ),
	.A(\blkinst/cluster8/FE_PHN1515_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1490_cfg_d_68  (
	.Y(\blkinst/cluster8/cfg_d[68] ),
	.A(\blkinst/cluster8/FE_PHN1490_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1486_cfg_d_76  (
	.Y(\blkinst/cluster8/cfg_d[76] ),
	.A(\blkinst/cluster8/FE_PHN1486_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1481_cfg_d_69  (
	.Y(\blkinst/cluster8/cfg_d[69] ),
	.A(\blkinst/cluster8/FE_PHN1481_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1477_n_146  (
	.Y(\blkinst/cluster8/n_146 ),
	.A(\blkinst/cluster8/FE_PHN1477_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1415_cfg_d_79  (
	.Y(\blkinst/cluster8/cfg_d[79] ),
	.A(\blkinst/cluster8/FE_PHN1415_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1412_cfg_d_74  (
	.Y(\blkinst/cluster8/cfg_d[74] ),
	.A(\blkinst/cluster8/FE_PHN1412_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1407_cfg_d_77  (
	.Y(\blkinst/cluster8/cfg_d[77] ),
	.A(\blkinst/cluster8/FE_PHN1407_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1402_cfg_d_1  (
	.Y(\blkinst/cluster8/cfg_d[1] ),
	.A(\blkinst/cluster8/FE_PHN1402_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1383_cfg_d_80  (
	.Y(\blkinst/cluster8/cfg_d[80] ),
	.A(\blkinst/cluster8/FE_PHN1383_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1369_cfg_d_73  (
	.Y(\blkinst/cluster8/cfg_d[73] ),
	.A(\blkinst/cluster8/FE_PHN1369_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1364_cfg_d_75  (
	.Y(\blkinst/cluster8/cfg_d[75] ),
	.A(\blkinst/cluster8/FE_PHN1364_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1363_cfg_d_72  (
	.Y(\blkinst/cluster8/cfg_d[72] ),
	.A(\blkinst/cluster8/FE_PHN1363_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1349_cfg_d_40  (
	.Y(\blkinst/cluster8/FE_PHN1349_cfg_d_40 ),
	.A(\blkinst/cluster8/FE_PHN974_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1335_n_173  (
	.Y(\blkinst/cluster8/n_173 ),
	.A(\blkinst/cluster8/FE_PHN1335_n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1334_cluster7__cfg_o_0  (
	.Y(\blkinst/cluster8/FE_PHN1334_cluster7__cfg_o_0 ),
	.A(\blkinst/cluster8/FE_PHN337_cluster7__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1323_cfg_d_81  (
	.Y(\blkinst/cluster8/FE_PHN329_cfg_d_81 ),
	.A(\blkinst/cluster8/FE_PHN1323_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1297_cfg_d_60  (
	.Y(\blkinst/cluster8/FE_PHN1297_cfg_d_60 ),
	.A(\blkinst/cluster8/FE_PHN637_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1284_internal_lut5_1  (
	.Y(\blkinst/cluster8/FE_PHN1284_internal_lut5_1 ),
	.A(\blkinst/cluster8/FE_PHN2203_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1269_cfg_d_78  (
	.Y(\blkinst/cluster8/FE_PHN1269_cfg_d_78 ),
	.A(\blkinst/cluster8/FE_PHN446_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1268_cluster8__cfg_o_0  (
	.Y(\blkinst/cluster8/FE_PHN330_cluster8__cfg_o_0 ),
	.A(\blkinst/cluster8/FE_PHN1268_cluster8__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1264_cfg_d_2  (
	.Y(\blkinst/cluster8/FE_PHN1264_cfg_d_2 ),
	.A(\blkinst/cluster8/FE_PHN384_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1260_cfg_d_38  (
	.Y(\blkinst/cluster8/FE_PHN1260_cfg_d_38 ),
	.A(\blkinst/cluster8/FE_PHN573_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1259_n_165  (
	.Y(\blkinst/cluster8/n_165 ),
	.A(\blkinst/cluster8/FE_PHN1259_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1233_cfg_d_0  (
	.Y(\blkinst/cluster8/cfg_d[0] ),
	.A(\blkinst/cluster8/FE_PHN1233_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1150_cfg_d_0  (
	.Y(\blkinst/cluster8/FE_PHN1150_cfg_d_0 ),
	.A(\blkinst/cluster8/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1136_cfg_d_16  (
	.Y(\blkinst/cluster8/FE_PHN1136_cfg_d_16 ),
	.A(\blkinst/cluster8/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1135_cfg_d_18  (
	.Y(\blkinst/cluster8/FE_PHN1135_cfg_d_18 ),
	.A(\blkinst/cluster8/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1121_cfg_d_80  (
	.Y(\blkinst/cluster8/FE_PHN1121_cfg_d_80 ),
	.A(\blkinst/cluster8/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1100_cfg_d_58  (
	.Y(\blkinst/cluster8/FE_PHN1100_cfg_d_58 ),
	.A(\blkinst/cluster8/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1098_cfg_d_22  (
	.Y(\blkinst/cluster8/FE_PHN1098_cfg_d_22 ),
	.A(\blkinst/cluster8/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1097_cfg_d_24  (
	.Y(\blkinst/cluster8/FE_PHN1097_cfg_d_24 ),
	.A(\blkinst/cluster8/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1096_cfg_d_28  (
	.Y(\blkinst/cluster8/FE_PHN1096_cfg_d_28 ),
	.A(\blkinst/cluster8/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1095_cfg_d_32  (
	.Y(\blkinst/cluster8/FE_PHN1095_cfg_d_32 ),
	.A(\blkinst/cluster8/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1072_cfg_d_42  (
	.Y(\blkinst/cluster8/FE_PHN1072_cfg_d_42 ),
	.A(\blkinst/cluster8/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1065_cfg_d_49  (
	.Y(\blkinst/cluster8/FE_PHN1065_cfg_d_49 ),
	.A(\blkinst/cluster8/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1064_cfg_d_53  (
	.Y(\blkinst/cluster8/FE_PHN1064_cfg_d_53 ),
	.A(\blkinst/cluster8/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1058_cfg_d_15  (
	.Y(\blkinst/cluster8/FE_PHN1058_cfg_d_15 ),
	.A(\blkinst/cluster8/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC1009_cfg_d_68  (
	.Y(\blkinst/cluster8/FE_PHN1009_cfg_d_68 ),
	.A(\blkinst/cluster8/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC976_cfg_d_59  (
	.Y(\blkinst/cluster8/FE_PHN976_cfg_d_59 ),
	.A(\blkinst/cluster8/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC975_cfg_d_31  (
	.Y(\blkinst/cluster8/FE_PHN975_cfg_d_31 ),
	.A(\blkinst/cluster8/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC974_cfg_d_40  (
	.Y(\blkinst/cluster8/FE_PHN974_cfg_d_40 ),
	.A(\blkinst/cluster8/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC973_cfg_d_27  (
	.Y(\blkinst/cluster8/FE_PHN973_cfg_d_27 ),
	.A(\blkinst/cluster8/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC971_cfg_d_34  (
	.Y(\blkinst/cluster8/FE_PHN971_cfg_d_34 ),
	.A(\blkinst/cluster8/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC970_internal_lut5_1  (
	.Y(\blkinst/cluster8/FE_PHN970_internal_lut5_1 ),
	.A(\blkinst/cluster8/FE_PHN1284_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC927_cfg_d_43  (
	.Y(\blkinst/cluster8/FE_PHN927_cfg_d_43 ),
	.A(\blkinst/cluster8/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC926_cfg_d_45  (
	.Y(\blkinst/cluster8/FE_PHN926_cfg_d_45 ),
	.A(\blkinst/cluster8/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC924_cfg_d_46  (
	.Y(\blkinst/cluster8/FE_PHN924_cfg_d_46 ),
	.A(\blkinst/cluster8/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC902_cfg_d_9  (
	.Y(\blkinst/cluster8/FE_PHN902_cfg_d_9 ),
	.A(\blkinst/cluster8/FE_PHN1542_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC901_cfg_d_11  (
	.Y(\blkinst/cluster8/FE_PHN901_cfg_d_11 ),
	.A(\blkinst/cluster8/FE_PHN1536_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC900_cfg_d_14  (
	.Y(\blkinst/cluster8/FE_PHN900_cfg_d_14 ),
	.A(\blkinst/cluster8/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC899_cfg_d_73  (
	.Y(\blkinst/cluster8/FE_PHN899_cfg_d_73 ),
	.A(\blkinst/cluster8/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC852_cfg_d_69  (
	.Y(\blkinst/cluster8/FE_PHN852_cfg_d_69 ),
	.A(\blkinst/cluster8/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC826_cfg_d_77  (
	.Y(\blkinst/cluster8/FE_PHN826_cfg_d_77 ),
	.A(\blkinst/cluster8/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC801_cfg_d_57  (
	.Y(\blkinst/cluster8/FE_PHN801_cfg_d_57 ),
	.A(\blkinst/cluster8/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC800_cfg_d_5  (
	.Y(\blkinst/cluster8/FE_PHN800_cfg_d_5 ),
	.A(\blkinst/cluster8/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC799_cfg_d_21  (
	.Y(\blkinst/cluster8/FE_PHN799_cfg_d_21 ),
	.A(\blkinst/cluster8/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC798_cfg_d_23  (
	.Y(\blkinst/cluster8/FE_PHN798_cfg_d_23 ),
	.A(\blkinst/cluster8/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC797_cfg_d_36  (
	.Y(\blkinst/cluster8/FE_PHN797_cfg_d_36 ),
	.A(\blkinst/cluster8/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC796_cfg_d_62  (
	.Y(\blkinst/cluster8/FE_PHN796_cfg_d_62 ),
	.A(\blkinst/cluster8/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC794_cfg_d_3  (
	.Y(\blkinst/cluster8/FE_PHN794_cfg_d_3 ),
	.A(\blkinst/cluster8/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC793_cfg_d_29  (
	.Y(\blkinst/cluster8/FE_PHN793_cfg_d_29 ),
	.A(\blkinst/cluster8/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC792_cfg_d_30  (
	.Y(\blkinst/cluster8/FE_PHN792_cfg_d_30 ),
	.A(\blkinst/cluster8/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC752_cfg_d_48  (
	.Y(\blkinst/cluster8/FE_PHN752_cfg_d_48 ),
	.A(\blkinst/cluster8/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC751_cfg_d_50  (
	.Y(\blkinst/cluster8/FE_PHN751_cfg_d_50 ),
	.A(\blkinst/cluster8/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC750_cfg_d_52  (
	.Y(\blkinst/cluster8/FE_PHN750_cfg_d_52 ),
	.A(\blkinst/cluster8/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC749_cfg_d_54  (
	.Y(\blkinst/cluster8/FE_PHN749_cfg_d_54 ),
	.A(\blkinst/cluster8/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC748_cfg_d_56  (
	.Y(\blkinst/cluster8/FE_PHN748_cfg_d_56 ),
	.A(\blkinst/cluster8/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC724_cfg_d_7  (
	.Y(\blkinst/cluster8/FE_PHN724_cfg_d_7 ),
	.A(\blkinst/cluster8/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC723_cfg_d_8  (
	.Y(\blkinst/cluster8/FE_PHN723_cfg_d_8 ),
	.A(\blkinst/cluster8/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC722_cfg_d_13  (
	.Y(\blkinst/cluster8/FE_PHN722_cfg_d_13 ),
	.A(\blkinst/cluster8/FE_PHN1543_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC721_cfg_d_17  (
	.Y(\blkinst/cluster8/FE_PHN721_cfg_d_17 ),
	.A(\blkinst/cluster8/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC671_cfg_d_72  (
	.Y(\blkinst/cluster8/FE_PHN671_cfg_d_72 ),
	.A(\blkinst/cluster8/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC665_cfg_d_1  (
	.Y(\blkinst/cluster8/FE_PHN665_cfg_d_1 ),
	.A(\blkinst/cluster8/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC660_cfg_d_61  (
	.Y(\blkinst/cluster8/FE_PHN660_cfg_d_61 ),
	.A(\blkinst/cluster8/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC659_cfg_d_75  (
	.Y(\blkinst/cluster8/FE_PHN659_cfg_d_75 ),
	.A(\blkinst/cluster8/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC657_cfg_d_25  (
	.Y(\blkinst/cluster8/FE_PHN657_cfg_d_25 ),
	.A(\blkinst/cluster8/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC655_cfg_d_79  (
	.Y(\blkinst/cluster8/FE_PHN655_cfg_d_79 ),
	.A(\blkinst/cluster8/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC637_cfg_d_60  (
	.Y(\blkinst/cluster8/FE_PHN637_cfg_d_60 ),
	.A(\blkinst/cluster8/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC623_cfg_d_4  (
	.Y(\blkinst/cluster8/FE_PHN623_cfg_d_4 ),
	.A(\blkinst/cluster8/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC622_cfg_d_19  (
	.Y(\blkinst/cluster8/FE_PHN622_cfg_d_19 ),
	.A(\blkinst/cluster8/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC599_n_165  (
	.Y(\blkinst/cluster8/FE_PHN599_n_165 ),
	.A(\blkinst/cluster8/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC578_cfg_d_65  (
	.Y(\blkinst/cluster8/FE_PHN578_cfg_d_65 ),
	.A(\blkinst/cluster8/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC577_cfg_d_66  (
	.Y(\blkinst/cluster8/FE_PHN577_cfg_d_66 ),
	.A(\blkinst/cluster8/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC575_cfg_d_26  (
	.Y(\blkinst/cluster8/FE_PHN575_cfg_d_26 ),
	.A(\blkinst/cluster8/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC574_cfg_d_37  (
	.Y(\blkinst/cluster8/FE_PHN574_cfg_d_37 ),
	.A(\blkinst/cluster8/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC573_cfg_d_38  (
	.Y(\blkinst/cluster8/FE_PHN573_cfg_d_38 ),
	.A(\blkinst/cluster8/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC551_cfg_d_55  (
	.Y(\blkinst/cluster8/FE_PHN551_cfg_d_55 ),
	.A(\blkinst/cluster8/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC550_cfg_d_47  (
	.Y(\blkinst/cluster8/FE_PHN550_cfg_d_47 ),
	.A(\blkinst/cluster8/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC543_cfg_d_20  (
	.Y(\blkinst/cluster8/FE_PHN543_cfg_d_20 ),
	.A(\blkinst/cluster8/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC500_cfg_d_41  (
	.Y(\blkinst/cluster8/FE_PHN500_cfg_d_41 ),
	.A(\blkinst/cluster8/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC499_cfg_d_74  (
	.Y(\blkinst/cluster8/FE_PHN499_cfg_d_74 ),
	.A(\blkinst/cluster8/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC498_cfg_d_39  (
	.Y(\blkinst/cluster8/FE_PHN498_cfg_d_39 ),
	.A(\blkinst/cluster8/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC485_cfg_d_51  (
	.Y(\blkinst/cluster8/FE_PHN485_cfg_d_51 ),
	.A(\blkinst/cluster8/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC482_cfg_d_12  (
	.Y(\blkinst/cluster8/FE_PHN482_cfg_d_12 ),
	.A(\blkinst/cluster8/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC466_cfg_d_76  (
	.Y(\blkinst/cluster8/FE_PHN466_cfg_d_76 ),
	.A(\blkinst/cluster8/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC451_cfg_d_64  (
	.Y(\blkinst/cluster8/FE_PHN451_cfg_d_64 ),
	.A(\blkinst/cluster8/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC450_cfg_d_67  (
	.Y(\blkinst/cluster8/FE_PHN450_cfg_d_67 ),
	.A(\blkinst/cluster8/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC449_cfg_d_33  (
	.Y(\blkinst/cluster8/FE_PHN449_cfg_d_33 ),
	.A(\blkinst/cluster8/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC448_cfg_d_63  (
	.Y(\blkinst/cluster8/FE_PHN448_cfg_d_63 ),
	.A(\blkinst/cluster8/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC446_cfg_d_78  (
	.Y(\blkinst/cluster8/FE_PHN446_cfg_d_78 ),
	.A(\blkinst/cluster8/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC432_cfg_d_10  (
	.Y(\blkinst/cluster8/FE_PHN432_cfg_d_10 ),
	.A(\blkinst/cluster8/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC415_cfg_d_6  (
	.Y(\blkinst/cluster8/FE_PHN415_cfg_d_6 ),
	.A(\blkinst/cluster8/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC405_cfg_d_44  (
	.Y(\blkinst/cluster8/FE_PHN405_cfg_d_44 ),
	.A(\blkinst/cluster8/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC384_cfg_d_2  (
	.Y(\blkinst/cluster8/FE_PHN384_cfg_d_2 ),
	.A(\blkinst/cluster8/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC352_n_146  (
	.Y(\blkinst/cluster8/FE_PHN352_n_146 ),
	.A(\blkinst/cluster8/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC337_cluster7__cfg_o_0  (
	.Y(\blkinst/cluster8/FE_PHN337_cluster7__cfg_o_0 ),
	.A(\blkinst/cluster7__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC330_cluster8__cfg_o_0  (
	.Y(\blkinst/cluster8__cfg_o[0] ),
	.A(\blkinst/cluster8/FE_PHN330_cluster8__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/FE_PHC329_cfg_d_81  (
	.Y(\blkinst/cluster8/cfg_d[81] ),
	.A(\blkinst/cluster8/FE_PHN329_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster8/FE_OCPC278_cluster8__cout_0  (
	.Y(\blkinst/cluster8/FE_OCPN278_cluster8__cout_0 ),
	.A(\blkinst/cluster8__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/FE_DBTC5_ffb  (
	.Y(\blkinst/cluster8/FE_DBTN5_ffb ),
	.A(\blkinst/cluster8/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster8/CLKGATE_RC_CG_HIER_INST22/FE_PHC1155_n_173  (
	.Y(\blkinst/cluster8/CLKGATE_RC_CG_HIER_INST22/FE_PHN1155_n_173 ),
	.A(\blkinst/cluster8/n_173 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster8/CLKGATE_RC_CG_HIER_INST22/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster8/CLKGATE_RC_CG_HIER_INST22/FE_PHN1155_n_173 ),
	.SE(\blkinst/cluster8/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[0]  (
	.Q(\blkinst/cluster8/FE_PHN2609_cfg_d_0 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2122_cluster7__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[1]  (
	.Q(\blkinst/cluster8/FE_PHN1402_cfg_d_1 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1150_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[2]  (
	.Q(\blkinst/cluster8/cfg_d[2] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2627_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[3]  (
	.Q(\blkinst/cluster8/FE_PHN1541_cfg_d_3 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2262_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[4]  (
	.Q(\blkinst/cluster8/FE_PHN1525_cfg_d_4 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2513_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[5]  (
	.Q(\blkinst/cluster8/FE_PHN1522_cfg_d_5 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2407_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[6]  (
	.Q(\blkinst/cluster8/FE_PHN1520_cfg_d_6 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2358_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[7]  (
	.Q(\blkinst/cluster8/FE_PHN1524_cfg_d_7 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2310_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[8]  (
	.Q(\blkinst/cluster8/FE_PHN1515_cfg_d_8 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2464_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[9]  (
	.Q(\blkinst/cluster8/cfg_d[9] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2520_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[10]  (
	.Q(\blkinst/cluster8/FE_PHN1548_cfg_d_10 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN902_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[11]  (
	.Q(\blkinst/cluster8/cfg_d[11] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2245_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[12]  (
	.Q(\blkinst/cluster8/FE_PHN2756_cfg_d_12 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN901_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[13]  (
	.Q(\blkinst/cluster8/cfg_d[13] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN482_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[14]  (
	.Q(\blkinst/cluster8/FE_PHN2747_cfg_d_14 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN722_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[15]  (
	.Q(\blkinst/cluster8/FE_PHN1540_cfg_d_15 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN900_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[16]  (
	.Q(\blkinst/cluster8/FE_PHN2776_cfg_d_16 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2492_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[17]  (
	.Q(\blkinst/cluster8/FE_PHN1535_cfg_d_17 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1136_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[18]  (
	.Q(\blkinst/cluster8/FE_PHN2739_cfg_d_18 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2477_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[19]  (
	.Q(\blkinst/cluster8/FE_PHN1534_cfg_d_19 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1135_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[20]  (
	.Q(\blkinst/cluster8/FE_PHN1521_cfg_d_20 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2493_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[21]  (
	.Q(\blkinst/cluster8/FE_PHN2752_cfg_d_21 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2293_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[22]  (
	.Q(\blkinst/cluster8/FE_PHN1526_cfg_d_22 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN799_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[23]  (
	.Q(\blkinst/cluster8/FE_PHN2765_cfg_d_23 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2521_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[24]  (
	.Q(\blkinst/cluster8/FE_PHN1549_cfg_d_24 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN798_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[25]  (
	.Q(\blkinst/cluster8/FE_PHN2763_cfg_d_25 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2167_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[26]  (
	.Q(\blkinst/cluster8/FE_PHN1519_cfg_d_26 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN657_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[27]  (
	.Q(\blkinst/cluster8/FE_PHN2762_cfg_d_27 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2418_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[28]  (
	.Q(\blkinst/cluster8/FE_PHN1532_cfg_d_28 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN973_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[29]  (
	.Q(\blkinst/cluster8/FE_PHN2770_cfg_d_29 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2462_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[30]  (
	.Q(\blkinst/cluster8/FE_PHN1544_cfg_d_30 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN793_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[31]  (
	.Q(\blkinst/cluster8/FE_PHN2748_cfg_d_31 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2411_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[32]  (
	.Q(\blkinst/cluster8/FE_PHN1531_cfg_d_32 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN975_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[33]  (
	.Q(\blkinst/cluster8/FE_PHN1516_cfg_d_33 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2575_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[34]  (
	.Q(\blkinst/cluster8/FE_PHN1537_cfg_d_34 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2547_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[35]  (
	.Q(\blkinst/cluster8/internal_lut5[1] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2512_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[36]  (
	.Q(\blkinst/cluster8/FE_PHN1632_cfg_d_36 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN970_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[37]  (
	.Q(\blkinst/cluster8/FE_PHN1610_cfg_d_37 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2504_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[38]  (
	.Q(\blkinst/cluster8/FE_PHN2771_cfg_d_38 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2587_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[39]  (
	.Q(\blkinst/cluster8/FE_PHN1635_cfg_d_39 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1260_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[40]  (
	.Q(\blkinst/cluster8/FE_PHN2761_cfg_d_40 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2563_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[41]  (
	.Q(\blkinst/cluster8/FE_PHN1612_cfg_d_41 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1349_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[42]  (
	.Q(\blkinst/cluster8/FE_PHN1604_cfg_d_42 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2588_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[43]  (
	.Q(\blkinst/cluster8/FE_PHN1639_cfg_d_43 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2456_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[44]  (
	.Q(\blkinst/cluster8/FE_PHN1605_cfg_d_44 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2381_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[45]  (
	.Q(\blkinst/cluster8/FE_PHN1633_cfg_d_45 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2412_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[46]  (
	.Q(\blkinst/cluster8/FE_PHN1617_cfg_d_46 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2380_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[47]  (
	.Q(\blkinst/cluster8/FE_PHN1641_cfg_d_47 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2313_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[48]  (
	.Q(\blkinst/cluster8/FE_PHN1630_cfg_d_48 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2497_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[49]  (
	.Q(\blkinst/cluster8/FE_PHN1644_cfg_d_49 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2393_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[50]  (
	.Q(\blkinst/cluster8/FE_PHN1624_cfg_d_50 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2416_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[51]  (
	.Q(\blkinst/cluster8/FE_PHN2788_cfg_d_51 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2469_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[52]  (
	.Q(\blkinst/cluster8/FE_PHN1613_cfg_d_52 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN485_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[53]  (
	.Q(\blkinst/cluster8/FE_PHN1655_cfg_d_53 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2533_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[54]  (
	.Q(\blkinst/cluster8/FE_PHN1592_cfg_d_54 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2155_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[55]  (
	.Q(\blkinst/cluster8/FE_PHN1631_cfg_d_55 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2566_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[56]  (
	.Q(\blkinst/cluster8/FE_PHN1607_cfg_d_56 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2531_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[57]  (
	.Q(\blkinst/cluster8/FE_PHN1608_cfg_d_57 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2507_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[58]  (
	.Q(\blkinst/cluster8/FE_PHN1652_cfg_d_58 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2580_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[59]  (
	.Q(\blkinst/cluster8/FE_PHN2791_cfg_d_59 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2237_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[60]  (
	.Q(\blkinst/cluster8/FE_PHN2767_cfg_d_60 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN976_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[61]  (
	.Q(\blkinst/cluster8/FE_PHN1650_cfg_d_61 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN1297_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[62]  (
	.Q(\blkinst/cluster8/FE_PHN2793_cfg_d_62 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2231_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[63]  (
	.Q(\blkinst/cluster8/FE_PHN1594_cfg_d_63 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN796_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[64]  (
	.Q(\blkinst/cluster8/FE_PHN1599_cfg_d_64 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2350_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[65]  (
	.Q(\blkinst/cluster8/FE_PHN1651_cfg_d_65 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2544_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[66]  (
	.Q(\blkinst/cluster8/FE_PHN2806_cfg_d_66 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2236_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[67]  (
	.Q(\blkinst/cluster8/FE_PHN1647_cfg_d_67 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN577_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[68]  (
	.Q(\blkinst/cluster8/FE_PHN1490_cfg_d_68 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2218_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[69]  (
	.Q(\blkinst/cluster8/FE_PHN1481_cfg_d_69 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2288_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[70]  (
	.Q(\blkinst/cluster8/cfg_d[70] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2723_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[71]  (
	.QN(\blkinst/cluster8/FE_PHN3082_cfg_d_71 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN352_n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \blkinst/cluster8/cfg_d_reg[72]  (
	.Q(\blkinst/cluster8/FE_PHN1363_cfg_d_72 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN3097_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[73]  (
	.Q(\blkinst/cluster8/FE_PHN1369_cfg_d_73 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN671_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[74]  (
	.Q(\blkinst/cluster8/FE_PHN1412_cfg_d_74 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2502_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[75]  (
	.Q(\blkinst/cluster8/FE_PHN1364_cfg_d_75 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2574_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[76]  (
	.Q(\blkinst/cluster8/FE_PHN1486_cfg_d_76 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2460_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[77]  (
	.Q(\blkinst/cluster8/FE_PHN1407_cfg_d_77 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2337_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[78]  (
	.Q(\blkinst/cluster8/cfg_d[78] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2368_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[79]  (
	.Q(\blkinst/cluster8/FE_PHN1415_cfg_d_79 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2634_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[80]  (
	.Q(\blkinst/cluster8/FE_PHN1383_cfg_d_80 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2552_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[81]  (
	.Q(\blkinst/cluster8/FE_PHN2655_cfg_d_81 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN2348_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[82]  (
	.Q(\blkinst/cluster8/cfg_d[82] ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster8/cfg_d_reg[83]  (
	.QN(\blkinst/cluster8/FE_PHN2267_cluster8__cfg_o_0 ),
	.CLK(\blkinst/cluster8/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8/FE_PHN599_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster8/g2928  (
	.Y(blkinst__ob8[0]),
	.A(\blkinst/cluster8/n_170 ),
	.B(\blkinst/cluster8/n_169 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster8/g2929  (
	.Y(\blkinst/cluster8/n_170 ),
	.A1(\blkinst/cluster8/cfg_d[82] ),
	.A2(\blkinst/cluster8/FE_DBTN5_ffb ),
	.B(\blkinst/cluster8/n_167 ),
	.C(\blkinst/cluster8/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster8/g2930  (
	.Y(\blkinst/cluster8/n_169 ),
	.A1(\blkinst/cluster8/cfg_d[82] ),
	.A2(\blkinst/cluster8/n_188 ),
	.B(\blkinst/cluster8/n_166 ),
	.C(\blkinst/cluster8__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster8/g2931  (
	.Y(\blkinst/cluster8/n_168 ),
	.A(\blkinst/cluster8__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster8/g2932  (
	.Y(\blkinst/cluster8/n_167 ),
	.A(\blkinst/cluster8/cfg_d[82] ),
	.B(\blkinst/cluster8/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster8/g2934  (
	.Y(blkinst__oa8[0]),
	.A(\blkinst/cluster8/n_164 ),
	.B(\blkinst/cluster8/n_163 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp33_ASAP7_75t_SRAM \blkinst/cluster8/g2935  (
	.Y(\blkinst/cluster8/n_166 ),
	.A(\blkinst/cluster8/cfg_d[82] ),
	.B(\blkinst/cluster8/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2936  (
	.Y(\blkinst/cluster8/FE_PHN2361_n_165 ),
	.A(\blkinst/cluster8/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster8/g2938  (
	.Y(\blkinst/cluster8/n_164 ),
	.A(\blkinst/cluster8/cfg_d[81] ),
	.B(\blkinst/cluster8/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp33_ASAP7_75t_SRAM \blkinst/cluster8/g2939  (
	.Y(\blkinst/cluster8/n_163 ),
	.A(\blkinst/cluster8/cfg_d[81] ),
	.B(\blkinst/cluster8/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \blkinst/cluster8/g2943  (
	.Y(\blkinst/cluster8__cout[0] ),
	.A(\blkinst/cluster8/n_161 ),
	.B(\blkinst/cluster8/n_159 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2x1_ASAP7_75t_SL \blkinst/cluster8/g2944  (
	.Y(\blkinst/cluster8/s ),
	.A(\blkinst/cluster8/n_158 ),
	.B(\blkinst/cluster8/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster8/g2946  (
	.Y(\blkinst/cluster8/n_161 ),
	.A(\blkinst/cluster8/n_160 ),
	.B(\blkinst/cluster8/n_153 ),
	.C(\blkinst/cluster8/n_144 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2947  (
	.Y(\blkinst/cluster8/n_160 ),
	.A(\blkinst/cluster8/n_156 ),
	.B(\blkinst/cluster8/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster8/g2949  (
	.Y(\blkinst/cluster8/n_159 ),
	.A(\blkinst/cluster7__cout[0] ),
	.B(\blkinst/cluster8/n_155 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster8/g2950  (
	.Y(\blkinst/cluster8/n_158 ),
	.A(\blkinst/cluster8/n_157 ),
	.B(\blkinst/cluster8/n_148 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster8/g2952  (
	.Y(\blkinst/cluster8/n_157 ),
	.A(\blkinst/cluster8/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g2953  (
	.Y(\blkinst/cluster8/n_155 ),
	.A(\blkinst/cluster8/cfg_d[70] ),
	.B(\blkinst/cluster8/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2954  (
	.Y(\blkinst/cluster8/n_156 ),
	.A1(\blkinst/cluster8/cfg_d[69] ),
	.A2(FE_DBTN34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0),
	.B(\blkinst/cluster8/n_152 ),
	.C(\blkinst/cluster8/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2956  (
	.Y(\blkinst/cluster8/internal_lut6 ),
	.A(\blkinst/cluster8/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \blkinst/cluster8/g2957  (
	.Y(\blkinst/cluster8/n_154 ),
	.A(\blkinst/cluster8/n_143 ),
	.B(\blkinst/cluster8/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2958  (
	.Y(\blkinst/cluster8/n_153 ),
	.A(\blkinst/cluster8/cfg_d[68] ),
	.B(\blkinst/cluster8/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2960  (
	.Y(\blkinst/cluster8/n_152 ),
	.A(\blkinst/cluster8/cfg_d[69] ),
	.B(\blkinst/cluster8/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g2961  (
	.Y(\blkinst/cluster8/n_151 ),
	.A(\blkinst/cluster8/n_141 ),
	.B(\blkinst/cluster8/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2963  (
	.Y(\blkinst/cluster8/n_172 ),
	.A(\blkinst/cluster8/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g2964  (
	.Y(\blkinst/cluster8/n_150 ),
	.A(\blkinst/cluster8/n_149 ),
	.B(\blkinst/cluster8/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2966  (
	.Y(\blkinst/cluster8/n_149 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.A2(\blkinst/cluster8/n_121 ),
	.B(\blkinst/cluster8/n_147 ),
	.C(\blkinst/cluster8/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \blkinst/cluster8/g2969  (
	.Y(\blkinst/cluster8/n_148 ),
	.A(\blkinst/cluster8/n_146 ),
	.B(\blkinst/FE_OCPN164_cluster7__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2970  (
	.Y(\blkinst/cluster8/n_147 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.B(\blkinst/cluster8/n_145 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2971  (
	.Y(\blkinst/cluster8/FE_PHN1477_n_146 ),
	.A(\blkinst/cluster8/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster8/g2973  (
	.Y(\blkinst/cluster8/n_145 ),
	.A(\blkinst/cluster8/n_139 ),
	.B(\blkinst/cluster8/n_130 ),
	.C(\blkinst/cluster8/n_138 ),
	.D(\blkinst/cluster8/n_140 ),
	.E(\blkinst/cluster8/n_133 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster8/g2975  (
	.Y(\blkinst/cluster8/n_144 ),
	.A(\blkinst/cluster8/cfg_d[68] ),
	.B(FE_DBTN34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2976  (
	.Y(\blkinst/cluster8/n_143 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.A2(\blkinst/cluster8/n_98 ),
	.B(\blkinst/cluster8/n_104 ),
	.C(\blkinst/cluster8/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2978  (
	.Y(\blkinst/cluster8/n_142 ),
	.A(\blkinst/cluster8/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2979  (
	.Y(\blkinst/cluster8/n_141 ),
	.A(\blkinst/cluster8/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia8[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2981  (
	.Y(\blkinst/cluster8/n_140 ),
	.A(\blkinst/cluster8/cfg_d[66] ),
	.B(\blkinst/cluster8/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g2982  (
	.Y(\blkinst/cluster8/n_139 ),
	.A(\blkinst/cluster8/n_129 ),
	.B(\blkinst/cluster8/n_132 ),
	.C(\blkinst/cluster8/n_137 ),
	.D(\blkinst/cluster8/n_135 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2984  (
	.Y(\blkinst/cluster8/n_138 ),
	.A(\blkinst/cluster8/cfg_d[65] ),
	.B(\blkinst/cluster8/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2986  (
	.Y(\blkinst/cluster8/n_137 ),
	.A(\blkinst/cluster8/cfg_d[64] ),
	.B(\blkinst/cluster8/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2987  (
	.Y(\blkinst/cluster8/n_136 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.A2(\blkinst/cluster8/n_111 ),
	.B(\blkinst/cluster8/n_134 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2989  (
	.Y(\blkinst/cluster8/n_135 ),
	.A(\blkinst/cluster8/cfg_d[63] ),
	.B(\blkinst/cluster8/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2991  (
	.Y(\blkinst/cluster8/n_134 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.B(\blkinst/cluster8/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2992  (
	.Y(\blkinst/cluster8/n_133 ),
	.A(\blkinst/cluster8/cfg_d[62] ),
	.B(\blkinst/cluster8/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2994  (
	.Y(\blkinst/cluster8/n_132 ),
	.A(\blkinst/cluster8/cfg_d[61] ),
	.B(\blkinst/cluster8/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster8/g2995  (
	.Y(\blkinst/cluster8/n_131 ),
	.A(\blkinst/cluster8/n_127 ),
	.B(\blkinst/cluster8/n_120 ),
	.C(\blkinst/cluster8/n_126 ),
	.D(\blkinst/cluster8/n_128 ),
	.E(\blkinst/cluster8/n_123 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2997  (
	.Y(\blkinst/cluster8/n_130 ),
	.A(\blkinst/cluster8/cfg_d[60] ),
	.B(\blkinst/cluster8/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2999  (
	.Y(\blkinst/cluster8/n_129 ),
	.A(\blkinst/cluster8/cfg_d[59] ),
	.B(\blkinst/cluster8/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3001  (
	.Y(\blkinst/cluster8/n_128 ),
	.A(\blkinst/cluster8/cfg_d[58] ),
	.B(\blkinst/cluster8/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3002  (
	.Y(\blkinst/cluster8/n_127 ),
	.A(\blkinst/cluster8/n_119 ),
	.B(\blkinst/cluster8/n_122 ),
	.C(\blkinst/cluster8/n_125 ),
	.D(\blkinst/cluster8/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3004  (
	.Y(\blkinst/cluster8/n_126 ),
	.A(\blkinst/cluster8/cfg_d[57] ),
	.B(\blkinst/cluster8/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3006  (
	.Y(\blkinst/cluster8/n_125 ),
	.A(\blkinst/cluster8/cfg_d[56] ),
	.B(\blkinst/cluster8/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3008  (
	.Y(\blkinst/cluster8/n_124 ),
	.A(\blkinst/cluster8/cfg_d[55] ),
	.B(\blkinst/cluster8/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3010  (
	.Y(\blkinst/cluster8/n_123 ),
	.A(\blkinst/cluster8/cfg_d[54] ),
	.B(\blkinst/cluster8/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3012  (
	.Y(\blkinst/cluster8/n_122 ),
	.A(\blkinst/cluster8/cfg_d[53] ),
	.B(\blkinst/cluster8/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster8/g3013  (
	.Y(\blkinst/cluster8/n_121 ),
	.A(\blkinst/cluster8/n_118 ),
	.B(\blkinst/cluster8/n_110 ),
	.C(\blkinst/cluster8/n_112 ),
	.D(\blkinst/cluster8/n_117 ),
	.E(\blkinst/cluster8/n_113 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3015  (
	.Y(\blkinst/cluster8/n_120 ),
	.A(\blkinst/cluster8/cfg_d[52] ),
	.B(\blkinst/cluster8/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3017  (
	.Y(\blkinst/cluster8/n_119 ),
	.A(\blkinst/cluster8/cfg_d[51] ),
	.B(\blkinst/cluster8/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3018  (
	.Y(\blkinst/cluster8/n_118 ),
	.A(\blkinst/cluster8/n_108 ),
	.B(\blkinst/cluster8/n_116 ),
	.C(\blkinst/cluster8/n_115 ),
	.D(\blkinst/cluster8/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3020  (
	.Y(\blkinst/cluster8/n_117 ),
	.A(\blkinst/cluster8/cfg_d[50] ),
	.B(\blkinst/cluster8/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3022  (
	.Y(\blkinst/cluster8/n_116 ),
	.A(\blkinst/cluster8/cfg_d[49] ),
	.B(\blkinst/cluster8/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3024  (
	.Y(\blkinst/cluster8/n_115 ),
	.A(\blkinst/cluster8/cfg_d[48] ),
	.B(\blkinst/cluster8/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3026  (
	.Y(\blkinst/cluster8/n_114 ),
	.A(\blkinst/cluster8/cfg_d[47] ),
	.B(\blkinst/cluster8/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3028  (
	.Y(\blkinst/cluster8/n_113 ),
	.A(\blkinst/cluster8/cfg_d[46] ),
	.B(\blkinst/cluster8/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3030  (
	.Y(\blkinst/cluster8/n_112 ),
	.A(\blkinst/cluster8/cfg_d[45] ),
	.B(\blkinst/cluster8/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster8/g3031  (
	.Y(\blkinst/cluster8/n_111 ),
	.A(\blkinst/cluster8/n_109 ),
	.B(\blkinst/cluster8/n_99 ),
	.C(\blkinst/cluster8/n_103 ),
	.D(\blkinst/cluster8/n_106 ),
	.E(\blkinst/cluster8/n_101 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3033  (
	.Y(\blkinst/cluster8/n_110 ),
	.A(\blkinst/cluster8/cfg_d[44] ),
	.B(\blkinst/cluster8/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3034  (
	.Y(\blkinst/cluster8/n_109 ),
	.A(\blkinst/cluster8/n_96 ),
	.B(\blkinst/cluster8/n_105 ),
	.C(\blkinst/cluster8/n_102 ),
	.D(\blkinst/cluster8/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3036  (
	.Y(\blkinst/cluster8/n_108 ),
	.A(\blkinst/cluster8/cfg_d[43] ),
	.B(\blkinst/cluster8/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3038  (
	.Y(\blkinst/cluster8/n_107 ),
	.A(\blkinst/cluster8/cfg_d[42] ),
	.B(\blkinst/cluster8/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3040  (
	.Y(\blkinst/cluster8/n_106 ),
	.A(\blkinst/cluster8/cfg_d[41] ),
	.B(\blkinst/cluster8/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3042  (
	.Y(\blkinst/cluster8/n_105 ),
	.A(\blkinst/cluster8/cfg_d[40] ),
	.B(\blkinst/cluster8/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g3043  (
	.Y(\blkinst/cluster8/n_104 ),
	.A1(\blkinst/cluster8/n_86 ),
	.A2(\blkinst/cluster8/n_100 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.C(\blkinst/cluster8/n_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3045  (
	.Y(\blkinst/cluster8/n_103 ),
	.A(\blkinst/cluster8/cfg_d[39] ),
	.B(\blkinst/cluster8/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3047  (
	.Y(\blkinst/cluster8/n_102 ),
	.A(\blkinst/cluster8/cfg_d[38] ),
	.B(\blkinst/cluster8/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3049  (
	.Y(\blkinst/cluster8/n_101 ),
	.A(\blkinst/cluster8/cfg_d[37] ),
	.B(\blkinst/cluster8/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g3050  (
	.Y(\blkinst/cluster8/n_100 ),
	.A(\blkinst/cluster8/n_38 ),
	.B(\blkinst/cluster8/n_97 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3051  (
	.Y(\blkinst/cluster8/n_99 ),
	.A(\blkinst/cluster8/cfg_d[36] ),
	.B(\blkinst/cluster8/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g3053  (
	.Y(\blkinst/cluster8/n_98 ),
	.A(\blkinst/cluster8/n_71 ),
	.B(\blkinst/cluster8/n_95 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3054  (
	.Y(\blkinst/cluster8/n_97 ),
	.A(\blkinst/cluster8/n_89 ),
	.B(\blkinst/cluster8/n_91 ),
	.C(\blkinst/cluster8/n_93 ),
	.D(\blkinst/cluster8/n_94 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3056  (
	.Y(\blkinst/cluster8/n_96 ),
	.A(\blkinst/cluster8/internal_lut5[1] ),
	.B(\blkinst/cluster8/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g3057  (
	.Y(\blkinst/cluster8/n_95 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.A2(\blkinst/cluster8/n_79 ),
	.B(\blkinst/cluster8/n_92 ),
	.C(\blkinst/cluster8/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3059  (
	.Y(\blkinst/cluster8/n_94 ),
	.A(\blkinst/cluster8/cfg_d[34] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3061  (
	.Y(\blkinst/cluster8/n_93 ),
	.A(\blkinst/cluster8/cfg_d[33] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3062  (
	.Y(\blkinst/cluster8/n_92 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.B(\blkinst/cluster8/n_90 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3064  (
	.Y(\blkinst/cluster8/n_91 ),
	.A(\blkinst/cluster8/cfg_d[32] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster8/g3065  (
	.Y(\blkinst/cluster8/n_90 ),
	.A(\blkinst/cluster8/n_85 ),
	.B(\blkinst/cluster8/n_83 ),
	.C(\blkinst/cluster8/n_87 ),
	.D(\blkinst/cluster8/n_88 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3067  (
	.Y(\blkinst/cluster8/n_89 ),
	.A(\blkinst/cluster8/cfg_d[31] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3069  (
	.Y(\blkinst/cluster8/n_88 ),
	.A(\blkinst/cluster8/cfg_d[30] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3071  (
	.Y(\blkinst/cluster8/n_87 ),
	.A(\blkinst/cluster8/cfg_d[29] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g3072  (
	.Y(\blkinst/cluster8/n_86 ),
	.A(\blkinst/cluster8/n_37 ),
	.B(\blkinst/cluster8/n_84 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3074  (
	.Y(\blkinst/cluster8/n_85 ),
	.A(\blkinst/cluster8/cfg_d[28] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3075  (
	.Y(\blkinst/cluster8/n_84 ),
	.A(\blkinst/cluster8/n_80 ),
	.B(\blkinst/cluster8/n_78 ),
	.C(\blkinst/cluster8/n_81 ),
	.D(\blkinst/cluster8/n_82 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3077  (
	.Y(\blkinst/cluster8/n_83 ),
	.A(\blkinst/cluster8/cfg_d[27] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3079  (
	.Y(\blkinst/cluster8/n_82 ),
	.A(\blkinst/cluster8/cfg_d[26] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3081  (
	.Y(\blkinst/cluster8/n_81 ),
	.A(\blkinst/cluster8/cfg_d[25] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3083  (
	.Y(\blkinst/cluster8/n_80 ),
	.A(\blkinst/cluster8/cfg_d[24] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3084  (
	.Y(\blkinst/cluster8/n_79 ),
	.A(\blkinst/cluster8/n_74 ),
	.B(\blkinst/cluster8/n_72 ),
	.C(\blkinst/cluster8/n_75 ),
	.D(\blkinst/cluster8/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3086  (
	.Y(\blkinst/cluster8/n_78 ),
	.A(\blkinst/cluster8/cfg_d[23] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g3087  (
	.Y(\blkinst/cluster8/n_77 ),
	.A1(\blkinst/cluster8/n_38 ),
	.A2(\blkinst/cluster8/n_73 ),
	.B(\blkinst/cluster8/n_62 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3089  (
	.Y(\blkinst/cluster8/n_76 ),
	.A(\blkinst/cluster8/cfg_d[22] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3091  (
	.Y(\blkinst/cluster8/n_75 ),
	.A(\blkinst/cluster8/cfg_d[21] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3093  (
	.Y(\blkinst/cluster8/n_74 ),
	.A(\blkinst/cluster8/cfg_d[20] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3094  (
	.Y(\blkinst/cluster8/n_73 ),
	.A(\blkinst/cluster8/n_65 ),
	.B(\blkinst/cluster8/n_67 ),
	.C(\blkinst/cluster8/n_68 ),
	.D(\blkinst/cluster8/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3096  (
	.Y(\blkinst/cluster8/n_72 ),
	.A(\blkinst/cluster8/cfg_d[19] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g3097  (
	.Y(\blkinst/cluster8/n_71 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.A2(\blkinst/cluster8/n_55 ),
	.B(\blkinst/cluster8/n_69 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3099  (
	.Y(\blkinst/cluster8/n_70 ),
	.A(\blkinst/cluster8/cfg_d[18] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3101  (
	.Y(\blkinst/cluster8/n_69 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.B(\blkinst/cluster8/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3102  (
	.Y(\blkinst/cluster8/n_68 ),
	.A(\blkinst/cluster8/cfg_d[17] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3104  (
	.Y(\blkinst/cluster8/n_67 ),
	.A(\blkinst/cluster8/cfg_d[16] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster8/g3105  (
	.Y(\blkinst/cluster8/n_66 ),
	.A(\blkinst/cluster8/n_61 ),
	.B(\blkinst/cluster8/n_59 ),
	.C(\blkinst/cluster8/n_63 ),
	.D(\blkinst/cluster8/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3107  (
	.Y(\blkinst/cluster8/n_65 ),
	.A(\blkinst/cluster8/cfg_d[15] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3109  (
	.Y(\blkinst/cluster8/n_64 ),
	.A(\blkinst/cluster8/cfg_d[14] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3111  (
	.Y(\blkinst/cluster8/n_63 ),
	.A(\blkinst/cluster8/FE_PHN1543_cfg_d_13 ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster8/g3112  (
	.Y(\blkinst/cluster8/n_62 ),
	.A(\blkinst/cluster8/n_37 ),
	.B(\blkinst/cluster8/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3114  (
	.Y(\blkinst/cluster8/n_61 ),
	.A(\blkinst/cluster8/cfg_d[12] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3115  (
	.Y(\blkinst/cluster8/n_60 ),
	.A(\blkinst/cluster8/n_56 ),
	.B(\blkinst/cluster8/n_54 ),
	.C(\blkinst/cluster8/n_57 ),
	.D(\blkinst/cluster8/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3117  (
	.Y(\blkinst/cluster8/n_59 ),
	.A(\blkinst/cluster8/FE_PHN1536_cfg_d_11 ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3119  (
	.Y(\blkinst/cluster8/n_58 ),
	.A(\blkinst/cluster8/cfg_d[10] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3121  (
	.Y(\blkinst/cluster8/n_57 ),
	.A(\blkinst/cluster8/FE_PHN1542_cfg_d_9 ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3123  (
	.Y(\blkinst/cluster8/n_56 ),
	.A(\blkinst/cluster8/cfg_d[8] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster8/g3124  (
	.Y(\blkinst/cluster8/n_55 ),
	.A(\blkinst/cluster8/n_51 ),
	.B(\blkinst/cluster8/n_50 ),
	.C(\blkinst/cluster8/n_52 ),
	.D(\blkinst/cluster8/n_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3126  (
	.Y(\blkinst/cluster8/n_54 ),
	.A(\blkinst/cluster8/cfg_d[7] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3128  (
	.Y(\blkinst/cluster8/n_53 ),
	.A(\blkinst/cluster8/cfg_d[6] ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3130  (
	.Y(\blkinst/cluster8/n_52 ),
	.A(\blkinst/cluster8/cfg_d[5] ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3132  (
	.Y(\blkinst/cluster8/n_51 ),
	.A(\blkinst/cluster8/cfg_d[4] ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3134  (
	.Y(\blkinst/cluster8/n_50 ),
	.A(\blkinst/cluster8/cfg_d[3] ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3138  (
	.Y(\blkinst/cluster8/n_49 ),
	.A(\blkinst/cluster8/n_30 ),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3139  (
	.Y(\blkinst/cluster8/n_48 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3140  (
	.Y(\blkinst/cluster8/n_47 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3141  (
	.Y(\blkinst/cluster8/n_46 ),
	.A(\blkinst/cluster8/n_30 ),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3142  (
	.Y(\blkinst/cluster8/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.B(\blkinst/cluster8/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3143  (
	.Y(\blkinst/cluster8/n_44 ),
	.A(\blkinst/cluster8/n_30 ),
	.B(\blkinst/cluster8/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3144  (
	.Y(\blkinst/cluster8/n_43 ),
	.A(\blkinst/cluster8/n_30 ),
	.B(\blkinst/cluster8/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3145  (
	.Y(\blkinst/cluster8/n_42 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.B(\blkinst/cluster8/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3147  (
	.Y(\blkinst/cluster8/n_41 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[0]),
	.B(\blkinst/cluster8/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3148  (
	.Y(\blkinst/cluster8/n_40 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[1]),
	.B(\blkinst/cluster8/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3149  (
	.Y(\blkinst/cluster8/n_39 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster8/g3150  (
	.Y(\blkinst/cluster8/FE_PHN2144_n_173 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3151  (
	.Y(\blkinst/cluster8/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g3152  (
	.Y(\blkinst/cluster8/n_37 ),
	.A(\blkinst/cluster8/n_31 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster8/g3153  (
	.Y(\blkinst/cluster8/n_36 ),
	.A(\blkinst/cluster8/n_33 ),
	.B(\blkinst/cluster8/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g3155  (
	.Y(\blkinst/cluster8/n_34 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g3156  (
	.Y(\blkinst/cluster8/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster8/g3157  (
	.Y(\blkinst/cluster8/n_32 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster8/g3158  (
	.Y(\blkinst/cluster8/n_31 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \blkinst/cluster8/g3159  (
	.Y(\blkinst/cluster8/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster8/ffb_reg  (
	.QN(\blkinst/cluster8/ffb ),
	.CLK(\blkinst/cluster8/n_29 ),
	.D(\blkinst/cluster8/FE_DBTN5_ffb ),
	.SE(\blkinst/cluster8/n_23 ),
	.SI(\blkinst/cluster8/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster8/q_reg[0]  (
	.QN(blkinst__q8[0]),
	.CLK(\blkinst/cluster8/n_29 ),
	.D(\blkinst/cluster8/n_8 ),
	.SE(\blkinst/cluster8/n_24 ),
	.SI(\blkinst/cluster8/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2293  (
	.Y(\blkinst/cluster8/n_28 ),
	.A1(\blkinst/cluster8/n_20 ),
	.A2(\blkinst/cluster8/n_17 ),
	.B(\blkinst/cluster8/n_22 ),
	.C(\blkinst/cluster8/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2294  (
	.Y(\blkinst/cluster8/n_27 ),
	.A1(\blkinst/cluster8/n_19 ),
	.A2(\blkinst/cluster8/n_18 ),
	.B(\blkinst/cluster8/n_21 ),
	.C(\blkinst/cluster8/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g2295  (
	.Y(\blkinst/cluster8/n_26 ),
	.A(\blkinst/cluster8/n_4 ),
	.B(\blkinst/cluster8/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster8/g2296  (
	.Y(\blkinst/cluster8/n_25 ),
	.A(\blkinst/cluster8/n_9 ),
	.B(\blkinst/cluster8/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster8/g2297  (
	.Y(\blkinst/cluster8/n_24 ),
	.A(\blkinst/cluster8/n_21 ),
	.B(\blkinst/cluster8/n_15 ),
	.C(\blkinst/cluster8/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster8/g2298  (
	.Y(\blkinst/cluster8/n_23 ),
	.A(\blkinst/cluster8/n_22 ),
	.B(\blkinst/cluster8/n_15 ),
	.C(\blkinst/cluster8/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2299  (
	.Y(\blkinst/cluster8/n_20 ),
	.A1(\blkinst/cluster8/cfg_d[76] ),
	.A2(FE_DBTN34_cbinst_x0y0w__blkp_clb_x0y0_ib8_0),
	.B(\blkinst/cluster8/n_11 ),
	.C(\blkinst/cluster8/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2300  (
	.Y(\blkinst/cluster8/n_22 ),
	.A(\blkinst/cluster8/cfg_d[79] ),
	.B(\blkinst/cluster8/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2301  (
	.Y(\blkinst/cluster8/n_21 ),
	.A(\blkinst/cluster8/cfg_d[74] ),
	.B(\blkinst/cluster8/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2302  (
	.Y(\blkinst/cluster8/n_19 ),
	.A1(\blkinst/cluster8/cfg_d[71] ),
	.A2(\blkinst/cluster8/n_154 ),
	.B(\blkinst/cluster8/n_12 ),
	.C(\blkinst/cluster8/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2303  (
	.Y(\blkinst/cluster8/n_18 ),
	.A1(\blkinst/cluster8/n_5 ),
	.A2(\blkinst/cluster8/n_2 ),
	.B(\blkinst/cluster8/n_14 ),
	.C(\blkinst/cluster8/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster8/g2304  (
	.Y(\blkinst/cluster8/n_17 ),
	.A1(\blkinst/cluster8/n_0 ),
	.A2(\blkinst/cluster8/n_2 ),
	.B(\blkinst/cluster8/n_13 ),
	.C(\blkinst/cluster8/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster8/g2305  (
	.Y(\blkinst/cluster8/n_16 ),
	.A(\blkinst/cluster8/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster8/g2306  (
	.Y(\blkinst/cluster8/n_15 ),
	.A(\blkinst/cluster8/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster8/g2307  (
	.Y(\blkinst/cluster8/n_29 ),
	.A(clk),
	.B(\blkinst/cluster8/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2308  (
	.Y(\blkinst/cluster8/n_14 ),
	.A(\blkinst/cluster8/n_5 ),
	.B(\blkinst/cluster8__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2309  (
	.Y(\blkinst/cluster8/n_13 ),
	.A(\blkinst/cluster8/n_0 ),
	.B(\blkinst/cluster8/FE_OCPN278_cluster8__cout_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2310  (
	.Y(\blkinst/cluster8/n_12 ),
	.A(\blkinst/cluster8/cfg_d[71] ),
	.B(\blkinst/cluster8/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster8/g2311  (
	.Y(\blkinst/cluster8/n_11 ),
	.A(\blkinst/cluster8/cfg_d[76] ),
	.B(\blkinst/cluster8/n_172 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2313  (
	.Y(\blkinst/cluster8/n_9 ),
	.A(\blkinst/cluster8/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2314  (
	.Y(\blkinst/cluster8/n_8 ),
	.A(blkinst__q8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2315  (
	.Y(\blkinst/cluster8/n_7 ),
	.A(\blkinst/cluster8/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2317  (
	.Y(\blkinst/cluster8/n_5 ),
	.A(\blkinst/cluster8/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2318  (
	.Y(\blkinst/cluster8/n_4 ),
	.A(\blkinst/cluster8/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \blkinst/cluster8/g2320  (
	.Y(\blkinst/cluster8/n_2 ),
	.A(\blkinst/cluster8/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2321  (
	.Y(\blkinst/cluster8/n_1 ),
	.A(\blkinst/cluster8/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster8/g2322  (
	.Y(\blkinst/cluster8/n_0 ),
	.A(\blkinst/cluster8/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster8/fopt3160  (
	.Y(\blkinst/cluster8/n_188 ),
	.A(\blkinst/cluster8__cout[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster8/tie_0_cell  (
	.L(\blkinst/cluster8/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC3096_cfg_d_71  (
	.Y(\blkinst/cluster9/FE_PHN3096_cfg_d_71 ),
	.A(\blkinst/cluster9/FE_PHN3069_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC3069_cfg_d_71  (
	.Y(\blkinst/cluster9/FE_PHN3069_cfg_d_71 ),
	.A(\blkinst/cluster9/FE_PHN3036_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC3036_cfg_d_71  (
	.Y(\blkinst/cluster9/FE_PHN3036_cfg_d_71 ),
	.A(\blkinst/cluster9/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC3027_cfg_d_57  (
	.Y(\blkinst/cluster9/FE_PHN2766_cfg_d_57 ),
	.A(\blkinst/cluster9/FE_PHN3027_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC3014_cfg_d_61  (
	.Y(\blkinst/cluster9/FE_PHN3014_cfg_d_61 ),
	.A(\blkinst/cluster9/FE_PHN2604_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2995_cfg_d_80  (
	.Y(\blkinst/cluster9/FE_PHN1381_cfg_d_80 ),
	.A(\blkinst/cluster9/FE_PHN2995_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2769_cfg_d_64  (
	.Y(\blkinst/cluster9/FE_PHN1493_cfg_d_64 ),
	.A(\blkinst/cluster9/FE_PHN2769_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2766_cfg_d_57  (
	.Y(\blkinst/cluster9/FE_PHN1527_cfg_d_57 ),
	.A(\blkinst/cluster9/FE_PHN2766_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2764_cfg_d_31  (
	.Y(\blkinst/cluster9/FE_PHN2764_cfg_d_31 ),
	.A(\blkinst/cluster9/cfg_d[31] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2750_cfg_d_39  (
	.Y(\blkinst/cluster9/FE_PHN1514_cfg_d_39 ),
	.A(\blkinst/cluster9/FE_PHN2750_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2744_cfg_d_65  (
	.Y(\blkinst/cluster9/FE_PHN1510_cfg_d_65 ),
	.A(\blkinst/cluster9/FE_PHN2744_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2742_cfg_d_60  (
	.Y(\blkinst/cluster9/FE_PHN1499_cfg_d_60 ),
	.A(\blkinst/cluster9/FE_PHN2742_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2736_cfg_d_69  (
	.Y(\blkinst/cluster9/FE_PHN2736_cfg_d_69 ),
	.A(\blkinst/cluster9/FE_PHN980_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2734_cfg_d_67  (
	.Y(\blkinst/cluster9/cfg_d[67] ),
	.A(\blkinst/cluster9/FE_PHN2734_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2727_cfg_d_70  (
	.Y(\blkinst/cluster9/cfg_d[70] ),
	.A(\blkinst/cluster9/FE_PHN2727_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2725_cfg_d_18  (
	.Y(\blkinst/cluster9/FE_PHN1454_cfg_d_18 ),
	.A(\blkinst/cluster9/FE_PHN2725_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2722_cfg_d_30  (
	.Y(\blkinst/cluster9/FE_PHN1461_cfg_d_30 ),
	.A(\blkinst/cluster9/FE_PHN2722_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2721_cfg_d_24  (
	.Y(\blkinst/cluster9/FE_PHN1464_cfg_d_24 ),
	.A(\blkinst/cluster9/FE_PHN2721_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2719_cfg_d_2  (
	.Y(\blkinst/cluster9/FE_PHN1474_cfg_d_2 ),
	.A(\blkinst/cluster9/FE_PHN2719_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2715_cfg_d_11  (
	.Y(\blkinst/cluster9/cfg_d[11] ),
	.A(\blkinst/cluster9/FE_PHN2715_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2710_cfg_d_4  (
	.Y(\blkinst/cluster9/cfg_d[4] ),
	.A(\blkinst/cluster9/FE_PHN2710_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2699_cfg_d_52  (
	.Y(\blkinst/cluster9/FE_PHN2699_cfg_d_52 ),
	.A(\blkinst/cluster9/FE_PHN713_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2698_cfg_d_63  (
	.Y(\blkinst/cluster9/FE_PHN2698_cfg_d_63 ),
	.A(\blkinst/cluster9/FE_PHN777_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2696_cfg_d_12  (
	.Y(\blkinst/cluster9/FE_PHN1475_cfg_d_12 ),
	.A(\blkinst/cluster9/FE_PHN2696_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2683_cfg_d_48  (
	.Y(\blkinst/cluster9/FE_PHN2683_cfg_d_48 ),
	.A(\blkinst/cluster9/FE_PHN700_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2680_cfg_d_50  (
	.Y(\blkinst/cluster9/FE_PHN2680_cfg_d_50 ),
	.A(\blkinst/cluster9/FE_PHN884_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2676_cfg_d_46  (
	.Y(\blkinst/cluster9/FE_PHN2676_cfg_d_46 ),
	.A(\blkinst/cluster9/FE_PHN867_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2672_cfg_d_53  (
	.Y(\blkinst/cluster9/FE_PHN2672_cfg_d_53 ),
	.A(\blkinst/cluster9/FE_PHN883_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2667_cfg_d_74  (
	.Y(\blkinst/cluster9/FE_PHN1429_cfg_d_74 ),
	.A(\blkinst/cluster9/FE_PHN2667_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2645_cfg_d_34  (
	.Y(\blkinst/cluster9/FE_PHN2645_cfg_d_34 ),
	.A(\blkinst/cluster9/FE_PHN473_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2636_cfg_d_81  (
	.Y(\blkinst/cluster9/FE_PHN1228_cfg_d_81 ),
	.A(\blkinst/cluster9/FE_PHN2636_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2622_cfg_d_23  (
	.Y(\blkinst/cluster9/FE_PHN2622_cfg_d_23 ),
	.A(\blkinst/cluster9/FE_PHN698_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2617_cfg_d_55  (
	.Y(\blkinst/cluster9/FE_PHN2617_cfg_d_55 ),
	.A(\blkinst/cluster9/FE_PHN882_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2615_cfg_d_73  (
	.Y(\blkinst/cluster9/FE_PHN2615_cfg_d_73 ),
	.A(\blkinst/cluster9/FE_PHN594_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2604_cfg_d_61  (
	.Y(\blkinst/cluster9/FE_PHN2604_cfg_d_61 ),
	.A(\blkinst/cluster9/FE_PHN1311_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2600_cfg_d_51  (
	.Y(\blkinst/cluster9/FE_PHN2600_cfg_d_51 ),
	.A(\blkinst/cluster9/FE_PHN885_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2593_cfg_d_3  (
	.Y(\blkinst/cluster9/FE_PHN2593_cfg_d_3 ),
	.A(\blkinst/cluster9/FE_PHN680_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2589_cfg_d_47  (
	.Y(\blkinst/cluster9/FE_PHN2589_cfg_d_47 ),
	.A(\blkinst/cluster9/FE_PHN1040_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2579_cfg_d_6  (
	.Y(\blkinst/cluster9/FE_PHN2579_cfg_d_6 ),
	.A(\blkinst/cluster9/FE_PHN951_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4f_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2573_cfg_d_45  (
	.Y(\blkinst/cluster9/FE_PHN2573_cfg_d_45 ),
	.A(\blkinst/cluster9/FE_PHN865_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2558_cfg_d_62  (
	.Y(\blkinst/cluster9/FE_PHN2558_cfg_d_62 ),
	.A(\blkinst/cluster9/FE_PHN642_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2556_cfg_d_19  (
	.Y(\blkinst/cluster9/FE_PHN2556_cfg_d_19 ),
	.A(\blkinst/cluster9/FE_PHN718_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2549_cfg_d_17  (
	.Y(\blkinst/cluster9/FE_PHN2549_cfg_d_17 ),
	.A(\blkinst/cluster9/FE_PHN1007_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2538_cfg_d_5  (
	.Y(\blkinst/cluster9/FE_PHN2538_cfg_d_5 ),
	.A(\blkinst/cluster9/FE_PHN943_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2523_cfg_d_20  (
	.Y(\blkinst/cluster9/FE_PHN2523_cfg_d_20 ),
	.A(\blkinst/cluster9/FE_PHN894_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2516_cfg_d_41  (
	.Y(\blkinst/cluster9/FE_PHN2516_cfg_d_41 ),
	.A(\blkinst/cluster9/FE_PHN765_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2510_cfg_d_56  (
	.Y(\blkinst/cluster9/FE_PHN2510_cfg_d_56 ),
	.A(\blkinst/cluster9/FE_PHN536_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2491_internal_lut5_1  (
	.Y(\blkinst/cluster9/FE_PHN2491_internal_lut5_1 ),
	.A(\blkinst/cluster9/FE_PHN697_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2488_cfg_d_49  (
	.Y(\blkinst/cluster9/FE_PHN2488_cfg_d_49 ),
	.A(\blkinst/cluster9/FE_PHN866_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2463_cfg_d_75  (
	.Y(\blkinst/cluster9/cfg_d[75] ),
	.A(\blkinst/cluster9/FE_PHN2463_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2454_cfg_d_43  (
	.Y(\blkinst/cluster9/FE_PHN2454_cfg_d_43 ),
	.A(\blkinst/cluster9/FE_PHN699_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2449_cfg_d_26  (
	.Y(\blkinst/cluster9/FE_PHN2449_cfg_d_26 ),
	.A(\blkinst/cluster9/FE_PHN429_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2425_cfg_d_10  (
	.Y(\blkinst/cluster9/FE_PHN2425_cfg_d_10 ),
	.A(\blkinst/cluster9/FE_PHN766_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2417_cfg_d_36  (
	.Y(\blkinst/cluster9/FE_PHN2417_cfg_d_36 ),
	.A(\blkinst/cluster9/FE_PHN861_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2414_cfg_d_21  (
	.Y(\blkinst/cluster9/FE_PHN2414_cfg_d_21 ),
	.A(\blkinst/cluster9/FE_PHN540_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2410_cfg_d_9  (
	.Y(\blkinst/cluster9/FE_PHN2410_cfg_d_9 ),
	.A(\blkinst/cluster9/FE_PHN494_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2404_cfg_d_7  (
	.Y(\blkinst/cluster9/FE_PHN2404_cfg_d_7 ),
	.A(\blkinst/cluster9/FE_PHN944_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2398_cfg_d_32  (
	.Y(\blkinst/cluster9/FE_PHN2398_cfg_d_32 ),
	.A(\blkinst/cluster9/FE_PHN532_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2370_cfg_d_44  (
	.Y(\blkinst/cluster9/FE_PHN2370_cfg_d_44 ),
	.A(\blkinst/cluster9/FE_PHN478_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2357_cfg_d_27  (
	.Y(\blkinst/cluster9/FE_PHN2357_cfg_d_27 ),
	.A(\blkinst/cluster9/FE_PHN618_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2355_cfg_d_37  (
	.Y(\blkinst/cluster9/FE_PHN2355_cfg_d_37 ),
	.A(\blkinst/cluster9/FE_PHN1037_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2349_cfg_d_16  (
	.Y(\blkinst/cluster9/FE_PHN2349_cfg_d_16 ),
	.A(\blkinst/cluster9/FE_PHN1110_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2339_cfg_d_22  (
	.Y(\blkinst/cluster9/FE_PHN2339_cfg_d_22 ),
	.A(\blkinst/cluster9/FE_PHN717_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC2335_cfg_d_66  (
	.Y(\blkinst/cluster9/FE_PHN2335_cfg_d_66 ),
	.A(\blkinst/cluster9/FE_PHN658_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2331_cfg_d_38  (
	.Y(\blkinst/cluster9/FE_PHN2331_cfg_d_38 ),
	.A(\blkinst/cluster9/FE_PHN440_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2330_cfg_d_40  (
	.Y(\blkinst/cluster9/FE_PHN2330_cfg_d_40 ),
	.A(\blkinst/cluster9/FE_PHN957_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2321_cfg_d_28  (
	.Y(\blkinst/cluster9/FE_PHN2321_cfg_d_28 ),
	.A(\blkinst/cluster9/FE_PHN676_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2320_cfg_d_25  (
	.Y(\blkinst/cluster9/FE_PHN2320_cfg_d_25 ),
	.A(\blkinst/cluster9/FE_PHN481_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2309_cfg_d_54  (
	.Y(\blkinst/cluster9/FE_PHN2309_cfg_d_54 ),
	.A(\blkinst/cluster9/FE_PHN1049_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2304_n_165  (
	.Y(\blkinst/cluster9/FE_PHN1292_n_165 ),
	.A(\blkinst/cluster9/FE_PHN2304_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2279_cfg_d_42  (
	.Y(\blkinst/cluster9/FE_PHN2279_cfg_d_42 ),
	.A(\blkinst/cluster9/FE_PHN956_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2277_n_175  (
	.Y(\blkinst/cluster9/FE_PHN1329_n_175 ),
	.A(\blkinst/cluster9/FE_PHN2277_n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2270_cfg_d_0  (
	.Y(\blkinst/cluster9/FE_PHN1308_cfg_d_0 ),
	.A(\blkinst/cluster9/FE_PHN2270_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2269_cfg_d_29  (
	.Y(\blkinst/cluster9/FE_PHN2269_cfg_d_29 ),
	.A(\blkinst/cluster9/FE_PHN617_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx4_ASAP7_75t_R \blkinst/cluster9/FE_PHC2261_cfg_d_78  (
	.Y(\blkinst/cluster9/FE_PHN2261_cfg_d_78 ),
	.A(\blkinst/cluster9/FE_PHN522_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2260_cfg_d_13  (
	.Y(\blkinst/cluster9/FE_PHN2260_cfg_d_13 ),
	.A(\blkinst/cluster9/FE_PHN1112_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2238_cfg_d_15  (
	.Y(\blkinst/cluster9/FE_PHN2238_cfg_d_15 ),
	.A(\blkinst/cluster9/FE_PHN1111_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2232_cfg_d_77  (
	.Y(\blkinst/cluster9/FE_PHN2232_cfg_d_77 ),
	.A(\blkinst/cluster9/FE_PHN1243_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC2215_cfg_d_68  (
	.Y(\blkinst/cluster9/FE_PHN2215_cfg_d_68 ),
	.A(\blkinst/cluster9/FE_PHN571_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2181_cfg_d_8  (
	.Y(\blkinst/cluster9/FE_PHN2181_cfg_d_8 ),
	.A(\blkinst/cluster9/FE_PHN774_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2171_cfg_d_79  (
	.Y(\blkinst/cluster9/FE_PHN2171_cfg_d_79 ),
	.A(\blkinst/cluster9/FE_PHN521_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2165_cfg_d_33  (
	.Y(\blkinst/cluster9/FE_PHN2165_cfg_d_33 ),
	.A(\blkinst/cluster9/FE_PHN491_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2130_cfg_d_58  (
	.Y(\blkinst/cluster9/FE_PHN2130_cfg_d_58 ),
	.A(\blkinst/cluster9/FE_PHN1342_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2128_cfg_d_59  (
	.Y(\blkinst/cluster9/FE_PHN2128_cfg_d_59 ),
	.A(\blkinst/cluster9/FE_PHN1336_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2119_cfg_d_76  (
	.Y(\blkinst/cluster9/FE_PHN2119_cfg_d_76 ),
	.A(\blkinst/cluster9/FE_PHN1345_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \blkinst/cluster9/FE_PHC2117_cfg_d_14  (
	.Y(\blkinst/cluster9/FE_PHN2117_cfg_d_14 ),
	.A(\blkinst/cluster9/FE_PHN1158_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC2105_cfg_d_72  (
	.Y(\blkinst/cluster9/FE_PHN2105_cfg_d_72 ),
	.A(\blkinst/cluster9/FE_PHN1032_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \blkinst/cluster9/FE_PHC1563_cfg_d_72  (
	.Y(\blkinst/cluster9/cfg_d[72] ),
	.A(\blkinst/cluster9/FE_PHN1563_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1527_cfg_d_57  (
	.Y(\blkinst/cluster9/cfg_d[57] ),
	.A(\blkinst/cluster9/FE_PHN1527_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1514_cfg_d_39  (
	.Y(\blkinst/cluster9/cfg_d[39] ),
	.A(\blkinst/cluster9/FE_PHN1514_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1513_cfg_d_47  (
	.Y(\blkinst/cluster9/cfg_d[47] ),
	.A(\blkinst/cluster9/FE_PHN1513_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1512_cfg_d_43  (
	.Y(\blkinst/cluster9/cfg_d[43] ),
	.A(\blkinst/cluster9/FE_PHN1512_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1511_cfg_d_45  (
	.Y(\blkinst/cluster9/cfg_d[45] ),
	.A(\blkinst/cluster9/FE_PHN1511_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1510_cfg_d_65  (
	.Y(\blkinst/cluster9/cfg_d[65] ),
	.A(\blkinst/cluster9/FE_PHN1510_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1509_cfg_d_49  (
	.Y(\blkinst/cluster9/cfg_d[49] ),
	.A(\blkinst/cluster9/FE_PHN1509_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1508_cfg_d_53  (
	.Y(\blkinst/cluster9/cfg_d[53] ),
	.A(\blkinst/cluster9/FE_PHN1508_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1507_cfg_d_55  (
	.Y(\blkinst/cluster9/cfg_d[55] ),
	.A(\blkinst/cluster9/FE_PHN1507_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1506_cfg_d_41  (
	.Y(\blkinst/cluster9/cfg_d[41] ),
	.A(\blkinst/cluster9/FE_PHN1506_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1505_cfg_d_46  (
	.Y(\blkinst/cluster9/cfg_d[46] ),
	.A(\blkinst/cluster9/FE_PHN1505_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1504_cfg_d_52  (
	.Y(\blkinst/cluster9/cfg_d[52] ),
	.A(\blkinst/cluster9/FE_PHN1504_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1503_cfg_d_56  (
	.Y(\blkinst/cluster9/cfg_d[56] ),
	.A(\blkinst/cluster9/FE_PHN1503_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1502_cfg_d_50  (
	.Y(\blkinst/cluster9/cfg_d[50] ),
	.A(\blkinst/cluster9/FE_PHN1502_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1501_cfg_d_48  (
	.Y(\blkinst/cluster9/cfg_d[48] ),
	.A(\blkinst/cluster9/FE_PHN1501_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1500_cfg_d_40  (
	.Y(\blkinst/cluster9/cfg_d[40] ),
	.A(\blkinst/cluster9/FE_PHN1500_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1499_cfg_d_60  (
	.Y(\blkinst/cluster9/cfg_d[60] ),
	.A(\blkinst/cluster9/FE_PHN1499_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1498_cfg_d_51  (
	.Y(\blkinst/cluster9/cfg_d[51] ),
	.A(\blkinst/cluster9/FE_PHN1498_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1497_cfg_d_42  (
	.Y(\blkinst/cluster9/cfg_d[42] ),
	.A(\blkinst/cluster9/FE_PHN1497_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1496_cfg_d_62  (
	.Y(\blkinst/cluster9/cfg_d[62] ),
	.A(\blkinst/cluster9/FE_PHN1496_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1495_internal_lut5_1  (
	.Y(\blkinst/cluster9/internal_lut5[1] ),
	.A(\blkinst/cluster9/FE_PHN1495_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1494_cfg_d_54  (
	.Y(\blkinst/cluster9/cfg_d[54] ),
	.A(\blkinst/cluster9/FE_PHN1494_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1493_cfg_d_64  (
	.Y(\blkinst/cluster9/cfg_d[64] ),
	.A(\blkinst/cluster9/FE_PHN1493_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1492_cfg_d_38  (
	.Y(\blkinst/cluster9/cfg_d[38] ),
	.A(\blkinst/cluster9/FE_PHN1492_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1491_cfg_d_37  (
	.Y(\blkinst/cluster9/cfg_d[37] ),
	.A(\blkinst/cluster9/FE_PHN1491_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1489_cfg_d_44  (
	.Y(\blkinst/cluster9/cfg_d[44] ),
	.A(\blkinst/cluster9/FE_PHN1489_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1488_cfg_d_36  (
	.Y(\blkinst/cluster9/cfg_d[36] ),
	.A(\blkinst/cluster9/FE_PHN1488_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1484_cfg_d_70  (
	.Y(\blkinst/cluster9/FE_PHN1484_cfg_d_70 ),
	.A(\blkinst/cluster9/cfg_d[70] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1478_cfg_d_63  (
	.Y(\blkinst/cluster9/cfg_d[63] ),
	.A(\blkinst/cluster9/FE_PHN1478_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1476_cfg_d_14  (
	.Y(\blkinst/cluster9/cfg_d[14] ),
	.A(\blkinst/cluster9/FE_PHN1476_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1475_cfg_d_12  (
	.Y(\blkinst/cluster9/cfg_d[12] ),
	.A(\blkinst/cluster9/FE_PHN1475_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1474_cfg_d_2  (
	.Y(\blkinst/cluster9/cfg_d[2] ),
	.A(\blkinst/cluster9/FE_PHN1474_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1472_cfg_d_33  (
	.Y(\blkinst/cluster9/cfg_d[33] ),
	.A(\blkinst/cluster9/FE_PHN1472_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1471_cfg_d_8  (
	.Y(\blkinst/cluster9/cfg_d[8] ),
	.A(\blkinst/cluster9/FE_PHN1471_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1470_cfg_d_13  (
	.Y(\blkinst/cluster9/cfg_d[13] ),
	.A(\blkinst/cluster9/FE_PHN1470_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1468_cfg_d_15  (
	.Y(\blkinst/cluster9/cfg_d[15] ),
	.A(\blkinst/cluster9/FE_PHN1468_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1467_cfg_d_21  (
	.Y(\blkinst/cluster9/FE_PHN1467_cfg_d_21 ),
	.A(\blkinst/cluster9/cfg_d[21] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1466_cfg_d_10  (
	.Y(\blkinst/cluster9/cfg_d[10] ),
	.A(\blkinst/cluster9/FE_PHN1466_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1465_cfg_d_6  (
	.Y(\blkinst/cluster9/cfg_d[6] ),
	.A(\blkinst/cluster9/FE_PHN1465_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1464_cfg_d_24  (
	.Y(\blkinst/cluster9/cfg_d[24] ),
	.A(\blkinst/cluster9/FE_PHN1464_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1463_cfg_d_5  (
	.Y(\blkinst/cluster9/cfg_d[5] ),
	.A(\blkinst/cluster9/FE_PHN1463_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1462_cfg_d_7  (
	.Y(\blkinst/cluster9/cfg_d[7] ),
	.A(\blkinst/cluster9/FE_PHN1462_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1461_cfg_d_30  (
	.Y(\blkinst/cluster9/cfg_d[30] ),
	.A(\blkinst/cluster9/FE_PHN1461_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1460_cfg_d_23  (
	.Y(\blkinst/cluster9/cfg_d[23] ),
	.A(\blkinst/cluster9/FE_PHN1460_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1459_cfg_d_19  (
	.Y(\blkinst/cluster9/FE_PHN1459_cfg_d_19 ),
	.A(\blkinst/cluster9/cfg_d[19] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1458_cfg_d_32  (
	.Y(\blkinst/cluster9/cfg_d[32] ),
	.A(\blkinst/cluster9/FE_PHN1458_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1457_cfg_d_20  (
	.Y(\blkinst/cluster9/cfg_d[20] ),
	.A(\blkinst/cluster9/FE_PHN1457_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1456_cfg_d_28  (
	.Y(\blkinst/cluster9/cfg_d[28] ),
	.A(\blkinst/cluster9/FE_PHN1456_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1455_cfg_d_26  (
	.Y(\blkinst/cluster9/cfg_d[26] ),
	.A(\blkinst/cluster9/FE_PHN1455_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1454_cfg_d_18  (
	.Y(\blkinst/cluster9/cfg_d[18] ),
	.A(\blkinst/cluster9/FE_PHN1454_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1453_cfg_d_17  (
	.Y(\blkinst/cluster9/cfg_d[17] ),
	.A(\blkinst/cluster9/FE_PHN1453_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1452_cfg_d_29  (
	.Y(\blkinst/cluster9/cfg_d[29] ),
	.A(\blkinst/cluster9/FE_PHN1452_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1451_cfg_d_34  (
	.Y(\blkinst/cluster9/cfg_d[34] ),
	.A(\blkinst/cluster9/FE_PHN1451_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1450_cfg_d_69  (
	.Y(\blkinst/cluster9/cfg_d[69] ),
	.A(\blkinst/cluster9/FE_PHN1450_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1448_cfg_d_9  (
	.Y(\blkinst/cluster9/cfg_d[9] ),
	.A(\blkinst/cluster9/FE_PHN1448_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1447_cfg_d_16  (
	.Y(\blkinst/cluster9/cfg_d[16] ),
	.A(\blkinst/cluster9/FE_PHN1447_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1446_cfg_d_27  (
	.Y(\blkinst/cluster9/cfg_d[27] ),
	.A(\blkinst/cluster9/FE_PHN1446_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1445_cfg_d_25  (
	.Y(\blkinst/cluster9/cfg_d[25] ),
	.A(\blkinst/cluster9/FE_PHN1445_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1444_cfg_d_22  (
	.Y(\blkinst/cluster9/cfg_d[22] ),
	.A(\blkinst/cluster9/FE_PHN1444_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1443_cfg_d_31  (
	.Y(\blkinst/cluster9/cfg_d[31] ),
	.A(\blkinst/cluster9/FE_PHN1443_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1442_cfg_d_3  (
	.Y(\blkinst/cluster9/cfg_d[3] ),
	.A(\blkinst/cluster9/FE_PHN1442_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1440_cfg_d_68  (
	.Y(\blkinst/cluster9/cfg_d[68] ),
	.A(\blkinst/cluster9/FE_PHN1440_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1434_cfg_d_79  (
	.Y(\blkinst/cluster9/cfg_d[79] ),
	.A(\blkinst/cluster9/FE_PHN1434_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1429_cfg_d_74  (
	.Y(\blkinst/cluster9/cfg_d[74] ),
	.A(\blkinst/cluster9/FE_PHN1429_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1394_cfg_d_78  (
	.Y(\blkinst/cluster9/cfg_d[78] ),
	.A(\blkinst/cluster9/FE_PHN1394_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1381_cfg_d_80  (
	.Y(\blkinst/cluster9/cfg_d[80] ),
	.A(\blkinst/cluster9/FE_PHN1381_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1374_cfg_d_73  (
	.Y(\blkinst/cluster9/cfg_d[73] ),
	.A(\blkinst/cluster9/FE_PHN1374_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1350_cfg_d_1  (
	.Y(\blkinst/cluster9/cfg_d[1] ),
	.A(\blkinst/cluster9/FE_PHN1350_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1345_cfg_d_76  (
	.Y(\blkinst/cluster9/FE_PHN1345_cfg_d_76 ),
	.A(\blkinst/cluster9/FE_PHN470_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1342_cfg_d_58  (
	.Y(\blkinst/cluster9/FE_PHN1342_cfg_d_58 ),
	.A(\blkinst/cluster9/FE_PHN611_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1336_cfg_d_59  (
	.Y(\blkinst/cluster9/FE_PHN1336_cfg_d_59 ),
	.A(\blkinst/cluster9/FE_PHN542_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1329_n_175  (
	.Y(\blkinst/cluster9/FE_PHN472_n_175 ),
	.A(\blkinst/cluster9/FE_PHN1329_n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1319_cfg_d_11  (
	.Y(\blkinst/cluster9/FE_PHN1319_cfg_d_11 ),
	.A(\blkinst/cluster9/FE_PHN1087_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1311_cfg_d_61  (
	.Y(\blkinst/cluster9/FE_PHN1311_cfg_d_61 ),
	.A(\blkinst/cluster9/FE_PHN1093_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1308_cfg_d_0  (
	.Y(\blkinst/cluster9/FE_PHN334_cfg_d_0 ),
	.A(\blkinst/cluster9/FE_PHN1308_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1292_n_165  (
	.Y(\blkinst/cluster9/FE_PHN598_n_165 ),
	.A(\blkinst/cluster9/FE_PHN1292_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1255_cfg_d_75  (
	.Y(\blkinst/cluster9/FE_PHN1255_cfg_d_75 ),
	.A(\blkinst/cluster9/FE_PHN683_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1253_cfg_d_67  (
	.Y(\blkinst/cluster9/FE_PHN1253_cfg_d_67 ),
	.A(\blkinst/cluster9/FE_PHN773_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1251_cfg_d_66  (
	.Y(\blkinst/cluster9/FE_PHN1251_cfg_d_66 ),
	.A(\blkinst/cluster9/cfg_d[66] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1246_cfg_d_4  (
	.Y(\blkinst/cluster9/FE_PHN1246_cfg_d_4 ),
	.A(\blkinst/cluster9/FE_PHN1076_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1243_cfg_d_77  (
	.Y(\blkinst/cluster9/FE_PHN1243_cfg_d_77 ),
	.A(\blkinst/cluster9/FE_PHN1151_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1228_cfg_d_81  (
	.Y(\blkinst/cluster9/cfg_d[81] ),
	.A(\blkinst/cluster9/FE_PHN1228_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \blkinst/cluster9/FE_PHC1159_blkinst__cfg_o_0  (
	.Y(blkinst__cfg_o[0]),
	.A(\blkinst/cluster9/FE_PHN1159_blkinst__cfg_o_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1158_cfg_d_14  (
	.Y(\blkinst/cluster9/FE_PHN1158_cfg_d_14 ),
	.A(\blkinst/cluster9/cfg_d[14] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1151_cfg_d_77  (
	.Y(\blkinst/cluster9/FE_PHN1151_cfg_d_77 ),
	.A(\blkinst/cluster9/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1125_cfg_d_81  (
	.Y(\blkinst/cluster9/FE_PHN1125_cfg_d_81 ),
	.A(\blkinst/cluster9/cfg_d[81] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1112_cfg_d_13  (
	.Y(\blkinst/cluster9/FE_PHN1112_cfg_d_13 ),
	.A(\blkinst/cluster9/cfg_d[13] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1111_cfg_d_15  (
	.Y(\blkinst/cluster9/FE_PHN1111_cfg_d_15 ),
	.A(\blkinst/cluster9/cfg_d[15] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1110_cfg_d_16  (
	.Y(\blkinst/cluster9/FE_PHN1110_cfg_d_16 ),
	.A(\blkinst/cluster9/cfg_d[16] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1093_cfg_d_61  (
	.Y(\blkinst/cluster9/FE_PHN1093_cfg_d_61 ),
	.A(\blkinst/cluster9/cfg_d[61] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1087_cfg_d_11  (
	.Y(\blkinst/cluster9/FE_PHN1087_cfg_d_11 ),
	.A(\blkinst/cluster9/cfg_d[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1086_cfg_d_30  (
	.Y(\blkinst/cluster9/FE_PHN1086_cfg_d_30 ),
	.A(\blkinst/cluster9/cfg_d[30] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1085_cfg_d_60  (
	.Y(\blkinst/cluster9/FE_PHN1085_cfg_d_60 ),
	.A(\blkinst/cluster9/cfg_d[60] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1076_cfg_d_4  (
	.Y(\blkinst/cluster9/FE_PHN1076_cfg_d_4 ),
	.A(\blkinst/cluster9/cfg_d[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1049_cfg_d_54  (
	.Y(\blkinst/cluster9/FE_PHN1049_cfg_d_54 ),
	.A(\blkinst/cluster9/cfg_d[54] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1040_cfg_d_47  (
	.Y(\blkinst/cluster9/FE_PHN1040_cfg_d_47 ),
	.A(\blkinst/cluster9/cfg_d[47] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1037_cfg_d_37  (
	.Y(\blkinst/cluster9/FE_PHN1037_cfg_d_37 ),
	.A(\blkinst/cluster9/cfg_d[37] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1032_cfg_d_72  (
	.Y(\blkinst/cluster9/FE_PHN1032_cfg_d_72 ),
	.A(\blkinst/cluster9/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1023_cfg_d_80  (
	.Y(\blkinst/cluster9/FE_PHN1023_cfg_d_80 ),
	.A(\blkinst/cluster9/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1016_cfg_d_12  (
	.Y(\blkinst/cluster9/FE_PHN1016_cfg_d_12 ),
	.A(\blkinst/cluster9/cfg_d[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC1007_cfg_d_17  (
	.Y(\blkinst/cluster9/FE_PHN1007_cfg_d_17 ),
	.A(\blkinst/cluster9/cfg_d[17] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC980_cfg_d_69  (
	.Y(\blkinst/cluster9/FE_PHN980_cfg_d_69 ),
	.A(\blkinst/cluster9/cfg_d[69] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC957_cfg_d_40  (
	.Y(\blkinst/cluster9/FE_PHN957_cfg_d_40 ),
	.A(\blkinst/cluster9/cfg_d[40] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC956_cfg_d_42  (
	.Y(\blkinst/cluster9/FE_PHN956_cfg_d_42 ),
	.A(\blkinst/cluster9/cfg_d[42] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC951_cfg_d_6  (
	.Y(\blkinst/cluster9/FE_PHN951_cfg_d_6 ),
	.A(\blkinst/cluster9/cfg_d[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC950_cfg_d_18  (
	.Y(\blkinst/cluster9/FE_PHN950_cfg_d_18 ),
	.A(\blkinst/cluster9/cfg_d[18] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC944_cfg_d_7  (
	.Y(\blkinst/cluster9/FE_PHN944_cfg_d_7 ),
	.A(\blkinst/cluster9/cfg_d[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC943_cfg_d_5  (
	.Y(\blkinst/cluster9/FE_PHN943_cfg_d_5 ),
	.A(\blkinst/cluster9/cfg_d[5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC942_cfg_d_39  (
	.Y(\blkinst/cluster9/FE_PHN942_cfg_d_39 ),
	.A(\blkinst/cluster9/cfg_d[39] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC894_cfg_d_20  (
	.Y(\blkinst/cluster9/FE_PHN894_cfg_d_20 ),
	.A(\blkinst/cluster9/cfg_d[20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC893_cfg_d_24  (
	.Y(\blkinst/cluster9/FE_PHN893_cfg_d_24 ),
	.A(\blkinst/cluster9/cfg_d[24] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC885_cfg_d_51  (
	.Y(\blkinst/cluster9/FE_PHN885_cfg_d_51 ),
	.A(\blkinst/cluster9/cfg_d[51] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC884_cfg_d_50  (
	.Y(\blkinst/cluster9/FE_PHN884_cfg_d_50 ),
	.A(\blkinst/cluster9/cfg_d[50] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC883_cfg_d_53  (
	.Y(\blkinst/cluster9/FE_PHN883_cfg_d_53 ),
	.A(\blkinst/cluster9/cfg_d[53] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC882_cfg_d_55  (
	.Y(\blkinst/cluster9/FE_PHN882_cfg_d_55 ),
	.A(\blkinst/cluster9/cfg_d[55] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC867_cfg_d_46  (
	.Y(\blkinst/cluster9/FE_PHN867_cfg_d_46 ),
	.A(\blkinst/cluster9/cfg_d[46] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC866_cfg_d_49  (
	.Y(\blkinst/cluster9/FE_PHN866_cfg_d_49 ),
	.A(\blkinst/cluster9/cfg_d[49] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC865_cfg_d_45  (
	.Y(\blkinst/cluster9/FE_PHN865_cfg_d_45 ),
	.A(\blkinst/cluster9/cfg_d[45] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC861_cfg_d_36  (
	.Y(\blkinst/cluster9/FE_PHN861_cfg_d_36 ),
	.A(\blkinst/cluster9/cfg_d[36] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC777_cfg_d_63  (
	.Y(\blkinst/cluster9/FE_PHN777_cfg_d_63 ),
	.A(\blkinst/cluster9/cfg_d[63] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC774_cfg_d_8  (
	.Y(\blkinst/cluster9/FE_PHN774_cfg_d_8 ),
	.A(\blkinst/cluster9/cfg_d[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC773_cfg_d_67  (
	.Y(\blkinst/cluster9/FE_PHN773_cfg_d_67 ),
	.A(\blkinst/cluster9/cfg_d[67] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC766_cfg_d_10  (
	.Y(\blkinst/cluster9/FE_PHN766_cfg_d_10 ),
	.A(\blkinst/cluster9/cfg_d[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC765_cfg_d_41  (
	.Y(\blkinst/cluster9/FE_PHN765_cfg_d_41 ),
	.A(\blkinst/cluster9/cfg_d[41] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC718_cfg_d_19  (
	.Y(\blkinst/cluster9/FE_PHN718_cfg_d_19 ),
	.A(\blkinst/cluster9/FE_PHN1459_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC717_cfg_d_22  (
	.Y(\blkinst/cluster9/FE_PHN717_cfg_d_22 ),
	.A(\blkinst/cluster9/cfg_d[22] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC713_cfg_d_52  (
	.Y(\blkinst/cluster9/FE_PHN713_cfg_d_52 ),
	.A(\blkinst/cluster9/cfg_d[52] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC700_cfg_d_48  (
	.Y(\blkinst/cluster9/FE_PHN700_cfg_d_48 ),
	.A(\blkinst/cluster9/cfg_d[48] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC699_cfg_d_43  (
	.Y(\blkinst/cluster9/FE_PHN699_cfg_d_43 ),
	.A(\blkinst/cluster9/cfg_d[43] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC698_cfg_d_23  (
	.Y(\blkinst/cluster9/FE_PHN698_cfg_d_23 ),
	.A(\blkinst/cluster9/cfg_d[23] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC697_internal_lut5_1  (
	.Y(\blkinst/cluster9/FE_PHN697_internal_lut5_1 ),
	.A(\blkinst/cluster9/internal_lut5[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC690_cfg_d_1  (
	.Y(\blkinst/cluster9/FE_PHN690_cfg_d_1 ),
	.A(\blkinst/cluster9/cfg_d[1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC683_cfg_d_75  (
	.Y(\blkinst/cluster9/FE_PHN683_cfg_d_75 ),
	.A(\blkinst/cluster9/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC680_cfg_d_3  (
	.Y(\blkinst/cluster9/FE_PHN680_cfg_d_3 ),
	.A(\blkinst/cluster9/cfg_d[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC676_cfg_d_28  (
	.Y(\blkinst/cluster9/FE_PHN676_cfg_d_28 ),
	.A(\blkinst/cluster9/cfg_d[28] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC658_cfg_d_66  (
	.Y(\blkinst/cluster9/FE_PHN658_cfg_d_66 ),
	.A(\blkinst/cluster9/FE_PHN1251_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC642_cfg_d_62  (
	.Y(\blkinst/cluster9/FE_PHN642_cfg_d_62 ),
	.A(\blkinst/cluster9/cfg_d[62] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC624_cfg_d_57  (
	.Y(\blkinst/cluster9/FE_PHN624_cfg_d_57 ),
	.A(\blkinst/cluster9/cfg_d[57] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC618_cfg_d_27  (
	.Y(\blkinst/cluster9/FE_PHN618_cfg_d_27 ),
	.A(\blkinst/cluster9/cfg_d[27] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC617_cfg_d_29  (
	.Y(\blkinst/cluster9/FE_PHN617_cfg_d_29 ),
	.A(\blkinst/cluster9/cfg_d[29] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC611_cfg_d_58  (
	.Y(\blkinst/cluster9/FE_PHN611_cfg_d_58 ),
	.A(\blkinst/cluster9/cfg_d[58] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC598_n_165  (
	.Y(\blkinst/cluster9/n_165 ),
	.A(\blkinst/cluster9/FE_PHN598_n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC594_cfg_d_73  (
	.Y(\blkinst/cluster9/FE_PHN594_cfg_d_73 ),
	.A(\blkinst/cluster9/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC571_cfg_d_68  (
	.Y(\blkinst/cluster9/FE_PHN571_cfg_d_68 ),
	.A(\blkinst/cluster9/cfg_d[68] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC556_cfg_d_65  (
	.Y(\blkinst/cluster9/FE_PHN556_cfg_d_65 ),
	.A(\blkinst/cluster9/cfg_d[65] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC542_cfg_d_59  (
	.Y(\blkinst/cluster9/FE_PHN542_cfg_d_59 ),
	.A(\blkinst/cluster9/cfg_d[59] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC540_cfg_d_21  (
	.Y(\blkinst/cluster9/FE_PHN540_cfg_d_21 ),
	.A(\blkinst/cluster9/FE_PHN1467_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC536_cfg_d_56  (
	.Y(\blkinst/cluster9/FE_PHN536_cfg_d_56 ),
	.A(\blkinst/cluster9/cfg_d[56] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC532_cfg_d_32  (
	.Y(\blkinst/cluster9/FE_PHN532_cfg_d_32 ),
	.A(\blkinst/cluster9/cfg_d[32] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC529_cfg_d_2  (
	.Y(\blkinst/cluster9/FE_PHN529_cfg_d_2 ),
	.A(\blkinst/cluster9/cfg_d[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC523_cfg_d_74  (
	.Y(\blkinst/cluster9/FE_PHN523_cfg_d_74 ),
	.A(\blkinst/cluster9/cfg_d[74] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC522_cfg_d_78  (
	.Y(\blkinst/cluster9/FE_PHN522_cfg_d_78 ),
	.A(\blkinst/cluster9/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC521_cfg_d_79  (
	.Y(\blkinst/cluster9/FE_PHN521_cfg_d_79 ),
	.A(\blkinst/cluster9/cfg_d[79] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC495_cfg_d_31  (
	.Y(\blkinst/cluster9/FE_PHN495_cfg_d_31 ),
	.A(\blkinst/cluster9/FE_PHN2764_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC494_cfg_d_9  (
	.Y(\blkinst/cluster9/FE_PHN494_cfg_d_9 ),
	.A(\blkinst/cluster9/cfg_d[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC491_cfg_d_33  (
	.Y(\blkinst/cluster9/FE_PHN491_cfg_d_33 ),
	.A(\blkinst/cluster9/cfg_d[33] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC481_cfg_d_25  (
	.Y(\blkinst/cluster9/FE_PHN481_cfg_d_25 ),
	.A(\blkinst/cluster9/cfg_d[25] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC478_cfg_d_44  (
	.Y(\blkinst/cluster9/FE_PHN478_cfg_d_44 ),
	.A(\blkinst/cluster9/cfg_d[44] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC473_cfg_d_34  (
	.Y(\blkinst/cluster9/FE_PHN473_cfg_d_34 ),
	.A(\blkinst/cluster9/cfg_d[34] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC472_n_175  (
	.Y(\blkinst/cluster9/n_175 ),
	.A(\blkinst/cluster9/FE_PHN472_n_175 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC470_cfg_d_76  (
	.Y(\blkinst/cluster9/FE_PHN470_cfg_d_76 ),
	.A(\blkinst/cluster9/cfg_d[76] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC440_cfg_d_38  (
	.Y(\blkinst/cluster9/FE_PHN440_cfg_d_38 ),
	.A(\blkinst/cluster9/cfg_d[38] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC429_cfg_d_26  (
	.Y(\blkinst/cluster9/FE_PHN429_cfg_d_26 ),
	.A(\blkinst/cluster9/cfg_d[26] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC386_cfg_d_64  (
	.Y(\blkinst/cluster9/FE_PHN386_cfg_d_64 ),
	.A(\blkinst/cluster9/cfg_d[64] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC353_n_147  (
	.Y(\blkinst/cluster9/FE_PHN353_n_147 ),
	.A(\blkinst/cluster9/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \blkinst/cluster9/FE_PHC334_cfg_d_0  (
	.Y(\blkinst/cluster9/cfg_d[0] ),
	.A(\blkinst/cluster9/FE_PHN334_cfg_d_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_OCPC275_s  (
	.Y(\blkinst/cluster9/FE_OCPN275_s ),
	.A(\blkinst/cluster9/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \blkinst/cluster9/FE_OFC16_n_183  (
	.Y(\blkinst/cluster9/FE_OFN3_n_183 ),
	.A(\blkinst/cluster9/n_190 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/FE_OFC15_n_183  (
	.Y(\blkinst/cluster9/n_190 ),
	.A(\blkinst/cluster9/n_183 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/FE_DBTC4_ffb  (
	.Y(\blkinst/cluster9/FE_DBTN4_ffb ),
	.A(\blkinst/cluster9/ffb ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \blkinst/cluster9/CLKGATE_RC_CG_HIER_INST23/RC_CGIC_INST  (
	.GCLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\blkinst/cluster9/n_175 ),
	.SE(\blkinst/cluster9/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[0]  (
	.Q(\blkinst/cluster9/FE_PHN2270_cfg_d_0 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster8__cfg_o[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[1]  (
	.Q(\blkinst/cluster9/FE_PHN1350_cfg_d_1 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[2]  (
	.Q(\blkinst/cluster9/FE_PHN2719_cfg_d_2 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN690_cfg_d_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[3]  (
	.Q(\blkinst/cluster9/FE_PHN1442_cfg_d_3 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN529_cfg_d_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[4]  (
	.Q(\blkinst/cluster9/FE_PHN2710_cfg_d_4 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2593_cfg_d_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[5]  (
	.Q(\blkinst/cluster9/FE_PHN1463_cfg_d_5 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1246_cfg_d_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[6]  (
	.Q(\blkinst/cluster9/FE_PHN1465_cfg_d_6 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2538_cfg_d_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[7]  (
	.Q(\blkinst/cluster9/FE_PHN1462_cfg_d_7 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2579_cfg_d_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[8]  (
	.Q(\blkinst/cluster9/FE_PHN1471_cfg_d_8 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2404_cfg_d_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[9]  (
	.Q(\blkinst/cluster9/FE_PHN1448_cfg_d_9 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2181_cfg_d_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[10]  (
	.Q(\blkinst/cluster9/FE_PHN1466_cfg_d_10 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2410_cfg_d_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[11]  (
	.Q(\blkinst/cluster9/FE_PHN2715_cfg_d_11 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2425_cfg_d_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[12]  (
	.Q(\blkinst/cluster9/FE_PHN2696_cfg_d_12 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1319_cfg_d_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[13]  (
	.Q(\blkinst/cluster9/FE_PHN1470_cfg_d_13 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1016_cfg_d_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[14]  (
	.Q(\blkinst/cluster9/FE_PHN1476_cfg_d_14 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2260_cfg_d_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[15]  (
	.Q(\blkinst/cluster9/FE_PHN1468_cfg_d_15 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2117_cfg_d_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[16]  (
	.Q(\blkinst/cluster9/FE_PHN1447_cfg_d_16 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2238_cfg_d_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[17]  (
	.Q(\blkinst/cluster9/FE_PHN1453_cfg_d_17 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2349_cfg_d_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[18]  (
	.Q(\blkinst/cluster9/FE_PHN2725_cfg_d_18 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2549_cfg_d_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[19]  (
	.Q(\blkinst/cluster9/cfg_d[19] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN950_cfg_d_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[20]  (
	.Q(\blkinst/cluster9/FE_PHN1457_cfg_d_20 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2556_cfg_d_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[21]  (
	.Q(\blkinst/cluster9/cfg_d[21] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2523_cfg_d_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[22]  (
	.Q(\blkinst/cluster9/FE_PHN1444_cfg_d_22 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2414_cfg_d_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[23]  (
	.Q(\blkinst/cluster9/FE_PHN1460_cfg_d_23 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2339_cfg_d_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[24]  (
	.Q(\blkinst/cluster9/FE_PHN2721_cfg_d_24 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2622_cfg_d_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[25]  (
	.Q(\blkinst/cluster9/FE_PHN1445_cfg_d_25 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN893_cfg_d_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[26]  (
	.Q(\blkinst/cluster9/FE_PHN1455_cfg_d_26 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2320_cfg_d_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[27]  (
	.Q(\blkinst/cluster9/FE_PHN1446_cfg_d_27 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2449_cfg_d_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[28]  (
	.Q(\blkinst/cluster9/FE_PHN1456_cfg_d_28 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2357_cfg_d_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[29]  (
	.Q(\blkinst/cluster9/FE_PHN1452_cfg_d_29 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2321_cfg_d_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[30]  (
	.Q(\blkinst/cluster9/FE_PHN2722_cfg_d_30 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2269_cfg_d_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[31]  (
	.Q(\blkinst/cluster9/FE_PHN1443_cfg_d_31 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1086_cfg_d_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[32]  (
	.Q(\blkinst/cluster9/FE_PHN1458_cfg_d_32 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN495_cfg_d_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[33]  (
	.Q(\blkinst/cluster9/FE_PHN1472_cfg_d_33 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2398_cfg_d_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[34]  (
	.Q(\blkinst/cluster9/FE_PHN1451_cfg_d_34 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2165_cfg_d_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[35]  (
	.Q(\blkinst/cluster9/FE_PHN1495_internal_lut5_1 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2645_cfg_d_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[36]  (
	.Q(\blkinst/cluster9/FE_PHN1488_cfg_d_36 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2491_internal_lut5_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[37]  (
	.Q(\blkinst/cluster9/FE_PHN1491_cfg_d_37 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2417_cfg_d_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[38]  (
	.Q(\blkinst/cluster9/FE_PHN1492_cfg_d_38 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2355_cfg_d_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[39]  (
	.Q(\blkinst/cluster9/FE_PHN2750_cfg_d_39 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2331_cfg_d_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[40]  (
	.Q(\blkinst/cluster9/FE_PHN1500_cfg_d_40 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN942_cfg_d_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[41]  (
	.Q(\blkinst/cluster9/FE_PHN1506_cfg_d_41 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2330_cfg_d_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[42]  (
	.Q(\blkinst/cluster9/FE_PHN1497_cfg_d_42 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2516_cfg_d_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[43]  (
	.Q(\blkinst/cluster9/FE_PHN1512_cfg_d_43 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2279_cfg_d_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[44]  (
	.Q(\blkinst/cluster9/FE_PHN1489_cfg_d_44 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2454_cfg_d_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[45]  (
	.Q(\blkinst/cluster9/FE_PHN1511_cfg_d_45 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2370_cfg_d_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[46]  (
	.Q(\blkinst/cluster9/FE_PHN1505_cfg_d_46 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2573_cfg_d_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[47]  (
	.Q(\blkinst/cluster9/FE_PHN1513_cfg_d_47 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2676_cfg_d_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[48]  (
	.Q(\blkinst/cluster9/FE_PHN1501_cfg_d_48 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2589_cfg_d_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[49]  (
	.Q(\blkinst/cluster9/FE_PHN1509_cfg_d_49 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2683_cfg_d_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[50]  (
	.Q(\blkinst/cluster9/FE_PHN1502_cfg_d_50 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2488_cfg_d_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[51]  (
	.Q(\blkinst/cluster9/FE_PHN1498_cfg_d_51 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2680_cfg_d_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[52]  (
	.Q(\blkinst/cluster9/FE_PHN1504_cfg_d_52 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2600_cfg_d_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[53]  (
	.Q(\blkinst/cluster9/FE_PHN1508_cfg_d_53 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2699_cfg_d_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[54]  (
	.Q(\blkinst/cluster9/FE_PHN1494_cfg_d_54 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2672_cfg_d_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[55]  (
	.Q(\blkinst/cluster9/FE_PHN1507_cfg_d_55 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2309_cfg_d_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[56]  (
	.Q(\blkinst/cluster9/FE_PHN1503_cfg_d_56 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2617_cfg_d_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[57]  (
	.Q(\blkinst/cluster9/FE_PHN3027_cfg_d_57 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2510_cfg_d_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[58]  (
	.Q(\blkinst/cluster9/cfg_d[58] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN624_cfg_d_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[59]  (
	.Q(\blkinst/cluster9/cfg_d[59] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2130_cfg_d_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[60]  (
	.Q(\blkinst/cluster9/FE_PHN2742_cfg_d_60 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2128_cfg_d_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[61]  (
	.Q(\blkinst/cluster9/cfg_d[61] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1085_cfg_d_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[62]  (
	.Q(\blkinst/cluster9/FE_PHN1496_cfg_d_62 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN3014_cfg_d_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[63]  (
	.Q(\blkinst/cluster9/FE_PHN1478_cfg_d_63 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2558_cfg_d_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[64]  (
	.Q(\blkinst/cluster9/FE_PHN2769_cfg_d_64 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2698_cfg_d_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[65]  (
	.Q(\blkinst/cluster9/FE_PHN2744_cfg_d_65 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN386_cfg_d_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[66]  (
	.Q(\blkinst/cluster9/cfg_d[66] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN556_cfg_d_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[67]  (
	.Q(\blkinst/cluster9/FE_PHN2734_cfg_d_67 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2335_cfg_d_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[68]  (
	.Q(\blkinst/cluster9/FE_PHN1440_cfg_d_68 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1253_cfg_d_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[69]  (
	.Q(\blkinst/cluster9/FE_PHN1450_cfg_d_69 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2215_cfg_d_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[70]  (
	.Q(\blkinst/cluster9/FE_PHN2727_cfg_d_70 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2736_cfg_d_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[71]  (
	.QN(\blkinst/cluster9/cfg_d[71] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN353_n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \blkinst/cluster9/cfg_d_reg[72]  (
	.Q(\blkinst/cluster9/FE_PHN1563_cfg_d_72 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN3096_cfg_d_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[73]  (
	.Q(\blkinst/cluster9/FE_PHN1374_cfg_d_73 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2105_cfg_d_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[74]  (
	.Q(\blkinst/cluster9/FE_PHN2667_cfg_d_74 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2615_cfg_d_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[75]  (
	.Q(\blkinst/cluster9/FE_PHN2463_cfg_d_75 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN523_cfg_d_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[76]  (
	.Q(\blkinst/cluster9/cfg_d[76] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1255_cfg_d_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[77]  (
	.Q(\blkinst/cluster9/cfg_d[77] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2119_cfg_d_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[78]  (
	.Q(\blkinst/cluster9/FE_PHN1394_cfg_d_78 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2232_cfg_d_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[79]  (
	.Q(\blkinst/cluster9/FE_PHN1434_cfg_d_79 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2261_cfg_d_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[80]  (
	.Q(\blkinst/cluster9/FE_PHN2995_cfg_d_80 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN2171_cfg_d_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[81]  (
	.Q(\blkinst/cluster9/FE_PHN2636_cfg_d_81 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1023_cfg_d_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[82]  (
	.Q(\blkinst/cluster9/cfg_d[82] ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/FE_PHN1125_cfg_d_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \blkinst/cluster9/cfg_d_reg[83]  (
	.QN(\blkinst/cluster9/FE_PHN1159_blkinst__cfg_o_0 ),
	.CLK(\blkinst/cluster9/CLKGATE_rc_gclk ),
	.D(\blkinst/cluster9/n_165 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster9/g2875  (
	.Y(blkinst__ob9[0]),
	.A(\blkinst/cluster9/n_170 ),
	.B(\blkinst/cluster9/n_169 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster9/g2876  (
	.Y(\blkinst/cluster9/n_170 ),
	.A1(\blkinst/cluster9/cfg_d[82] ),
	.A2(\blkinst/cluster9/FE_DBTN4_ffb ),
	.B(\blkinst/cluster9/n_167 ),
	.C(\blkinst/cluster9/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \blkinst/cluster9/g2877  (
	.Y(\blkinst/cluster9/n_169 ),
	.A1(\blkinst/cluster9/cfg_d[82] ),
	.A2(\blkinst/cluster9/FE_OFN3_n_183 ),
	.B(\blkinst/cluster9/n_166 ),
	.C(blkinst__cfg_o[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster9/g2878  (
	.Y(\blkinst/cluster9/n_168 ),
	.A(blkinst__cfg_o[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster9/g2879  (
	.Y(\blkinst/cluster9/n_167 ),
	.A(\blkinst/cluster9/cfg_d[82] ),
	.B(\blkinst/cluster9/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster9/g2881  (
	.Y(blkinst__oa9[0]),
	.A(\blkinst/cluster9/n_163 ),
	.B(\blkinst/cluster9/n_164 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster9/g2882  (
	.Y(\blkinst/cluster9/n_166 ),
	.A(\blkinst/cluster9/cfg_d[82] ),
	.B(\blkinst/cluster9/FE_OCPN275_s ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2883  (
	.Y(\blkinst/cluster9/FE_PHN2304_n_165 ),
	.A(\blkinst/cluster9/cfg_d[82] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \blkinst/cluster9/g2885  (
	.Y(\blkinst/cluster9/n_164 ),
	.A(\blkinst/cluster9/cfg_d[81] ),
	.B(\blkinst/cluster9/FE_OCPN275_s ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \blkinst/cluster9/g2886  (
	.Y(\blkinst/cluster9/n_163 ),
	.A(\blkinst/cluster9/cfg_d[81] ),
	.B(\blkinst/cluster9/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2891  (
	.Y(\blkinst/cluster9/n_183 ),
	.A(\blkinst/cluster9/n_155 ),
	.B(\blkinst/cluster9/n_160 ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2x1_ASAP7_75t_SL \blkinst/cluster9/g2892  (
	.Y(\blkinst/cluster9/s ),
	.A(\blkinst/cluster9/internal_lut6 ),
	.B(\blkinst/cluster9/n_159 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2894  (
	.Y(\blkinst/cluster9/n_160 ),
	.A(\blkinst/cluster9/n_159 ),
	.B(\blkinst/cluster9/internal_lut6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster9/g2896  (
	.Y(\blkinst/cluster9/n_159 ),
	.A(\blkinst/cluster9/n_158 ),
	.B(\blkinst/cluster9/n_149 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2898  (
	.Y(\blkinst/cluster9/n_158 ),
	.A(\blkinst/cluster9/n_157 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2899  (
	.Y(\blkinst/cluster9/n_157 ),
	.A1(\blkinst/cluster9/cfg_d[69] ),
	.A2(FE_DBTN33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0),
	.B(\blkinst/cluster9/n_154 ),
	.C(\blkinst/cluster9/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2901  (
	.Y(\blkinst/cluster9/internal_lut6 ),
	.A(\blkinst/cluster9/n_156 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster9/g2902  (
	.Y(\blkinst/cluster9/n_155 ),
	.A(\blkinst/cluster9/n_145 ),
	.B(\blkinst/cluster9/n_153 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g2903  (
	.Y(\blkinst/cluster9/n_156 ),
	.A(\blkinst/cluster9/n_144 ),
	.B(\blkinst/cluster9/n_152 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2904  (
	.Y(\blkinst/cluster9/n_154 ),
	.A(\blkinst/cluster9/cfg_d[69] ),
	.B(\blkinst/cluster9/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2906  (
	.Y(\blkinst/cluster9/n_153 ),
	.A(\blkinst/cluster9/cfg_d[68] ),
	.B(\blkinst/cluster9/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g2907  (
	.Y(\blkinst/cluster9/n_152 ),
	.A(\blkinst/cluster9/n_141 ),
	.B(\blkinst/cluster9/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2909  (
	.Y(\blkinst/cluster9/n_174 ),
	.A(\blkinst/cluster9/n_151 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g2910  (
	.Y(\blkinst/cluster9/n_151 ),
	.A(\blkinst/cluster9/n_137 ),
	.B(\blkinst/cluster9/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2912  (
	.Y(\blkinst/cluster9/n_150 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.A2(\blkinst/cluster9/n_122 ),
	.B(\blkinst/cluster9/n_148 ),
	.C(\blkinst/cluster9/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \blkinst/cluster9/g2915  (
	.Y(\blkinst/cluster9/n_149 ),
	.A(\blkinst/cluster8__cout[0] ),
	.B(\blkinst/cluster9/n_147 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2916  (
	.Y(\blkinst/cluster9/n_148 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.B(\blkinst/cluster9/n_146 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2917  (
	.Y(\blkinst/cluster9/n_147 ),
	.A(\blkinst/cluster9/FE_PHN1484_cfg_d_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster9/g2919  (
	.Y(\blkinst/cluster9/n_146 ),
	.A(\blkinst/cluster9/n_143 ),
	.B(\blkinst/cluster9/n_131 ),
	.C(\blkinst/cluster9/n_139 ),
	.D(\blkinst/cluster9/n_138 ),
	.E(\blkinst/cluster9/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \blkinst/cluster9/g2920  (
	.Y(\blkinst/cluster9/n_145 ),
	.A(\blkinst/cluster9/cfg_d[68] ),
	.B(FE_DBTN33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2922  (
	.Y(\blkinst/cluster9/n_144 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.A2(\blkinst/cluster9/n_98 ),
	.B(\blkinst/cluster9/n_105 ),
	.C(\blkinst/cluster9/n_142 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g2923  (
	.Y(\blkinst/cluster9/n_143 ),
	.A(\blkinst/cluster9/n_130 ),
	.B(\blkinst/cluster9/n_133 ),
	.C(\blkinst/cluster9/n_134 ),
	.D(\blkinst/cluster9/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2925  (
	.Y(\blkinst/cluster9/n_142 ),
	.A(\blkinst/cluster9/n_141 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2926  (
	.Y(\blkinst/cluster9/n_141 ),
	.A(\blkinst/cluster9/cfg_d[67] ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia9[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2928  (
	.Y(\blkinst/cluster9/n_140 ),
	.A(\blkinst/cluster9/cfg_d[66] ),
	.B(\blkinst/cluster9/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2930  (
	.Y(\blkinst/cluster9/n_139 ),
	.A(\blkinst/cluster9/cfg_d[65] ),
	.B(\blkinst/cluster9/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2932  (
	.Y(\blkinst/cluster9/n_138 ),
	.A(\blkinst/cluster9/cfg_d[64] ),
	.B(\blkinst/cluster9/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2933  (
	.Y(\blkinst/cluster9/n_137 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.A2(\blkinst/cluster9/n_112 ),
	.B(\blkinst/cluster9/n_135 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2935  (
	.Y(\blkinst/cluster9/n_136 ),
	.A(\blkinst/cluster9/cfg_d[63] ),
	.B(\blkinst/cluster9/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2937  (
	.Y(\blkinst/cluster9/n_135 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.B(\blkinst/cluster9/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2938  (
	.Y(\blkinst/cluster9/n_134 ),
	.A(\blkinst/cluster9/cfg_d[62] ),
	.B(\blkinst/cluster9/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2940  (
	.Y(\blkinst/cluster9/n_133 ),
	.A(\blkinst/cluster9/cfg_d[61] ),
	.B(\blkinst/cluster9/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \blkinst/cluster9/g2941  (
	.Y(\blkinst/cluster9/n_132 ),
	.A(\blkinst/cluster9/n_128 ),
	.B(\blkinst/cluster9/n_121 ),
	.C(\blkinst/cluster9/n_123 ),
	.D(\blkinst/cluster9/n_127 ),
	.E(\blkinst/cluster9/n_129 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2943  (
	.Y(\blkinst/cluster9/n_131 ),
	.A(\blkinst/cluster9/cfg_d[60] ),
	.B(\blkinst/cluster9/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2945  (
	.Y(\blkinst/cluster9/n_130 ),
	.A(\blkinst/cluster9/cfg_d[59] ),
	.B(\blkinst/cluster9/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2947  (
	.Y(\blkinst/cluster9/n_129 ),
	.A(\blkinst/cluster9/cfg_d[58] ),
	.B(\blkinst/cluster9/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g2948  (
	.Y(\blkinst/cluster9/n_128 ),
	.A(\blkinst/cluster9/n_119 ),
	.B(\blkinst/cluster9/n_126 ),
	.C(\blkinst/cluster9/n_125 ),
	.D(\blkinst/cluster9/n_124 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2950  (
	.Y(\blkinst/cluster9/n_127 ),
	.A(\blkinst/cluster9/cfg_d[57] ),
	.B(\blkinst/cluster9/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2952  (
	.Y(\blkinst/cluster9/n_126 ),
	.A(\blkinst/cluster9/cfg_d[56] ),
	.B(\blkinst/cluster9/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2954  (
	.Y(\blkinst/cluster9/n_125 ),
	.A(\blkinst/cluster9/cfg_d[55] ),
	.B(\blkinst/cluster9/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2956  (
	.Y(\blkinst/cluster9/n_124 ),
	.A(\blkinst/cluster9/cfg_d[54] ),
	.B(\blkinst/cluster9/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2958  (
	.Y(\blkinst/cluster9/n_123 ),
	.A(\blkinst/cluster9/cfg_d[53] ),
	.B(\blkinst/cluster9/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster9/g2959  (
	.Y(\blkinst/cluster9/n_122 ),
	.A(\blkinst/cluster9/n_120 ),
	.B(\blkinst/cluster9/n_109 ),
	.C(\blkinst/cluster9/n_116 ),
	.D(\blkinst/cluster9/n_115 ),
	.E(\blkinst/cluster9/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2961  (
	.Y(\blkinst/cluster9/n_121 ),
	.A(\blkinst/cluster9/cfg_d[52] ),
	.B(\blkinst/cluster9/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g2962  (
	.Y(\blkinst/cluster9/n_120 ),
	.A(\blkinst/cluster9/n_111 ),
	.B(\blkinst/cluster9/n_113 ),
	.C(\blkinst/cluster9/n_117 ),
	.D(\blkinst/cluster9/n_118 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2964  (
	.Y(\blkinst/cluster9/n_119 ),
	.A(\blkinst/cluster9/cfg_d[51] ),
	.B(\blkinst/cluster9/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2966  (
	.Y(\blkinst/cluster9/n_118 ),
	.A(\blkinst/cluster9/cfg_d[50] ),
	.B(\blkinst/cluster9/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2968  (
	.Y(\blkinst/cluster9/n_117 ),
	.A(\blkinst/cluster9/cfg_d[49] ),
	.B(\blkinst/cluster9/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2970  (
	.Y(\blkinst/cluster9/n_116 ),
	.A(\blkinst/cluster9/cfg_d[48] ),
	.B(\blkinst/cluster9/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2972  (
	.Y(\blkinst/cluster9/n_115 ),
	.A(\blkinst/cluster9/cfg_d[47] ),
	.B(\blkinst/cluster9/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2974  (
	.Y(\blkinst/cluster9/n_114 ),
	.A(\blkinst/cluster9/cfg_d[46] ),
	.B(\blkinst/cluster9/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2976  (
	.Y(\blkinst/cluster9/n_113 ),
	.A(\blkinst/cluster9/cfg_d[45] ),
	.B(\blkinst/cluster9/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \blkinst/cluster9/g2977  (
	.Y(\blkinst/cluster9/n_112 ),
	.A(\blkinst/cluster9/n_110 ),
	.B(\blkinst/cluster9/n_97 ),
	.C(\blkinst/cluster9/n_106 ),
	.D(\blkinst/cluster9/n_104 ),
	.E(\blkinst/cluster9/n_103 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2979  (
	.Y(\blkinst/cluster9/n_111 ),
	.A(\blkinst/cluster9/cfg_d[44] ),
	.B(\blkinst/cluster9/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g2980  (
	.Y(\blkinst/cluster9/n_110 ),
	.A(\blkinst/cluster9/n_100 ),
	.B(\blkinst/cluster9/n_102 ),
	.C(\blkinst/cluster9/n_107 ),
	.D(\blkinst/cluster9/n_108 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2982  (
	.Y(\blkinst/cluster9/n_109 ),
	.A(\blkinst/cluster9/cfg_d[43] ),
	.B(\blkinst/cluster9/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2984  (
	.Y(\blkinst/cluster9/n_108 ),
	.A(\blkinst/cluster9/cfg_d[42] ),
	.B(\blkinst/cluster9/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2986  (
	.Y(\blkinst/cluster9/n_107 ),
	.A(\blkinst/cluster9/cfg_d[41] ),
	.B(\blkinst/cluster9/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2988  (
	.Y(\blkinst/cluster9/n_106 ),
	.A(\blkinst/cluster9/cfg_d[40] ),
	.B(\blkinst/cluster9/n_41 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2989  (
	.Y(\blkinst/cluster9/n_105 ),
	.A1(\blkinst/cluster9/n_101 ),
	.A2(\blkinst/cluster9/n_89 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.C(\blkinst/cluster9/n_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2991  (
	.Y(\blkinst/cluster9/n_104 ),
	.A(\blkinst/cluster9/cfg_d[39] ),
	.B(\blkinst/cluster9/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2993  (
	.Y(\blkinst/cluster9/n_103 ),
	.A(\blkinst/cluster9/cfg_d[38] ),
	.B(\blkinst/cluster9/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2995  (
	.Y(\blkinst/cluster9/n_102 ),
	.A(\blkinst/cluster9/cfg_d[37] ),
	.B(\blkinst/cluster9/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \blkinst/cluster9/g2996  (
	.Y(\blkinst/cluster9/n_101 ),
	.A(\blkinst/cluster9/n_99 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2998  (
	.Y(\blkinst/cluster9/n_100 ),
	.A(\blkinst/cluster9/cfg_d[36] ),
	.B(\blkinst/cluster9/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster9/g2999  (
	.Y(\blkinst/cluster9/n_99 ),
	.A(\blkinst/cluster9/n_92 ),
	.B(\blkinst/cluster9/n_95 ),
	.C(\blkinst/cluster9/n_94 ),
	.D(\blkinst/cluster9/n_96 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g3001  (
	.Y(\blkinst/cluster9/n_98 ),
	.A1(\blkinst/cluster9/n_83 ),
	.A2(\blkinst/cluster9/n_93 ),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.C(\blkinst/cluster9/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3002  (
	.Y(\blkinst/cluster9/n_97 ),
	.A(\blkinst/cluster9/internal_lut5[1] ),
	.B(\blkinst/cluster9/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3004  (
	.Y(\blkinst/cluster9/n_96 ),
	.A(\blkinst/cluster9/cfg_d[34] ),
	.B(\blkinst/cluster9/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3006  (
	.Y(\blkinst/cluster9/n_95 ),
	.A(\blkinst/cluster9/cfg_d[33] ),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3008  (
	.Y(\blkinst/cluster9/n_94 ),
	.A(\blkinst/cluster9/cfg_d[32] ),
	.B(\blkinst/cluster9/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster9/g3009  (
	.Y(\blkinst/cluster9/n_93 ),
	.A(\blkinst/cluster9/n_90 ),
	.B(\blkinst/cluster9/n_86 ),
	.C(\blkinst/cluster9/n_88 ),
	.D(\blkinst/cluster9/n_91 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3011  (
	.Y(\blkinst/cluster9/n_92 ),
	.A(\blkinst/cluster9/FE_PHN2764_cfg_d_31 ),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3013  (
	.Y(\blkinst/cluster9/n_91 ),
	.A(\blkinst/cluster9/cfg_d[30] ),
	.B(\blkinst/cluster9/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3015  (
	.Y(\blkinst/cluster9/n_90 ),
	.A(\blkinst/cluster9/cfg_d[29] ),
	.B(\blkinst/cluster9/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3016  (
	.Y(\blkinst/cluster9/n_89 ),
	.A(\blkinst/cluster9/n_36 ),
	.B(\blkinst/cluster9/n_87 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3018  (
	.Y(\blkinst/cluster9/n_88 ),
	.A(\blkinst/cluster9/cfg_d[28] ),
	.B(\blkinst/cluster9/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g3019  (
	.Y(\blkinst/cluster9/n_87 ),
	.A(\blkinst/cluster9/n_80 ),
	.B(\blkinst/cluster9/n_82 ),
	.C(\blkinst/cluster9/n_84 ),
	.D(\blkinst/cluster9/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3021  (
	.Y(\blkinst/cluster9/n_86 ),
	.A(\blkinst/cluster9/cfg_d[27] ),
	.B(\blkinst/cluster9/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3023  (
	.Y(\blkinst/cluster9/n_85 ),
	.A(\blkinst/cluster9/cfg_d[26] ),
	.B(\blkinst/cluster9/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3025  (
	.Y(\blkinst/cluster9/n_84 ),
	.A(\blkinst/cluster9/cfg_d[25] ),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3026  (
	.Y(\blkinst/cluster9/n_83 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]),
	.B(\blkinst/cluster9/n_81 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3028  (
	.Y(\blkinst/cluster9/n_82 ),
	.A(\blkinst/cluster9/cfg_d[24] ),
	.B(\blkinst/cluster9/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g3029  (
	.Y(\blkinst/cluster9/n_81 ),
	.A(\blkinst/cluster9/n_73 ),
	.B(\blkinst/cluster9/n_75 ),
	.C(\blkinst/cluster9/n_77 ),
	.D(\blkinst/cluster9/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3031  (
	.Y(\blkinst/cluster9/n_80 ),
	.A(\blkinst/cluster9/cfg_d[23] ),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g3032  (
	.Y(\blkinst/cluster9/n_79 ),
	.A1(\blkinst/cluster9/n_36 ),
	.A2(\blkinst/cluster9/n_63 ),
	.B(\blkinst/cluster9/n_76 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3034  (
	.Y(\blkinst/cluster9/n_78 ),
	.A(\blkinst/cluster9/cfg_d[22] ),
	.B(\blkinst/cluster9/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3036  (
	.Y(\blkinst/cluster9/n_77 ),
	.A(\blkinst/cluster9/FE_PHN1467_cfg_d_21 ),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3037  (
	.Y(\blkinst/cluster9/n_76 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3039  (
	.Y(\blkinst/cluster9/n_75 ),
	.A(\blkinst/cluster9/cfg_d[20] ),
	.B(\blkinst/cluster9/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4xp25_ASAP7_75t_SL \blkinst/cluster9/g3040  (
	.Y(\blkinst/cluster9/n_74 ),
	.A(\blkinst/cluster9/n_70 ),
	.B(\blkinst/cluster9/n_67 ),
	.C(\blkinst/cluster9/n_69 ),
	.D(\blkinst/cluster9/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3042  (
	.Y(\blkinst/cluster9/n_73 ),
	.A(\blkinst/cluster9/FE_PHN1459_cfg_d_19 ),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3044  (
	.Y(\blkinst/cluster9/n_72 ),
	.A(\blkinst/cluster9/cfg_d[18] ),
	.B(\blkinst/cluster9/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g3045  (
	.Y(\blkinst/cluster9/n_71 ),
	.A1(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]),
	.A2(\blkinst/cluster9/n_58 ),
	.B(\blkinst/cluster9/n_68 ),
	.C(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3047  (
	.Y(\blkinst/cluster9/n_70 ),
	.A(\blkinst/cluster9/cfg_d[17] ),
	.B(\blkinst/cluster9/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3049  (
	.Y(\blkinst/cluster9/n_69 ),
	.A(\blkinst/cluster9/cfg_d[16] ),
	.B(\blkinst/cluster9/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g3050  (
	.Y(\blkinst/cluster9/n_68 ),
	.A(\blkinst/cluster9/n_62 ),
	.B(\blkinst/cluster9/n_65 ),
	.C(\blkinst/cluster9/n_64 ),
	.D(\blkinst/cluster9/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3052  (
	.Y(\blkinst/cluster9/n_67 ),
	.A(\blkinst/cluster9/cfg_d[15] ),
	.B(\blkinst/cluster9/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3054  (
	.Y(\blkinst/cluster9/n_66 ),
	.A(\blkinst/cluster9/cfg_d[14] ),
	.B(\blkinst/cluster9/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3056  (
	.Y(\blkinst/cluster9/n_65 ),
	.A(\blkinst/cluster9/cfg_d[13] ),
	.B(\blkinst/cluster9/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3058  (
	.Y(\blkinst/cluster9/n_64 ),
	.A(\blkinst/cluster9/cfg_d[12] ),
	.B(\blkinst/cluster9/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g3059  (
	.Y(\blkinst/cluster9/n_63 ),
	.A(\blkinst/cluster9/n_57 ),
	.B(\blkinst/cluster9/n_59 ),
	.C(\blkinst/cluster9/n_60 ),
	.D(\blkinst/cluster9/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3061  (
	.Y(\blkinst/cluster9/n_62 ),
	.A(\blkinst/cluster9/cfg_d[11] ),
	.B(\blkinst/cluster9/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3063  (
	.Y(\blkinst/cluster9/n_61 ),
	.A(\blkinst/cluster9/cfg_d[10] ),
	.B(\blkinst/cluster9/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3065  (
	.Y(\blkinst/cluster9/n_60 ),
	.A(\blkinst/cluster9/cfg_d[9] ),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3067  (
	.Y(\blkinst/cluster9/n_59 ),
	.A(\blkinst/cluster9/cfg_d[8] ),
	.B(\blkinst/cluster9/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \blkinst/cluster9/g3068  (
	.Y(\blkinst/cluster9/n_58 ),
	.A(\blkinst/cluster9/n_53 ),
	.B(\blkinst/cluster9/n_54 ),
	.C(\blkinst/cluster9/n_55 ),
	.D(\blkinst/cluster9/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3070  (
	.Y(\blkinst/cluster9/n_57 ),
	.A(\blkinst/cluster9/cfg_d[7] ),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3072  (
	.Y(\blkinst/cluster9/n_56 ),
	.A(\blkinst/cluster9/cfg_d[6] ),
	.B(\blkinst/cluster9/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3074  (
	.Y(\blkinst/cluster9/n_55 ),
	.A(\blkinst/cluster9/cfg_d[5] ),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3076  (
	.Y(\blkinst/cluster9/n_54 ),
	.A(\blkinst/cluster9/cfg_d[4] ),
	.B(\blkinst/cluster9/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3078  (
	.Y(\blkinst/cluster9/n_53 ),
	.A(\blkinst/cluster9/cfg_d[3] ),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3082  (
	.Y(\blkinst/cluster9/n_52 ),
	.A(\blkinst/cluster9/n_28 ),
	.B(\blkinst/cluster9/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3083  (
	.Y(\blkinst/cluster9/n_51 ),
	.A(\blkinst/cluster9/n_28 ),
	.B(\blkinst/cluster9/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3084  (
	.Y(\blkinst/cluster9/n_50 ),
	.A(\blkinst/cluster9/n_28 ),
	.B(\blkinst/cluster9/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster9/g3085  (
	.Y(\blkinst/cluster9/n_49 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_34 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3086  (
	.Y(\blkinst/cluster9/n_48 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3087  (
	.Y(\blkinst/cluster9/n_47 ),
	.A(\blkinst/cluster9/n_28 ),
	.B(\blkinst/cluster9/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \blkinst/cluster9/g3088  (
	.Y(\blkinst/cluster9/n_46 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3089  (
	.Y(\blkinst/cluster9/n_45 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3090  (
	.Y(\blkinst/cluster9/n_44 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3091  (
	.Y(\blkinst/cluster9/n_43 ),
	.A(\blkinst/cluster9/n_27 ),
	.B(\blkinst/cluster9/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3092  (
	.Y(\blkinst/cluster9/n_42 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g3093  (
	.Y(\blkinst/cluster9/n_41 ),
	.A(\blkinst/cluster9/n_27 ),
	.B(\blkinst/cluster9/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3094  (
	.Y(\blkinst/cluster9/n_39 ),
	.A(\blkinst/cluster9/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3095  (
	.Y(\blkinst/cluster9/n_37 ),
	.A(\blkinst/cluster9/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3097  (
	.Y(\blkinst/cluster9/n_40 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[1]),
	.B(\blkinst/cluster9/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3098  (
	.Y(\blkinst/cluster9/n_38 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[0]),
	.B(\blkinst/cluster9/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3099  (
	.Y(\blkinst/cluster9/n_34 ),
	.A(\blkinst/cluster9/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3100  (
	.Y(\blkinst/cluster9/n_32 ),
	.A(\blkinst/cluster9/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_R \blkinst/cluster9/g3101  (
	.Y(\blkinst/cluster9/FE_PHN2277_n_175 ),
	.A(cfg_lut_we),
	.B(cfg_scan_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3102  (
	.Y(\blkinst/cluster9/n_36 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.B(\blkinst/cluster9/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3103  (
	.Y(\blkinst/cluster9/n_35 ),
	.A(\blkinst/cluster9/n_29 ),
	.B(\blkinst/cluster9/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g3104  (
	.Y(\blkinst/cluster9/n_33 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[1]),
	.B(cbinst_x0y0w__blkp_clb_x0y0_ia9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3106  (
	.Y(\blkinst/cluster9/n_30 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3107  (
	.Y(\blkinst/cluster9/n_29 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g3108  (
	.Y(\blkinst/cluster9/n_28 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \blkinst/cluster9/g3109  (
	.Y(\blkinst/cluster9/n_27 ),
	.A(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster9/ffb_reg  (
	.QN(\blkinst/cluster9/ffb ),
	.CLK(\blkinst/cluster9/n_26 ),
	.D(\blkinst/cluster9/FE_DBTN4_ffb ),
	.SE(\blkinst/cluster9/n_20 ),
	.SI(\blkinst/cluster9/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFHx1_ASAP7_75t_SL \blkinst/cluster9/q_reg[0]  (
	.QN(blkinst__q9[0]),
	.CLK(\blkinst/cluster9/n_26 ),
	.D(\blkinst/cluster9/n_6 ),
	.SE(\blkinst/cluster9/n_21 ),
	.SI(\blkinst/cluster9/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2570  (
	.Y(\blkinst/cluster9/n_25 ),
	.A1(\blkinst/cluster9/n_17 ),
	.A2(\blkinst/cluster9/n_14 ),
	.B(\blkinst/cluster9/n_19 ),
	.C(\blkinst/cluster9/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster9/g2571  (
	.Y(\blkinst/cluster9/n_24 ),
	.A1(\blkinst/cluster9/n_16 ),
	.A2(\blkinst/cluster9/n_15 ),
	.B(\blkinst/cluster9/n_18 ),
	.C(\blkinst/cluster9/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g2572  (
	.Y(\blkinst/cluster9/n_23 ),
	.A(\blkinst/cluster9/n_3 ),
	.B(\blkinst/cluster9/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \blkinst/cluster9/g2573  (
	.Y(\blkinst/cluster9/n_22 ),
	.A(\blkinst/cluster9/n_7 ),
	.B(\blkinst/cluster9/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster9/g2574  (
	.Y(\blkinst/cluster9/n_21 ),
	.A(\blkinst/cluster9/n_18 ),
	.B(\blkinst/cluster9/n_12 ),
	.C(\blkinst/cluster9/cfg_d[73] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \blkinst/cluster9/g2575  (
	.Y(\blkinst/cluster9/n_20 ),
	.A(\blkinst/cluster9/n_19 ),
	.B(\blkinst/cluster9/n_12 ),
	.C(\blkinst/cluster9/cfg_d[78] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2576  (
	.Y(\blkinst/cluster9/n_17 ),
	.A1(\blkinst/cluster9/cfg_d[76] ),
	.A2(FE_DBTN33_cbinst_x0y0w__blkp_clb_x0y0_ib9_0),
	.B(\blkinst/cluster9/n_10 ),
	.C(\blkinst/cluster9/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2577  (
	.Y(\blkinst/cluster9/n_19 ),
	.A(\blkinst/cluster9/cfg_d[79] ),
	.B(\blkinst/cluster9/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2578  (
	.Y(\blkinst/cluster9/n_18 ),
	.A(\blkinst/cluster9/cfg_d[74] ),
	.B(\blkinst/cluster9/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2579  (
	.Y(\blkinst/cluster9/n_16 ),
	.A1(\blkinst/cluster9/cfg_d[71] ),
	.A2(\blkinst/cluster9/n_156 ),
	.B(\blkinst/cluster9/n_11 ),
	.C(\blkinst/cluster9/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \blkinst/cluster9/g2580  (
	.Y(\blkinst/cluster9/n_15 ),
	.A1(\blkinst/cluster9/cfg_d[71] ),
	.A2(\blkinst/cluster9/n_190 ),
	.B(\blkinst/cluster9/n_8 ),
	.C(\blkinst/cluster9/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \blkinst/cluster9/g2581  (
	.Y(\blkinst/cluster9/n_14 ),
	.A1(\blkinst/cluster9/cfg_d[76] ),
	.A2(\blkinst/cluster9/n_190 ),
	.B(\blkinst/cluster9/n_9 ),
	.C(\blkinst/cluster9/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SL \blkinst/cluster9/g2582  (
	.Y(\blkinst/cluster9/n_13 ),
	.A(\blkinst/cluster9/cfg_d[2] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_sr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2xp5_ASAP7_75t_SL \blkinst/cluster9/g2583  (
	.Y(\blkinst/cluster9/n_12 ),
	.A(\blkinst/cluster9/cfg_d[1] ),
	.B(cbinst_x0y0s__blkp_clb_x0y0_ce[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR2xp5_ASAP7_75t_SRAM \blkinst/cluster9/g2584  (
	.Y(\blkinst/cluster9/n_26 ),
	.A(clk),
	.B(\blkinst/cluster9/cfg_d[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2585  (
	.Y(\blkinst/cluster9/n_11 ),
	.A(\blkinst/cluster9/cfg_d[71] ),
	.B(\blkinst/cluster9/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2586  (
	.Y(\blkinst/cluster9/n_10 ),
	.A(\blkinst/cluster9/cfg_d[76] ),
	.B(\blkinst/cluster9/n_174 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2587  (
	.Y(\blkinst/cluster9/n_9 ),
	.A(\blkinst/cluster9/cfg_d[76] ),
	.B(\blkinst/cluster9/s ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \blkinst/cluster9/g2588  (
	.Y(\blkinst/cluster9/n_8 ),
	.A(\blkinst/cluster9/s ),
	.B(\blkinst/cluster9/cfg_d[71] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2589  (
	.Y(\blkinst/cluster9/n_7 ),
	.A(\blkinst/cluster9/cfg_d[75] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2590  (
	.Y(\blkinst/cluster9/n_6 ),
	.A(blkinst__q9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2591  (
	.Y(\blkinst/cluster9/n_5 ),
	.A(\blkinst/cluster9/cfg_d[72] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2593  (
	.Y(\blkinst/cluster9/n_3 ),
	.A(\blkinst/cluster9/cfg_d[80] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/g2596  (
	.Y(\blkinst/cluster9/n_0 ),
	.A(\blkinst/cluster9/cfg_d[77] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \blkinst/cluster9/fopt  (
	.Y(arc_L1_x0v1e[0]),
	.A(\blkinst/cluster9/FE_OFN3_n_183 ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \blkinst/cluster9/tie_0_cell  (
	.L(\blkinst/cluster9/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g56  (
	.Y(arc_L1_x0y0n[1]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_5 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g57  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_6 ),
	.A1(\sram_output_cfg[10] [1]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_4 ),
	.C(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g58  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_5 ),
	.A1(\sram_output_cfg[10] [1]),
	.A2(blkinst__ob0[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_3 ),
	.C(\sram_output_cfg[10] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g59  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_4 ),
	.A(blkinst__q9[0]),
	.B(\sram_output_cfg[10] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g60  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_3 ),
	.A(blkinst__q6[0]),
	.B(\sram_output_cfg[10] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g62  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_1 ),
	.A(\sram_output_cfg[10] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_1/g63  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_1/n_0 ),
	.A(blkinst__ob3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g48  (
	.Y(arc_L1_x0y0n[2]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_0 ),
	.A2(\sram_output_cfg[10] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_1 ),
	.C(\sram_output_cfg[10] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_3 ),
	.A(\sram_output_cfg[10] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_2 ),
	.A(\sram_output_cfg[10] [2]),
	.B(blkinst__q3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_1 ),
	.A(\sram_output_cfg[10] [3]),
	.B(blkinst__oa7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_2/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_2/n_0 ),
	.A(blkinst__q0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g48  (
	.Y(arc_L1_x0y0n[3]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_4 ),
	.A1(\sram_output_cfg[10] [5]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_1 ),
	.C(\sram_output_cfg[10] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_3 ),
	.A(\sram_output_cfg[10] [5]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_2 ),
	.A(\sram_output_cfg[10] [4]),
	.B(blkinst__oa4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_1 ),
	.A(\sram_output_cfg[10] [5]),
	.B(blkinst__ob7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_3/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_3/n_0 ),
	.A(blkinst__oa1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/g48  (
	.Y(arc_L1_x0y0n[4]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_4 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_4 ),
	.A1(\sram_output_cfg[10] [7]),
	.A2(blkinst__ob1[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_1 ),
	.C(\sram_output_cfg[10] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_3 ),
	.A(\sram_output_cfg[10] [7]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_2 ),
	.A(\sram_output_cfg[10] [6]),
	.B(blkinst__ob4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_4/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_4/n_1 ),
	.A(blkinst__q7[0]),
	.B(\sram_output_cfg[10] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g48  (
	.Y(arc_L1_x0y0n[5]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_0 ),
	.A2(\sram_output_cfg[10] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_1 ),
	.C(\sram_output_cfg[10] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_3 ),
	.A(\sram_output_cfg[10] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_2 ),
	.A(\sram_output_cfg[10] [8]),
	.B(blkinst__q4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_1 ),
	.A(\sram_output_cfg[10] [9]),
	.B(blkinst__oa8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_5/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_5/n_0 ),
	.A(blkinst__q1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g48  (
	.Y(arc_L1_x0y0n[6]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_4 ),
	.A1(\sram_output_cfg[10] [11]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_1 ),
	.C(\sram_output_cfg[10] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_3 ),
	.A(\sram_output_cfg[10] [11]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_2 ),
	.A(\sram_output_cfg[10] [10]),
	.B(blkinst__oa5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_1 ),
	.A(\sram_output_cfg[10] [11]),
	.B(blkinst__ob8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_6/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_6/n_0 ),
	.A(blkinst__oa2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g48  (
	.Y(arc_L1_x0y0n[7]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_4 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_4 ),
	.A1(\sram_output_cfg[10] [13]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_1 ),
	.C(\sram_output_cfg[10] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_3 ),
	.A(\sram_output_cfg[10] [13]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_2 ),
	.A(\sram_output_cfg[10] [12]),
	.B(blkinst__ob5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_1 ),
	.A(blkinst__q8[0]),
	.B(\sram_output_cfg[10] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_7/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_7/n_0 ),
	.A(blkinst__ob2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g48  (
	.Y(arc_L1_x0y0n[8]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_0 ),
	.A2(\sram_output_cfg[10] [15]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_1 ),
	.C(\sram_output_cfg[10] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_3 ),
	.A(\sram_output_cfg[10] [15]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_2 ),
	.A(\sram_output_cfg[10] [14]),
	.B(blkinst__q5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_1 ),
	.A(\sram_output_cfg[10] [15]),
	.B(blkinst__oa9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_8/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_8/n_0 ),
	.A(blkinst__q2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g48  (
	.Y(arc_L1_x0y0n[9]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_4 ),
	.A1(\sram_output_cfg[10] [17]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_1 ),
	.C(\sram_output_cfg[10] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_3 ),
	.A(\sram_output_cfg[10] [17]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_2 ),
	.A(\sram_output_cfg[10] [16]),
	.B(blkinst__oa6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_1 ),
	.A(\sram_output_cfg[10] [17]),
	.B(blkinst__ob9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_9/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_9/n_0 ),
	.A(blkinst__oa3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g56  (
	.Y(arc_L1_x0y0n[10]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_6 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g57  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_6 ),
	.A1(\sram_output_cfg[10] [19]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_4 ),
	.C(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g58  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_5 ),
	.A1(\sram_output_cfg[10] [19]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_2 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_3 ),
	.C(\sram_output_cfg[10] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g59  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_4 ),
	.A(blkinst__q9[0]),
	.B(\sram_output_cfg[10] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g60  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_3 ),
	.A(\sram_output_cfg[10] [19]),
	.B(blkinst__ob6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g61  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_2 ),
	.A(arc_L1_x0y0n[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g62  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_1 ),
	.A(\sram_output_cfg[10] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_10/g63  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_10/n_0 ),
	.A(blkinst__ob3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/g48  (
	.Y(arc_L1_x0y0n[11]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_4 ),
	.A1(\sram_output_cfg[10] [21]),
	.A2(blkinst__ob0[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_1 ),
	.C(\sram_output_cfg[10] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_3 ),
	.A(\sram_output_cfg[10] [21]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_2 ),
	.A(\sram_output_cfg[10] [20]),
	.B(blkinst__q3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_11/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_11/n_1 ),
	.A(blkinst__q6[0]),
	.B(\sram_output_cfg[10] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g48  (
	.Y(arc_L1_x0y0n[12]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_0 ),
	.A2(\sram_output_cfg[10] [23]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_1 ),
	.C(\sram_output_cfg[10] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_3 ),
	.A(\sram_output_cfg[10] [23]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_2 ),
	.A(\sram_output_cfg[10] [22]),
	.B(blkinst__oa4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_1 ),
	.A(\sram_output_cfg[10] [23]),
	.B(blkinst__oa7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_12/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_12/n_0 ),
	.A(blkinst__q0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g48  (
	.Y(arc_L1_x0y0n[13]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_4 ),
	.A1(\sram_output_cfg[10] [25]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_1 ),
	.C(\sram_output_cfg[10] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_3 ),
	.A(\sram_output_cfg[10] [25]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_2 ),
	.A(\sram_output_cfg[10] [24]),
	.B(blkinst__ob4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_1 ),
	.A(\sram_output_cfg[10] [25]),
	.B(blkinst__ob7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_13/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_13/n_0 ),
	.A(blkinst__oa1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/g48  (
	.Y(arc_L1_x0y0n[14]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_4 ),
	.A1(\sram_output_cfg[10] [27]),
	.A2(blkinst__ob1[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_1 ),
	.C(\sram_output_cfg[10] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_3 ),
	.A(\sram_output_cfg[10] [27]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_2 ),
	.A(\sram_output_cfg[10] [26]),
	.B(blkinst__q4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_14/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_14/n_1 ),
	.A(blkinst__q7[0]),
	.B(\sram_output_cfg[10] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g48  (
	.Y(arc_L1_x0y0n[15]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_0 ),
	.A2(\sram_output_cfg[10] [29]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_1 ),
	.C(\sram_output_cfg[10] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_3 ),
	.A(\sram_output_cfg[10] [29]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_2 ),
	.A(\sram_output_cfg[10] [28]),
	.B(blkinst__oa5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_1 ),
	.A(\sram_output_cfg[10] [29]),
	.B(blkinst__oa8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_15/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_15/n_0 ),
	.A(blkinst__q1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g48  (
	.Y(arc_L1_x0y0n[16]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_4 ),
	.A1(\sram_output_cfg[10] [31]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_1 ),
	.C(\sram_output_cfg[10] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_3 ),
	.A(\sram_output_cfg[10] [31]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_2 ),
	.A(\sram_output_cfg[10] [30]),
	.B(blkinst__ob5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_1 ),
	.A(\sram_output_cfg[10] [31]),
	.B(blkinst__ob8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_16/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_16/n_0 ),
	.A(blkinst__oa2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g48  (
	.Y(arc_L1_x0y0n[17]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_4 ),
	.A1(\sram_output_cfg[11] [1]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_1 ),
	.C(\sram_output_cfg[11] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_3 ),
	.A(\sram_output_cfg[11] [1]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_2 ),
	.A(\sram_output_cfg[11] [0]),
	.B(blkinst__q5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_1 ),
	.A(blkinst__q8[0]),
	.B(\sram_output_cfg[11] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_17/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_17/n_0 ),
	.A(blkinst__ob2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g48  (
	.Y(arc_L1_x0y0n[18]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_0 ),
	.A2(\sram_output_cfg[11] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_1 ),
	.C(\sram_output_cfg[11] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_3 ),
	.A(\sram_output_cfg[11] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_2 ),
	.A(\sram_output_cfg[11] [2]),
	.B(blkinst__oa6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_1 ),
	.A(\sram_output_cfg[11] [3]),
	.B(blkinst__oa9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_18/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_18/n_0 ),
	.A(blkinst__q2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g48  (
	.Y(arc_L1_x0y0n[19]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_4 ),
	.A1(\sram_output_cfg[11] [5]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_1 ),
	.C(\sram_output_cfg[11] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_3 ),
	.A(\sram_output_cfg[11] [5]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_2 ),
	.A(\sram_output_cfg[11] [4]),
	.B(blkinst__ob6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_1 ),
	.A(\sram_output_cfg[11] [5]),
	.B(blkinst__ob9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0n_19/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0n_19/n_0 ),
	.A(blkinst__oa3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g56  (
	.Y(arc_L1_x0y0s[1]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_5 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g57  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_6 ),
	.A1(\sram_output_cfg[11] [7]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_4 ),
	.C(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g58  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_5 ),
	.A1(\sram_output_cfg[11] [7]),
	.A2(blkinst__ob0[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_3 ),
	.C(\sram_output_cfg[11] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g59  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_4 ),
	.A(blkinst__q9[0]),
	.B(\sram_output_cfg[11] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g60  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_3 ),
	.A(blkinst__q6[0]),
	.B(\sram_output_cfg[11] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g62  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_1 ),
	.A(\sram_output_cfg[11] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_1/g63  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_1/n_0 ),
	.A(blkinst__ob3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g48  (
	.Y(arc_L1_x0y0s[2]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_0 ),
	.A2(\sram_output_cfg[11] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_1 ),
	.C(\sram_output_cfg[11] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_3 ),
	.A(\sram_output_cfg[11] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_2 ),
	.A(\sram_output_cfg[11] [8]),
	.B(blkinst__q3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_1 ),
	.A(\sram_output_cfg[11] [9]),
	.B(blkinst__oa7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_2/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_2/n_0 ),
	.A(blkinst__q0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g48  (
	.Y(arc_L1_x0y0s[3]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_4 ),
	.A1(\sram_output_cfg[11] [11]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_1 ),
	.C(\sram_output_cfg[11] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_3 ),
	.A(\sram_output_cfg[11] [11]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_2 ),
	.A(\sram_output_cfg[11] [10]),
	.B(blkinst__oa4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_1 ),
	.A(\sram_output_cfg[11] [11]),
	.B(blkinst__ob7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_3/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_3/n_0 ),
	.A(blkinst__oa1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/g48  (
	.Y(arc_L1_x0y0s[4]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_4 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_4 ),
	.A1(\sram_output_cfg[11] [13]),
	.A2(blkinst__ob1[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_1 ),
	.C(\sram_output_cfg[11] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_3 ),
	.A(\sram_output_cfg[11] [13]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_2 ),
	.A(\sram_output_cfg[11] [12]),
	.B(blkinst__ob4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_4/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_4/n_1 ),
	.A(blkinst__q7[0]),
	.B(\sram_output_cfg[11] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g48  (
	.Y(arc_L1_x0y0s[5]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_0 ),
	.A2(\sram_output_cfg[11] [15]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_1 ),
	.C(\sram_output_cfg[11] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_3 ),
	.A(\sram_output_cfg[11] [15]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_2 ),
	.A(\sram_output_cfg[11] [14]),
	.B(blkinst__q4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_1 ),
	.A(\sram_output_cfg[11] [15]),
	.B(blkinst__oa8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_5/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_5/n_0 ),
	.A(blkinst__q1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g48  (
	.Y(arc_L1_x0y0s[6]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_4 ),
	.A1(\sram_output_cfg[11] [17]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_1 ),
	.C(\sram_output_cfg[11] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_3 ),
	.A(\sram_output_cfg[11] [17]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_2 ),
	.A(\sram_output_cfg[11] [16]),
	.B(blkinst__oa5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_1 ),
	.A(\sram_output_cfg[11] [17]),
	.B(blkinst__ob8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_6/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_6/n_0 ),
	.A(blkinst__oa2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g48  (
	.Y(arc_L1_x0y0s[7]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_4 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_4 ),
	.A1(\sram_output_cfg[11] [19]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_1 ),
	.C(\sram_output_cfg[11] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_3 ),
	.A(\sram_output_cfg[11] [19]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_2 ),
	.A(\sram_output_cfg[11] [18]),
	.B(blkinst__ob5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_1 ),
	.A(blkinst__q8[0]),
	.B(\sram_output_cfg[11] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_7/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_7/n_0 ),
	.A(blkinst__ob2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g48  (
	.Y(arc_L1_x0y0s[8]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_0 ),
	.A2(\sram_output_cfg[11] [21]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_1 ),
	.C(\sram_output_cfg[11] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_3 ),
	.A(\sram_output_cfg[11] [21]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_2 ),
	.A(\sram_output_cfg[11] [20]),
	.B(blkinst__q5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_1 ),
	.A(\sram_output_cfg[11] [21]),
	.B(blkinst__oa9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_8/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_8/n_0 ),
	.A(blkinst__q2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g48  (
	.Y(arc_L1_x0y0s[9]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_4 ),
	.A1(\sram_output_cfg[11] [23]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_1 ),
	.C(\sram_output_cfg[11] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_3 ),
	.A(\sram_output_cfg[11] [23]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_2 ),
	.A(\sram_output_cfg[11] [22]),
	.B(blkinst__oa6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_1 ),
	.A(\sram_output_cfg[11] [23]),
	.B(blkinst__ob9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_9/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_9/n_0 ),
	.A(blkinst__oa3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g56  (
	.Y(arc_L1_x0y0s[10]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_6 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g57  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_6 ),
	.A1(\sram_output_cfg[11] [25]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_4 ),
	.C(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g58  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_5 ),
	.A1(\sram_output_cfg[11] [25]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_2 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_3 ),
	.C(\sram_output_cfg[11] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g59  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_4 ),
	.A(blkinst__q9[0]),
	.B(\sram_output_cfg[11] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g60  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_3 ),
	.A(\sram_output_cfg[11] [25]),
	.B(blkinst__ob6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g61  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_2 ),
	.A(arc_L1_x0y0n[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g62  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_1 ),
	.A(\sram_output_cfg[11] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_10/g63  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_10/n_0 ),
	.A(blkinst__ob3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/g48  (
	.Y(arc_L1_x0y0s[11]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_4 ),
	.A1(\sram_output_cfg[11] [27]),
	.A2(blkinst__ob0[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_1 ),
	.C(\sram_output_cfg[11] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_3 ),
	.A(\sram_output_cfg[11] [27]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_2 ),
	.A(\sram_output_cfg[11] [26]),
	.B(blkinst__q3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_11/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_11/n_1 ),
	.A(blkinst__q6[0]),
	.B(\sram_output_cfg[11] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g48  (
	.Y(arc_L1_x0y0s[12]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_0 ),
	.A2(\sram_output_cfg[11] [29]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_1 ),
	.C(\sram_output_cfg[11] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_3 ),
	.A(\sram_output_cfg[11] [29]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_2 ),
	.A(\sram_output_cfg[11] [28]),
	.B(blkinst__oa4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_1 ),
	.A(\sram_output_cfg[11] [29]),
	.B(blkinst__oa7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_12/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_12/n_0 ),
	.A(blkinst__q0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g48  (
	.Y(arc_L1_x0y0s[13]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_4 ),
	.A1(\sram_output_cfg[11] [31]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_1 ),
	.C(\sram_output_cfg[11] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_3 ),
	.A(\sram_output_cfg[11] [31]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_2 ),
	.A(\sram_output_cfg[11] [30]),
	.B(blkinst__ob4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_1 ),
	.A(\sram_output_cfg[11] [31]),
	.B(blkinst__ob7[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_13/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_13/n_0 ),
	.A(blkinst__oa1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/g48  (
	.Y(arc_L1_x0y0s[14]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_4 ),
	.A1(\sram_output_cfg[12] [1]),
	.A2(blkinst__ob1[0]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_1 ),
	.C(\sram_output_cfg[12] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_3 ),
	.A(\sram_output_cfg[12] [1]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_2 ),
	.A(\sram_output_cfg[12] [0]),
	.B(blkinst__q4[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_14/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_14/n_1 ),
	.A(blkinst__q7[0]),
	.B(\sram_output_cfg[12] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g48  (
	.Y(arc_L1_x0y0s[15]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_0 ),
	.A2(\sram_output_cfg[12] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_1 ),
	.C(\sram_output_cfg[12] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_3 ),
	.A(\sram_output_cfg[12] [3]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_2 ),
	.A(\sram_output_cfg[12] [2]),
	.B(blkinst__oa5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_1 ),
	.A(\sram_output_cfg[12] [3]),
	.B(blkinst__oa8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_15/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_15/n_0 ),
	.A(blkinst__q1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g48  (
	.Y(arc_L1_x0y0s[16]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_4 ),
	.A1(\sram_output_cfg[12] [5]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_1 ),
	.C(\sram_output_cfg[12] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_3 ),
	.A(\sram_output_cfg[12] [5]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_2 ),
	.A(\sram_output_cfg[12] [4]),
	.B(blkinst__ob5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_1 ),
	.A(\sram_output_cfg[12] [5]),
	.B(blkinst__ob8[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_16/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_16/n_0 ),
	.A(blkinst__oa2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g48  (
	.Y(arc_L1_x0y0s[17]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_4 ),
	.A1(\sram_output_cfg[12] [7]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_1 ),
	.C(\sram_output_cfg[12] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_3 ),
	.A(\sram_output_cfg[12] [7]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_2 ),
	.A(\sram_output_cfg[12] [6]),
	.B(blkinst__q5[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_1 ),
	.A(blkinst__q8[0]),
	.B(\sram_output_cfg[12] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_17/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_17/n_0 ),
	.A(blkinst__ob2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g48  (
	.Y(arc_L1_x0y0s[18]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_4 ),
	.A1(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_0 ),
	.A2(\sram_output_cfg[12] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_1 ),
	.C(\sram_output_cfg[12] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_3 ),
	.A(\sram_output_cfg[12] [9]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_2 ),
	.A(\sram_output_cfg[12] [8]),
	.B(blkinst__oa6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_1 ),
	.A(\sram_output_cfg[12] [9]),
	.B(blkinst__oa9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_18/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_18/n_0 ),
	.A(blkinst__q2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g48  (
	.Y(arc_L1_x0y0s[19]),
	.A(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_3 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SRAM \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g49  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_4 ),
	.A1(\sram_output_cfg[12] [11]),
	.A2(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_0 ),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_1 ),
	.C(\sram_output_cfg[12] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g50  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_3 ),
	.A(\sram_output_cfg[12] [11]),
	.B(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g51  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_2 ),
	.A(\sram_output_cfg[12] [10]),
	.B(blkinst__ob6[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_R \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g52  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_1 ),
	.A(\sram_output_cfg[12] [11]),
	.B(blkinst__ob9[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0e/sw_cbo_L1_x0y0s_19/g53  (
	.Y(\cbinst_x0y0e/sw_cbo_L1_x0y0s_19/n_0 ),
	.A(blkinst__oa3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFC21_sram_output_cfg_0__10  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ),
	.A(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFC19_sram_output_cfg_0__10  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ),
	.A(\sram_output_cfg[0] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1715  (
	.Y(cbinst_x0y0n__blkp_clb_x0y0_cin[0]),
	.A(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_20 ),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_19 ),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1716  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_20 ),
	.A(\sram_output_cfg[0] [8]),
	.B(\sram_output_cfg[0] [11]),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1717  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_19 ),
	.A(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_1 ),
	.B(\sram_output_cfg[0] [11]),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1718  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_18 ),
	.A1(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_10 ),
	.A2(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_12 ),
	.B(\sram_output_cfg[0] [9]),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1719  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_17 ),
	.A1(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_9 ),
	.A2(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_11 ),
	.B(\sram_output_cfg[0] [9]),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1720  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_16 ),
	.A1(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_3 ),
	.A2(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_6 ),
	.C(\sram_output_cfg[0] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1721  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_15 ),
	.A1(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_4 ),
	.A2(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_7 ),
	.C(\sram_output_cfg[0] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1722  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_14 ),
	.A1(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_5 ),
	.A2(\sram_output_cfg[0] [8]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_8 ),
	.C(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1723  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_13 ),
	.A(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_0 ),
	.C(\sram_output_cfg[0] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1724  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_12 ),
	.A(arr_L1_x0y0w[4]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1725  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_11 ),
	.A(arr_L1_x0y0e[4]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1726  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_10 ),
	.A(arr_L1_x0y0w[12]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1727  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_9 ),
	.A(arr_L1_x0y0e[12]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1728  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_8 ),
	.A(arr_L1_x0y0w[16]),
	.B(\sram_output_cfg[0] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1729  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_7 ),
	.A(arr_L1_x0y0e[8]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1730  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_6 ),
	.A(arr_L1_x0y0w[8]),
	.B(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/FE_OFN6_sram_output_cfg_0__10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1731  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_5 ),
	.A(arr_L1_x0y0e[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1732  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_4 ),
	.A(arr_L1_x0y0e[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1733  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_3 ),
	.A(arr_L1_x0y0w[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1735  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_1 ),
	.A(\sram_output_cfg[0] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/g1736  (
	.Y(\cbinst_x0y0n/sw_blkp_clb_x0y0_cin_0/n_0 ),
	.A(\sram_output_cfg[0] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g263  (
	.Y(cbinst_x0y0s__blkp_clb_x0y0_ce[0]),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_14 ),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g264  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_21 ),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_20 ),
	.B(\sram_output_cfg[0] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g265  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_20 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_17 ),
	.A2(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_15 ),
	.B(\sram_output_cfg[0] [2]),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g266  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_19 ),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_18 ),
	.B(\sram_output_cfg[0] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g267  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_18 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_11 ),
	.A2(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_12 ),
	.B(\sram_output_cfg[0] [0]),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g268  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_17 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_2 ),
	.A2(\sram_output_cfg[0] [1]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_8 ),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g269  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_16 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_4 ),
	.A2(\sram_output_cfg[0] [1]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_9 ),
	.C(\sram_output_cfg[0] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g270  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_15 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_5 ),
	.A2(\sram_output_cfg[0] [1]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_7 ),
	.C(\sram_output_cfg[0] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g271  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_14 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_6 ),
	.A2(\sram_output_cfg[0] [0]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_10 ),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g272  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_13 ),
	.A(\sram_output_cfg[0] [2]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_1 ),
	.C(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g273  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_12 ),
	.A(arr_L1_x0v1w[0]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g274  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_11 ),
	.A(arr_L1_x0v1w[4]),
	.B(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g275  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_10 ),
	.A(arr_L1_x0v1w[16]),
	.B(\sram_output_cfg[0] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g276  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_9 ),
	.A(arr_L1_x0v1e[4]),
	.B(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g277  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_8 ),
	.A(arr_L1_x0v1w[12]),
	.B(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g278  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_7 ),
	.A(arr_L1_x0v1e[12]),
	.B(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g279  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_6 ),
	.A(arr_L1_x0v1e[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g280  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_5 ),
	.A(arr_L1_x0v1e[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g281  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_4 ),
	.A(arr_L1_x0v1e[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g282  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_3 ),
	.A(\sram_output_cfg[0] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g283  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_2 ),
	.A(arr_L1_x0v1w[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g284  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_1 ),
	.A(\sram_output_cfg[0] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/g285  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_ce_0/n_0 ),
	.A(\sram_output_cfg[0] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g263  (
	.Y(cbinst_x0y0s__blkp_clb_x0y0_sr[0]),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_14 ),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g264  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_21 ),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_20 ),
	.B(\sram_output_cfg[0] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g265  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_20 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_17 ),
	.A2(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_15 ),
	.B(\sram_output_cfg[0] [6]),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g266  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_19 ),
	.A(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_18 ),
	.B(\sram_output_cfg[0] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g267  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_18 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_11 ),
	.A2(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_12 ),
	.B(\sram_output_cfg[0] [4]),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g268  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_17 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_2 ),
	.A2(\sram_output_cfg[0] [5]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_8 ),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g269  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_16 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_4 ),
	.A2(\sram_output_cfg[0] [5]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_9 ),
	.C(\sram_output_cfg[0] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g270  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_15 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_5 ),
	.A2(\sram_output_cfg[0] [5]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_7 ),
	.C(\sram_output_cfg[0] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g271  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_14 ),
	.A1(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_6 ),
	.A2(\sram_output_cfg[0] [4]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_10 ),
	.C(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g272  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_13 ),
	.A(\sram_output_cfg[0] [6]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_1 ),
	.C(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g273  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_12 ),
	.A(arr_L1_x0v1w[1]),
	.B(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g274  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_11 ),
	.A(arr_L1_x0v1w[5]),
	.B(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g275  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_10 ),
	.A(arr_L1_x0v1w[17]),
	.B(\sram_output_cfg[0] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g276  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_9 ),
	.A(arr_L1_x0v1e[5]),
	.B(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g277  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_8 ),
	.A(arr_L1_x0v1w[13]),
	.B(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g278  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_7 ),
	.A(arr_L1_x0v1e[13]),
	.B(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g279  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_6 ),
	.A(arr_L1_x0v1e[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g280  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_5 ),
	.A(arr_L1_x0v1e[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g281  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_4 ),
	.A(arr_L1_x0v1e[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g282  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_3 ),
	.A(\sram_output_cfg[0] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g283  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_2 ),
	.A(arr_L1_x0v1w[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g284  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_1 ),
	.A(\sram_output_cfg[0] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/g285  (
	.Y(\cbinst_x0y0s/sw_blkp_clb_x0y0_sr_0/n_0 ),
	.A(\sram_output_cfg[0] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC270_arr_L1_u1y0n_12  (
	.Y(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ),
	.A(arr_L1_u1y0n[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC269_arr_L1_u1y0n_8  (
	.Y(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A(\cbinst_x0y0w/FE_OFN158_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC267_arr_L1_u1y0n_8  (
	.Y(\cbinst_x0y0w/FE_OFN158_arr_L1_u1y0n_8 ),
	.A(\cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC264_arr_L1_u1y0n_8  (
	.Y(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ),
	.A(arr_L1_u1y0n[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC262_arr_L1_u1y0n_8  (
	.Y(\cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ),
	.A(arr_L1_u1y0n[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC254_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC252_arr_L1_u1y0s_3  (
	.Y(\cbinst_x0y0w/FE_OFN141_arr_L1_u1y0s_3 ),
	.A(arr_L1_u1y0s[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC250_arr_L1_u1y0s_5  (
	.Y(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.A(arr_L1_u1y0s[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC249_arr_L1_u1y0s_5  (
	.Y(\cbinst_x0y0w/FE_OFN148_arr_L1_u1y0s_5 ),
	.A(arr_L1_u1y0s[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC242_arr_L1_u1y0n_17  (
	.Y(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC237_arr_L1_u1y0n_9  (
	.Y(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.A(\cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC236_arr_L1_u1y0n_9  (
	.Y(\cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ),
	.A(arr_L1_u1y0n[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC233_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/FE_OFN143_n ),
	.A(\cbinst_x0y0w/FE_OFN142_n ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC232_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/FE_OFN142_n ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC231_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN115_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC222_arr_L1_u1y0s_10  (
	.Y(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.A(arr_L1_u1y0s[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC215_arr_L1_u1y0s_4  (
	.Y(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.A(\cbinst_x0y0w/FE_OFN128_arr_L1_u1y0s_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC214_arr_L1_u1y0s_4  (
	.Y(\cbinst_x0y0w/FE_OFN128_arr_L1_u1y0s_4 ),
	.A(arr_L1_u1y0s[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC212_arr_L1_u1y0s_13  (
	.Y(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.A(\cbinst_x0y0w/FE_OFN124_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC210_arr_L1_u1y0s_13  (
	.Y(\cbinst_x0y0w/FE_OFN124_arr_L1_u1y0s_13 ),
	.A(arr_L1_u1y0s[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC201_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ),
	.A(arr_L1_u1y0n[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC200_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/FE_OFN115_arr_L1_u1y0n_16 ),
	.A(arr_L1_u1y0n[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC197_arr_L1_u1y0n_1  (
	.Y(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC191_arr_L1_u1y0s_18  (
	.Y(\cbinst_x0y0w/FE_OFN109_arr_L1_u1y0s_18 ),
	.A(arr_L1_u1y0s[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_L \cbinst_x0y0w/FE_OFC190_arr_L1_u1y0s_18  (
	.Y(\cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ),
	.A(arr_L1_u1y0s[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC186_arr_L1_u1y0n_10  (
	.Y(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.A(arr_L1_u1y0n[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC184_arr_L1_u1y0s_15  (
	.Y(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ),
	.A(arr_L1_u1y0s[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC182_arr_L1_u1y0s_3  (
	.Y(\cbinst_x0y0w/FE_OFN103_arr_L1_u1y0s_3 ),
	.A(arr_L1_u1y0s[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC178_arr_L1_u1y0s_13  (
	.Y(\cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC164_arr_L1_u1y0n_6  (
	.Y(\cbinst_x0y0w/FE_OFN96_arr_L1_u1y0n_6 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC162_arr_L1_u1y0s_12  (
	.Y(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.A(arr_L1_u1y0s[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC156_arr_L1_u1y0n_4  (
	.Y(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ),
	.A(arr_L1_u1y0n[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC155_arr_L1_u1y0s_15  (
	.Y(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.A(\cbinst_x0y0w/FE_OFN86_arr_L1_u1y0s_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC154_arr_L1_u1y0s_15  (
	.Y(\cbinst_x0y0w/FE_OFN86_arr_L1_u1y0s_15 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC151_arr_L1_u1y0s_8  (
	.Y(\cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC150_arr_L1_u1y0s_2  (
	.Y(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ),
	.A(arr_L1_u1y0s[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC144_arr_L1_u1y0s_9  (
	.Y(\cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC143_arr_L1_u1y0s_9  (
	.Y(\cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC141_arr_L1_u1y0s_19  (
	.Y(\cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ),
	.A(arr_L1_u1y0s[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC139_arr_L1_u1y0s_17  (
	.Y(\cbinst_x0y0w/FE_OFN71_arr_L1_u1y0s_17 ),
	.A(arr_L1_u1y0s[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC138_arr_L1_u1y0n_11  (
	.Y(\cbinst_x0y0w/FE_OFN70_arr_L1_u1y0n_11 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC137_arr_L1_u1y0n_19  (
	.Y(\cbinst_x0y0w/FE_OFN69_arr_L1_u1y0n_19 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC132_arr_L1_u1y0s_7  (
	.Y(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC128_arr_L1_u1y0n_13  (
	.Y(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ),
	.A(\cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC126_arr_L1_u1y0n_13  (
	.Y(\cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ),
	.A(arr_L1_u1y0n[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC118_arr_L1_u1y0s_6  (
	.Y(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.A(arr_L1_u1y0s[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC113_arr_L1_u1y0n_14  (
	.Y(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC112_arr_L1_u1y0n_5  (
	.Y(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC108_arr_L1_u1y0s_16  (
	.Y(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.A(\cbinst_x0y0w/FE_OFN51_arr_L1_u1y0s_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC105_arr_L1_u1y0s_16  (
	.Y(\cbinst_x0y0w/FE_OFN51_arr_L1_u1y0s_16 ),
	.A(arr_L1_u1y0s[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC102_arr_L1_u1y0s_18  (
	.Y(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.A(\cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC98_arr_L1_u1y0s_1  (
	.Y(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.A(arr_L1_u1y0s[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC92_arr_L1_u1y0n_15  (
	.Y(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.A(\cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC90_arr_L1_u1y0n_15  (
	.Y(\cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ),
	.A(arr_L1_u1y0n[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC87_arr_L1_u1y0s_10  (
	.Y(\cbinst_x0y0w/FE_OFN41_arr_L1_u1y0s_10 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC84_arr_L1_u1y0s_12  (
	.Y(\cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ),
	.A(arr_L1_u1y0s[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC76_arr_L1_u1y0n_9  (
	.Y(\cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ),
	.A(\cbinst_x0y0w/FE_OFN34_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC74_arr_L1_u1y0n_9  (
	.Y(\cbinst_x0y0w/FE_OFN34_arr_L1_u1y0n_9 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC70_arr_L1_u1y0n_19  (
	.Y(\cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ),
	.A(\cbinst_x0y0w/FE_OFN69_arr_L1_u1y0n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC61_arr_L1_u1y0s_5  (
	.Y(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.A(arr_L1_u1y0s[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC56_arr_L1_u1y0s_14  (
	.Y(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.A(arr_L1_u1y0s[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC38_arr_L1_u1y0s_3  (
	.Y(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.A(arr_L1_u1y0s[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC35_arr_L1_u1y0s_8  (
	.Y(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC31_arr_L1_u1y0s_19  (
	.Y(\cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ),
	.A(\cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/FE_OFC25_arr_L1_u1y0n_7  (
	.Y(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx4_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFC225_sram_output_cfg_1__2  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN24_sram_output_cfg_1_2 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN68_sram_output_cfg_1__2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFC136_sram_output_cfg_1__2  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN68_sram_output_cfg_1__2 ),
	.A(\sram_output_cfg[1] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFC135_sram_output_cfg_1__2  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ),
	.A(\sram_output_cfg[1] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFC14_arr_L1_u1y0s_0  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_9 ),
	.A(arr_L1_u1y0s[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTC23_sram_output_cfg_1_0  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN23_sram_output_cfg_1_0 ),
	.A(\sram_output_cfg[1] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1854  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_29 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1855  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_30 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_25 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_27 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_18 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1856  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_29 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_28 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_28 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_27 ),
	.A1(\cbinst_x0y0w/FE_OFN148_arr_L1_u1y0s_5 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_15 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_22 ),
	.B(\sram_output_cfg[1] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_10 ),
	.C(\sram_output_cfg[1] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1p5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN24_sram_output_cfg_1_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_2 ),
	.C(\sram_output_cfg[1] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1866  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_19 ),
	.A(arr_L1_u1y0n[0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN24_sram_output_cfg_1_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_18 ),
	.A(\sram_output_cfg[1] [3]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN23_sram_output_cfg_1_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_17 ),
	.A(arr_L1_u1y0s[1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN23_sram_output_cfg_1_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_16 ),
	.A(arr_L1_u1y0n[5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_DBTN24_sram_output_cfg_1_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1870  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_15 ),
	.A(arr_L1_u1y0s[15]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1871  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_14 ),
	.A(\sram_output_cfg[1] [3]),
	.B(\sram_output_cfg[1] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_13 ),
	.A(arr_L1_u1y0n[15]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1873  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_12 ),
	.A(arr_L1_u1y0n[10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1874  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_11 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[1] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1875  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_10 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/FE_OFN67_sram_output_cfg_1__2 ),
	.B(arr_L1_u1y0s[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/g1888  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_0/n_2 ),
	.A(\sram_output_cfg[1] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFC246_arr_L1_u1y0s_4  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_8 ),
	.A(arr_L1_u1y0s[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFC245_arr_L1_u1y0n_4  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_9 ),
	.A(arr_L1_u1y0n[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFC241_arr_L1_u1y0s_9  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_5 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFC173_sram_output_cfg_1__5  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_3 ),
	.A(\sram_output_cfg[1] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx3_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFC148_sram_output_cfg_1__6  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ),
	.A(\sram_output_cfg[1] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x6_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1885  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1886  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1887  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_20 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_17 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1888  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1889  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1890  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_22 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_5 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_15 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1891  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_21 ),
	.A1(\cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1893  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_8 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_11 ),
	.C(\sram_output_cfg[1] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1894  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_12 ),
	.C(\sram_output_cfg[1] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1896  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1897  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_17 ),
	.A(\sram_output_cfg[1] [7]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1898  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_16 ),
	.A(\cbinst_x0y0w/FE_OFN148_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[1] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1899  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_15 ),
	.A(arr_L1_u1y0s[19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1900  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_14 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1901  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_13 ),
	.A(arr_L1_u1y0n[19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1902  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_12 ),
	.A(arr_L1_u1y0n[14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1904  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_11 ),
	.A(arr_L1_u1y0s[14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/FE_OFN80_sram_output_cfg_1__6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1910  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_7 ),
	.A(\sram_output_cfg[1] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1915  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_2 ),
	.A(\sram_output_cfg[1] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g2  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_1 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_3 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_16 ),
	.D(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/g1917  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_1/n_0 ),
	.A(arr_L1_u1y0n[5]),
	.B(\sram_output_cfg[1] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTC25_sram_output_cfg_1_9  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ),
	.A(\sram_output_cfg[1] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1847  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_31 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1848  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_32 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_27 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_29 ),
	.B(\sram_output_cfg[1] [8]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1849  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_31 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_30 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1850  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_30 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1851  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_29 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1852  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_28 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1853  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_27 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_17 ),
	.B(\sram_output_cfg[1] [9]),
	.C(arr_L1_u1y0s[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1854  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_26 ),
	.A(arr_L1_u1y0n[4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1855  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_25 ),
	.A1(\cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[1] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1856  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_23 ),
	.A1(\cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ),
	.A2(\sram_output_cfg[1] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_5 ),
	.C(\sram_output_cfg[1] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_15 ),
	.A(arr_L1_u1y0s[8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_14 ),
	.A(\cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[1] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1866  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/FE_DBTN25_sram_output_cfg_1_9 ),
	.B(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_17 ),
	.A(\sram_output_cfg[1] [11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_12 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_10 ),
	.A(arr_L1_u1y0s[13]),
	.B(\sram_output_cfg[1] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1870  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_9 ),
	.A(\sram_output_cfg[1] [9]),
	.B(arr_L1_u1y0n[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1871  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_8 ),
	.A(arr_L1_u1y0s[9]),
	.B(\sram_output_cfg[1] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_11 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_4 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1875  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_5 ),
	.A(\sram_output_cfg[1] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1876  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_4 ),
	.A(\sram_output_cfg[1] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/g1879  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_2/n_1 ),
	.A(\sram_output_cfg[1] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_OFC271_arr_L1_u1y0n_12  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_11 ),
	.A(arr_L1_u1y0n[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_OFC33_arr_L1_u1y0s_8  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_13 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTC26_sram_output_cfg_1_13  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTN26_sram_output_cfg_1_13 ),
	.A(\sram_output_cfg[1] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1847  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_38 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1848  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_39 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_34 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_36 ),
	.B(\sram_output_cfg[1] [12]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1849  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_38 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_37 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1850  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_37 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_33 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1851  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_36 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1852  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_35 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1853  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_34 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1854  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_33 ),
	.A(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1855  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_32 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_11 ),
	.A2(\sram_output_cfg[1] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_17 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1856  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_31 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_27 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_30 ),
	.A1(\cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ),
	.A2(\sram_output_cfg[1] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_16 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_29 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_27 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_28 ),
	.A(\sram_output_cfg[1] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_25 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTN26_sram_output_cfg_1_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_21 ),
	.A(\cbinst_x0y0w/FE_OFN141_arr_L1_u1y0s_3 ),
	.B(\sram_output_cfg[1] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_20 ),
	.A(arr_L1_u1y0s[12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTN26_sram_output_cfg_1_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_22 ),
	.A(\sram_output_cfg[1] [15]),
	.B(FE_DBTN27_sram_output_cfg_1_14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1870  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_17 ),
	.A(\sram_output_cfg[1] [13]),
	.B(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1871  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_16 ),
	.A(arr_L1_u1y0s[13]),
	.B(\sram_output_cfg[1] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_15 ),
	.A(arr_L1_u1y0n[3]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/FE_DBTN26_sram_output_cfg_1_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1873  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_14 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[1] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1874  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_10 ),
	.B(FE_DBTN27_sram_output_cfg_1_14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1881  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_10 ),
	.A(\sram_output_cfg[1] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g1884  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_8 ),
	.A(\sram_output_cfg[1] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/g2  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_3/n_0 ),
	.A(FE_DBTN27_sram_output_cfg_1_14),
	.B(\sram_output_cfg[1] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/FE_OFC243_arr_L1_u1y0n_17  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_3 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/FE_OFC130_arr_L1_u1y0s_7  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_6 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/FE_OFC93_sram_output_cfg_1__16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_0 ),
	.A(\sram_output_cfg[1] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1849  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1850  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_26 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_23 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_0 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1851  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_24 ),
	.B(\sram_output_cfg[1] [16]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1852  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_24 ),
	.A1(\cbinst_x0y0w/FE_OFN51_arr_L1_u1y0s_16 ),
	.A2(\sram_output_cfg[1] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1853  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_23 ),
	.A1(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ),
	.A2(\sram_output_cfg[1] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1854  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_22 ),
	.A1(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ),
	.A2(\sram_output_cfg[1] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1855  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_0 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1856  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_19 ),
	.A(\sram_output_cfg[1] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_7 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_16 ),
	.B(\sram_output_cfg[1] [19]),
	.C(arr_L1_u1y0s[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_12 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_6 ),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_16 ),
	.A(\sram_output_cfg[1] [18]),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_14 ),
	.A(\sram_output_cfg[1] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_13 ),
	.A(\sram_output_cfg[1] [18]),
	.B(\sram_output_cfg[1] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_11 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1866  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_10 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_9 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_8 ),
	.A(arr_L1_u1y0n[12]),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_7 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[1] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_4/n_4 ),
	.A(\sram_output_cfg[1] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/FE_OFC207_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/FE_OFN122_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia0[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_20 ),
	.A(\sram_output_cfg[1] [20]),
	.B(\sram_output_cfg[1] [23]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_1 ),
	.B(\sram_output_cfg[1] [23]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_12 ),
	.B(\sram_output_cfg[1] [21]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_11 ),
	.B(\sram_output_cfg[1] [21]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_3 ),
	.A2(\sram_output_cfg[1] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_6 ),
	.C(\sram_output_cfg[1] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_4 ),
	.A2(\sram_output_cfg[1] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_7 ),
	.C(\sram_output_cfg[1] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_5 ),
	.A2(\sram_output_cfg[1] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_0 ),
	.C(\sram_output_cfg[1] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_12 ),
	.A(arr_L1_u1y0s[6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN96_arr_L1_u1y0n_6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_10 ),
	.A(arr_L1_u1y0s[16]),
	.B(\sram_output_cfg[1] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_9 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/FE_OFN122_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[1] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_8 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[1] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN70_arr_L1_u1y0n_11 ),
	.B(\sram_output_cfg[1] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_6 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[1] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_5 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_4 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_3 ),
	.A(arr_L1_u1y0s[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_2 ),
	.A(\sram_output_cfg[1] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_1 ),
	.A(\sram_output_cfg[1] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia0_5/n_0 ),
	.A(\sram_output_cfg[1] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/FE_OFC199_sram_output_cfg_1__29  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_0 ),
	.A(\sram_output_cfg[1] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/FE_OFC131_arr_L1_u1y0s_7  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_5 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/FE_OFC83_arr_L1_u1y0s_12  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_7 ),
	.A(arr_L1_u1y0s[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1856  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_27 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_22 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_25 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_25 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_24 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_7 ),
	.A2(\sram_output_cfg[1] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_19 ),
	.B(\sram_output_cfg[1] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_22 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_5 ),
	.A2(\sram_output_cfg[1] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_8 ),
	.C(\sram_output_cfg[1] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_20 ),
	.A1(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[1] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1866  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_52 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_0 ),
	.C(\sram_output_cfg[1] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_52 ),
	.B(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_52 ),
	.B(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1870  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_14 ),
	.A(\sram_output_cfg[1] [31]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1871  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_13 ),
	.A(arr_L1_u1y0s[3]),
	.B(\sram_output_cfg[1] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_12 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[1] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1873  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_11 ),
	.A(arr_L1_u1y0s[8]),
	.B(\sram_output_cfg[1] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1874  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ),
	.B(\sram_output_cfg[1] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1875  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_9 ),
	.A(\sram_output_cfg[1] [31]),
	.B(\sram_output_cfg[1] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1876  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_8 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[1] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/g1881  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_3 ),
	.A(\sram_output_cfg[1] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/fopt1889  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_0/n_52 ),
	.A(\sram_output_cfg[1] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/FE_OFC81_sram_output_cfg_2__1  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_1 ),
	.A(\sram_output_cfg[2] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1856  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_25 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1857  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_26 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_23 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1858  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_25 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1859  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1860  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_23 ),
	.A1(\cbinst_x0y0w/FE_OFN51_arr_L1_u1y0s_16 ),
	.A2(\sram_output_cfg[2] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1861  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_18 ),
	.B(\sram_output_cfg[2] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1862  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_4 ),
	.A2(\sram_output_cfg[2] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_7 ),
	.C(\sram_output_cfg[2] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1863  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1864  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_5 ),
	.A2(\sram_output_cfg[2] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1865  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1866  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_9 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1867  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_1 ),
	.C(\sram_output_cfg[2] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1868  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_15 ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1869  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_14 ),
	.A(arr_L1_u1y0n[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1870  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_13 ),
	.A(\sram_output_cfg[2] [3]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1871  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_12 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[2] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1872  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_11 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[2] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1873  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_10 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[2] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1874  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_9 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[2] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1875  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_8 ),
	.A(\sram_output_cfg[2] [3]),
	.B(\sram_output_cfg[2] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1876  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_7 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[2] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1878  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1879  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_4 ),
	.A(arr_L1_u1y0s[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1880  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_3 ),
	.A(\sram_output_cfg[2] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/g1881  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_1/n_2 ),
	.A(\sram_output_cfg[2] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_OFC97_arr_L1_u1y0s_1  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_8 ),
	.A(arr_L1_u1y0s[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_OFC40_sram_output_cfg_2__5  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN28_sram_output_cfg_2_5 ),
	.A(\sram_output_cfg[2] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_OFC23_arr_L1_u1y0s_15  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_6 ),
	.A(arr_L1_u1y0s[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTC29_sram_output_cfg_2_6  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN29_sram_output_cfg_2_6 ),
	.A(\sram_output_cfg[2] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_27 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_28 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_23 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_25 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_15 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_27 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_8 ),
	.A2(\sram_output_cfg[2] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN28_sram_output_cfg_2_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_20 ),
	.B(\sram_output_cfg[2] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_6 ),
	.A2(\sram_output_cfg[2] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_9 ),
	.C(\sram_output_cfg[2] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN28_sram_output_cfg_2_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_21 ),
	.A1(\cbinst_x0y0w/FE_OFN142_n ),
	.A2(\sram_output_cfg[2] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN29_sram_output_cfg_2_6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN28_sram_output_cfg_2_5 ),
	.C(\sram_output_cfg[2] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_17 ),
	.A(arr_L1_u1y0n[1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN29_sram_output_cfg_2_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_16 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/FE_DBTN29_sram_output_cfg_2_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_15 ),
	.A(\sram_output_cfg[2] [7]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_14 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[2] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_13 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[2] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_12 ),
	.A(arr_L1_u1y0s[16]),
	.B(\sram_output_cfg[2] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_11 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[2] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_10 ),
	.A(\sram_output_cfg[2] [7]),
	.B(\sram_output_cfg[2] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_9 ),
	.A(arr_L1_u1y0s[6]),
	.B(\sram_output_cfg[2] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_2/n_3 ),
	.A(\sram_output_cfg[2] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFC165_sram_output_cfg_2__10  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFN61_sram_output_cfg_2__10 ),
	.A(\sram_output_cfg[2] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFC111_arr_L1_u1y0n_5  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_3 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFC99_sram_output_cfg_2__9  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_0 ),
	.A(\sram_output_cfg[2] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFC96_arr_L1_u1y0n_1  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_6 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFC30_arr_L1_u1y0s_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_4 ),
	.A(arr_L1_u1y0s[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_20 ),
	.A1(\cbinst_x0y0w/FE_OFN148_arr_L1_u1y0s_5 ),
	.A2(\sram_output_cfg[2] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_3 ),
	.A2(\sram_output_cfg[2] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_4 ),
	.A2(\sram_output_cfg[2] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_8 ),
	.C(\sram_output_cfg[2] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_17 ),
	.A1(\cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ),
	.A2(\sram_output_cfg[2] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_12 ),
	.C(\sram_output_cfg[2] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_6 ),
	.A2(\sram_output_cfg[2] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/FE_OFN61_sram_output_cfg_2__10 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_0 ),
	.C(\sram_output_cfg[2] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_14 ),
	.A(\sram_output_cfg[2] [11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_13 ),
	.A(arr_L1_u1y0s[15]),
	.B(\sram_output_cfg[2] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.B(\sram_output_cfg[2] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_11 ),
	.A(\sram_output_cfg[2] [11]),
	.B(\sram_output_cfg[2] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\sram_output_cfg[2] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_9 ),
	.A(arr_L1_u1y0s[1]),
	.B(\sram_output_cfg[2] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_8 ),
	.A(arr_L1_u1y0s[10]),
	.B(\sram_output_cfg[2] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_3/n_1 ),
	.A(\sram_output_cfg[2] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFC133_sram_output_cfg_2__13  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_0 ),
	.A(\sram_output_cfg[2] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFC79_arr_L1_u1y0n_9  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFC73_arr_L1_u1y0n_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFN33_arr_L1_u1y0n_19 ),
	.A(\cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_7 ),
	.A2(\sram_output_cfg[2] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_3 ),
	.A2(\sram_output_cfg[2] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_4 ),
	.A2(\sram_output_cfg[2] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_8 ),
	.C(\sram_output_cfg[2] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_5 ),
	.A2(\sram_output_cfg[2] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_12 ),
	.C(\sram_output_cfg[2] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_6 ),
	.A2(\sram_output_cfg[2] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_0 ),
	.C(\sram_output_cfg[2] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_14 ),
	.A(\sram_output_cfg[2] [15]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_13 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[2] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ),
	.B(\sram_output_cfg[2] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_11 ),
	.A(\sram_output_cfg[2] [15]),
	.B(\sram_output_cfg[2] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_10 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/FE_OFN33_arr_L1_u1y0n_19 ),
	.B(\sram_output_cfg[2] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_9 ),
	.A(arr_L1_u1y0s[5]),
	.B(\sram_output_cfg[2] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_8 ),
	.A(arr_L1_u1y0s[14]),
	.B(\sram_output_cfg[2] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_7 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_6 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_4 ),
	.A(arr_L1_u1y0s[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_2 ),
	.A(\sram_output_cfg[2] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_4/n_1 ),
	.A(\sram_output_cfg[2] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/FE_OFC260_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/FE_OFN155_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia1[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_20 ),
	.A(\sram_output_cfg[2] [16]),
	.B(\sram_output_cfg[2] [19]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_1 ),
	.B(\sram_output_cfg[2] [19]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_12 ),
	.B(\sram_output_cfg[2] [17]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_11 ),
	.B(\sram_output_cfg[2] [17]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_3 ),
	.A2(\sram_output_cfg[2] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_6 ),
	.C(\sram_output_cfg[2] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_15 ),
	.A1(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[2] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_7 ),
	.C(\sram_output_cfg[2] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_5 ),
	.A2(\sram_output_cfg[2] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_0 ),
	.C(\sram_output_cfg[2] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_10 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[2] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ),
	.B(\sram_output_cfg[2] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_8 ),
	.A(arr_L1_u1y0s[9]),
	.B(\sram_output_cfg[2] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_7 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/FE_OFN155_arr_L1_u1y0n_18 ),
	.B(\sram_output_cfg[2] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[2] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_3 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_2 ),
	.A(\sram_output_cfg[2] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_1 ),
	.A(\sram_output_cfg[2] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia1_5/n_0 ),
	.A(\sram_output_cfg[2] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC208_sram_output_cfg_2__25  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN30_sram_output_cfg_2_25 ),
	.A(\sram_output_cfg[2] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC116_arr_L1_u1y0n_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_9 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC91_arr_L1_u1y0n_15  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC85_arr_L1_u1y0s_10  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_11 ),
	.A(arr_L1_u1y0s[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC55_arr_L1_u1y0s_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_7 ),
	.A(arr_L1_u1y0s[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC46_sram_output_cfg_2__26  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFN16_sram_output_cfg_2__26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFC45_sram_output_cfg_2__26  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_4 ),
	.A(\sram_output_cfg[2] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTC3_n_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN3_n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1705  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_36 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1706  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_36 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_31 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_33 ),
	.B(\sram_output_cfg[2] [24]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1707  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_35 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_34 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1708  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_34 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_30 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1709  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_33 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1710  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_32 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1711  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_31 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_11 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1712  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_30 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1713  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_29 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_9 ),
	.A2(\sram_output_cfg[2] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1714  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_28 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_7 ),
	.A2(\sram_output_cfg[2] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1715  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_27 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_10 ),
	.A2(\sram_output_cfg[2] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_26 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN3_n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_25 ),
	.A(\sram_output_cfg[2] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN30_sram_output_cfg_2_25 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN3_n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_18 ),
	.A(arr_L1_u1y0s[5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN30_sram_output_cfg_2_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_OFN16_sram_output_cfg_2__26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_16 ),
	.A(arr_L1_u1y0n[5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/FE_DBTN30_sram_output_cfg_2_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_19 ),
	.A(\sram_output_cfg[2] [27]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_14 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[2] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_13 ),
	.A(\sram_output_cfg[2] [25]),
	.B(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_12 ),
	.A(arr_L1_u1y0s[15]),
	.B(\sram_output_cfg[2] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_4 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_8 ),
	.A(\sram_output_cfg[2] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_0/n_6 ),
	.A(\sram_output_cfg[2] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_OFC53_arr_L1_u1y0s_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_8 ),
	.A(arr_L1_u1y0s[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_DBTC31_sram_output_cfg_2_31  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_DBTN31_sram_output_cfg_2_31 ),
	.A(\sram_output_cfg[2] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1705  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_32 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1706  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_32 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_27 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_29 ),
	.B(\sram_output_cfg[2] [28]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1707  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_31 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_30 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1708  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_30 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_26 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1709  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_29 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1710  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_28 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1711  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_27 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_8 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1712  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_26 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1713  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_25 ),
	.A1(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ),
	.A2(\sram_output_cfg[2] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1714  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_24 ),
	.A1(\cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ),
	.A2(\sram_output_cfg[2] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1715  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_23 ),
	.A1(\cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ),
	.A2(\sram_output_cfg[2] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_21 ),
	.A(\sram_output_cfg[2] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_15 ),
	.A(arr_L1_u1y0s[9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_14 ),
	.A(\sram_output_cfg[2] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_DBTN31_sram_output_cfg_2_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_17 ),
	.A(\sram_output_cfg[2] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/FE_DBTN31_sram_output_cfg_2_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_11 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[2] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_10 ),
	.A(\sram_output_cfg[2] [29]),
	.B(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_9 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[2] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_12 ),
	.A(\sram_output_cfg[2] [30]),
	.B(\sram_output_cfg[2] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_2 ),
	.A(\sram_output_cfg[2] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_1/n_0 ),
	.A(\sram_output_cfg[2] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFC261_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFN156_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFC124_arr_L1_u1y0n_3  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_8 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFC34_arr_L1_u1y0s_8  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_10 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTC32_sram_output_cfg_3_1  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTN32_sram_output_cfg_3_1 ),
	.A(\sram_output_cfg[3] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_27 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_27 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_26 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_21 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_17 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_25 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_10 ),
	.A2(\sram_output_cfg[3] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_16 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTN32_sram_output_cfg_3_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_22 ),
	.A1(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[3] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTN32_sram_output_cfg_3_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_21 ),
	.A1(\cbinst_x0y0w/FE_OFN141_arr_L1_u1y0s_3 ),
	.A2(\sram_output_cfg[3] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_11 ),
	.C(\sram_output_cfg[3] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_8 ),
	.A2(\sram_output_cfg[3] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_15 ),
	.C(\sram_output_cfg[3] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_9 ),
	.A2(\sram_output_cfg[3] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_18 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_5 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_DBTN32_sram_output_cfg_3_1 ),
	.C(\sram_output_cfg[3] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_17 ),
	.A(\sram_output_cfg[3] [3]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_16 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[3] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_15 ),
	.A(\sram_output_cfg[3] [2]),
	.B(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_14 ),
	.A(\sram_output_cfg[3] [3]),
	.B(\sram_output_cfg[3] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/FE_OFN156_arr_L1_u1y0n_18 ),
	.B(\sram_output_cfg[3] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_12 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[3] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[3] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1754  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_5 ),
	.A(\sram_output_cfg[3] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/g1755  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_2/n_4 ),
	.A(\sram_output_cfg[3] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/FE_OFC69_arr_L1_u1y0n_8  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/FE_OFN30_arr_L1_u1y0n_8 ),
	.A(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_20 ),
	.A(\sram_output_cfg[3] [4]),
	.B(\sram_output_cfg[3] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_1 ),
	.B(\sram_output_cfg[3] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_12 ),
	.B(\sram_output_cfg[3] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_11 ),
	.B(\sram_output_cfg[3] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_3 ),
	.A2(\sram_output_cfg[3] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_6 ),
	.C(\sram_output_cfg[3] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_4 ),
	.A2(\sram_output_cfg[3] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_7 ),
	.C(\sram_output_cfg[3] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_5 ),
	.A2(\sram_output_cfg[3] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_0 ),
	.C(\sram_output_cfg[3] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_12 ),
	.A(arr_L1_u1y0s[12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_10 ),
	.A(arr_L1_u1y0s[3]),
	.B(\sram_output_cfg[3] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_9 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[3] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_8 ),
	.A(arr_L1_u1y0s[8]),
	.B(\sram_output_cfg[3] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ),
	.B(\sram_output_cfg[3] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_6 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[3] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_5 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/FE_OFN30_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_4 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_3 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_2 ),
	.A(\sram_output_cfg[3] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_1 ),
	.A(\sram_output_cfg[3] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_3/n_0 ),
	.A(\sram_output_cfg[3] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_20 ),
	.A(\sram_output_cfg[3] [8]),
	.B(\sram_output_cfg[3] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_1 ),
	.B(\sram_output_cfg[3] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_12 ),
	.B(\sram_output_cfg[3] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_11 ),
	.B(\sram_output_cfg[3] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_3 ),
	.A2(\sram_output_cfg[3] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_6 ),
	.C(\sram_output_cfg[3] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_4 ),
	.A2(\sram_output_cfg[3] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_7 ),
	.C(\sram_output_cfg[3] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_5 ),
	.A2(\sram_output_cfg[3] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_0 ),
	.C(\sram_output_cfg[3] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_10 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[3] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_9 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[3] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_8 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[3] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_7 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[3] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_6 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[3] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_4 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_3 ),
	.A(arr_L1_u1y0s[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_2 ),
	.A(\sram_output_cfg[3] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_1 ),
	.A(\sram_output_cfg[3] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_4/n_0 ),
	.A(\sram_output_cfg[3] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia2[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_20 ),
	.A(\sram_output_cfg[3] [12]),
	.B(\sram_output_cfg[3] [15]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_1 ),
	.B(\sram_output_cfg[3] [15]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_12 ),
	.B(\sram_output_cfg[3] [13]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_11 ),
	.B(\sram_output_cfg[3] [13]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_16 ),
	.A1(\cbinst_x0y0w/FE_OFN86_arr_L1_u1y0s_15 ),
	.A2(\sram_output_cfg[3] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_6 ),
	.C(\sram_output_cfg[3] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_4 ),
	.A2(\sram_output_cfg[3] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_7 ),
	.C(\sram_output_cfg[3] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_5 ),
	.A2(\sram_output_cfg[3] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_0 ),
	.C(\sram_output_cfg[3] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_12 ),
	.A(arr_L1_u1y0s[1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_11 ),
	.A(arr_L1_u1y0n[1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_10 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[3] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_9 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[3] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[3] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_7 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[3] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_6 ),
	.A(arr_L1_u1y0s[6]),
	.B(\sram_output_cfg[3] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN143_n ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_2 ),
	.A(\sram_output_cfg[3] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_1 ),
	.A(\sram_output_cfg[3] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia2_5/n_0 ),
	.A(\sram_output_cfg[3] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFC89_sram_output_cfg_3__21  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFN42_sram_output_cfg_3__21 ),
	.A(\sram_output_cfg[3] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_20 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_16 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_22 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_9 ),
	.A2(\sram_output_cfg[3] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_15 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFN42_sram_output_cfg_3__21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_21 ),
	.A1(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ),
	.A2(\sram_output_cfg[3] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFN42_sram_output_cfg_3__21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_6 ),
	.A2(\sram_output_cfg[3] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_10 ),
	.C(\sram_output_cfg[3] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_7 ),
	.A2(\sram_output_cfg[3] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_14 ),
	.C(\sram_output_cfg[3] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_8 ),
	.A2(\sram_output_cfg[3] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_0 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/FE_OFN42_sram_output_cfg_3__21 ),
	.C(\sram_output_cfg[3] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_16 ),
	.A(\sram_output_cfg[3] [23]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_15 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[3] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_14 ),
	.A(arr_L1_u1y0n[12]),
	.B(\sram_output_cfg[3] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_13 ),
	.A(\sram_output_cfg[3] [23]),
	.B(\sram_output_cfg[3] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_12 ),
	.A(arr_L1_u1y0n[17]),
	.B(\sram_output_cfg[3] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_11 ),
	.A(arr_L1_u1y0s[3]),
	.B(\sram_output_cfg[3] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_10 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[3] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_9 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_8 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_7 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_6 ),
	.A(arr_L1_u1y0s[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_4 ),
	.A(\sram_output_cfg[3] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/fopt1760  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_0/n_0 ),
	.A(\sram_output_cfg[3] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFC206_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFN121_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFC175_sram_output_cfg_3__25  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_0 ),
	.A(\sram_output_cfg[3] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFC117_arr_L1_u1y0s_6  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_3 ),
	.A(arr_L1_u1y0s[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_25 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_20 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_22 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_5 ),
	.A2(\sram_output_cfg[3] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_17 ),
	.B(\sram_output_cfg[3] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_3 ),
	.A2(\sram_output_cfg[3] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_6 ),
	.C(\sram_output_cfg[3] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_18 ),
	.A1(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ),
	.A2(\sram_output_cfg[3] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_50 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_0 ),
	.C(\sram_output_cfg[3] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_14 ),
	.A(arr_L1_u1y0n[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_13 ),
	.A(arr_L1_u1y0n[6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_12 ),
	.A(\sram_output_cfg[3] [27]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_11 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[3] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_10 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[3] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_9 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[3] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_8 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/FE_OFN121_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[3] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_7 ),
	.A(\sram_output_cfg[3] [27]),
	.B(\sram_output_cfg[3] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_6 ),
	.A(arr_L1_u1y0s[16]),
	.B(\sram_output_cfg[3] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_5 ),
	.A(arr_L1_u1y0s[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_1 ),
	.A(\sram_output_cfg[3] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/fopt1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_1/n_50 ),
	.A(\sram_output_cfg[3] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/FE_OFC50_arr_L1_u1y0n_10  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_6 ),
	.A(arr_L1_u1y0n[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/FE_OFC32_sram_output_cfg_3__29  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_1 ),
	.A(\sram_output_cfg[3] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_25 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_25 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_24 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_19 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_15 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_8 ),
	.A2(\sram_output_cfg[3] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_20 ),
	.A1(\cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ),
	.A2(\sram_output_cfg[3] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_5 ),
	.A2(\sram_output_cfg[3] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_9 ),
	.C(\sram_output_cfg[3] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_6 ),
	.A2(\sram_output_cfg[3] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_13 ),
	.C(\sram_output_cfg[3] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_7 ),
	.A2(\sram_output_cfg[3] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_16 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_1 ),
	.C(\sram_output_cfg[3] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_15 ),
	.A(\sram_output_cfg[3] [31]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_14 ),
	.A(arr_L1_u1y0s[6]),
	.B(\sram_output_cfg[3] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_13 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[3] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_12 ),
	.A(\sram_output_cfg[3] [31]),
	.B(\sram_output_cfg[3] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN96_arr_L1_u1y0n_6 ),
	.B(\sram_output_cfg[3] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_10 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[3] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_9 ),
	.A(arr_L1_u1y0s[1]),
	.B(\sram_output_cfg[3] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_8 ),
	.A(arr_L1_u1y0s[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN70_arr_L1_u1y0n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_3 ),
	.A(\sram_output_cfg[3] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/g1753  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_2/n_2 ),
	.A(\sram_output_cfg[3] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/FE_OFC115_arr_L1_u1y0n_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_5 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/FE_OFC82_sram_output_cfg_4__1  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_0 ),
	.A(\sram_output_cfg[4] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/FE_OFC71_arr_L1_u1y0n_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_3 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/FE_OFC57_arr_L1_u1y0s_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/FE_OFC29_arr_L1_u1y0s_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_7 ),
	.A(arr_L1_u1y0s[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_7 ),
	.A2(\sram_output_cfg[4] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_3 ),
	.A2(\sram_output_cfg[4] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_4 ),
	.A2(\sram_output_cfg[4] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_8 ),
	.C(\sram_output_cfg[4] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_5 ),
	.A2(\sram_output_cfg[4] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_12 ),
	.C(\sram_output_cfg[4] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_16 ),
	.A1(\cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ),
	.A2(\sram_output_cfg[4] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_0 ),
	.C(\sram_output_cfg[4] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_14 ),
	.A(\sram_output_cfg[4] [3]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[4] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_12 ),
	.A(arr_L1_u1y0n[5]),
	.B(\sram_output_cfg[4] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_11 ),
	.A(\sram_output_cfg[4] [3]),
	.B(\sram_output_cfg[4] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_10 ),
	.A(arr_L1_u1y0n[10]),
	.B(\sram_output_cfg[4] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_9 ),
	.A(arr_L1_u1y0s[15]),
	.B(\sram_output_cfg[4] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[4] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_2 ),
	.A(\sram_output_cfg[4] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_3/n_1 ),
	.A(\sram_output_cfg[4] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_20 ),
	.A(\sram_output_cfg[4] [4]),
	.B(\sram_output_cfg[4] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_1 ),
	.B(\sram_output_cfg[4] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_12 ),
	.B(\sram_output_cfg[4] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_11 ),
	.B(\sram_output_cfg[4] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_3 ),
	.A2(\sram_output_cfg[4] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_6 ),
	.C(\sram_output_cfg[4] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_4 ),
	.A2(\sram_output_cfg[4] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_7 ),
	.C(\sram_output_cfg[4] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_5 ),
	.A2(\sram_output_cfg[4] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_0 ),
	.C(\sram_output_cfg[4] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_11 ),
	.A(arr_L1_u1y0n[4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.B(\sram_output_cfg[4] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_9 ),
	.A(arr_L1_u1y0n[14]),
	.B(\sram_output_cfg[4] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_8 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[4] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[4] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_6 ),
	.A(arr_L1_u1y0s[9]),
	.B(\sram_output_cfg[4] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_5 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_4 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_2 ),
	.A(\sram_output_cfg[4] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_1 ),
	.A(\sram_output_cfg[4] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_4/n_0 ),
	.A(\sram_output_cfg[4] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia3[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_20 ),
	.A(\sram_output_cfg[4] [8]),
	.B(\sram_output_cfg[4] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_1 ),
	.B(\sram_output_cfg[4] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_12 ),
	.B(\sram_output_cfg[4] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_11 ),
	.B(\sram_output_cfg[4] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_3 ),
	.A2(\sram_output_cfg[4] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_6 ),
	.C(\sram_output_cfg[4] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_4 ),
	.A2(\sram_output_cfg[4] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_7 ),
	.C(\sram_output_cfg[4] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_5 ),
	.A2(\sram_output_cfg[4] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_0 ),
	.C(\sram_output_cfg[4] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_12 ),
	.A(arr_L1_u1y0s[8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_10 ),
	.A(arr_L1_u1y0s[18]),
	.B(\sram_output_cfg[4] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_9 ),
	.A(arr_L1_u1y0n[18]),
	.B(\sram_output_cfg[4] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\sram_output_cfg[4] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_7 ),
	.A(arr_L1_u1y0n[13]),
	.B(\sram_output_cfg[4] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[4] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_5 ),
	.A(arr_L1_u1y0n[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_4 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_3 ),
	.A(arr_L1_u1y0s[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_2 ),
	.A(\sram_output_cfg[4] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_1 ),
	.A(\sram_output_cfg[4] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia3_5/n_0 ),
	.A(\sram_output_cfg[4] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/FE_OFC119_sram_output_cfg_4__17  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_0 ),
	.A(\sram_output_cfg[4] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/FE_OFC59_arr_L1_u1y0s_14  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_7 ),
	.A2(\sram_output_cfg[4] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_3 ),
	.A2(\sram_output_cfg[4] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_4 ),
	.A2(\sram_output_cfg[4] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_8 ),
	.C(\sram_output_cfg[4] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_17 ),
	.A1(\cbinst_x0y0w/FE_OFN35_arr_L1_u1y0n_9 ),
	.A2(\sram_output_cfg[4] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_12 ),
	.C(\sram_output_cfg[4] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_6 ),
	.A2(\sram_output_cfg[4] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_0 ),
	.C(\sram_output_cfg[4] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_14 ),
	.A(\sram_output_cfg[4] [19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[4] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_12 ),
	.A(arr_L1_u1y0n[19]),
	.B(\sram_output_cfg[4] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_11 ),
	.A(\sram_output_cfg[4] [19]),
	.B(\sram_output_cfg[4] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_10 ),
	.A(arr_L1_u1y0n[5]),
	.B(\sram_output_cfg[4] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[4] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_8 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[4] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_6 ),
	.A(arr_L1_u1y0n[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_3 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1751  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_2 ),
	.A(\sram_output_cfg[4] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_0/n_1 ),
	.A(\sram_output_cfg[4] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/FE_OFC94_sram_output_cfg_4__21  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_0 ),
	.A(\sram_output_cfg[4] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_20 ),
	.A1(\cbinst_x0y0w/FE_OFN47_arr_L1_u1y0s_18 ),
	.A2(\sram_output_cfg[4] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_3 ),
	.A2(\sram_output_cfg[4] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_4 ),
	.A2(\sram_output_cfg[4] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_8 ),
	.C(\sram_output_cfg[4] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_17 ),
	.A1(\cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ),
	.A2(\sram_output_cfg[4] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_12 ),
	.C(\sram_output_cfg[4] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_6 ),
	.A2(\sram_output_cfg[4] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_0 ),
	.C(\sram_output_cfg[4] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_14 ),
	.A(\sram_output_cfg[4] [23]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[4] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_12 ),
	.A(arr_L1_u1y0n[4]),
	.B(\sram_output_cfg[4] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_11 ),
	.A(\sram_output_cfg[4] [23]),
	.B(\sram_output_cfg[4] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[4] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.B(\sram_output_cfg[4] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\sram_output_cfg[4] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_6 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_3 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1751  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_2 ),
	.A(\sram_output_cfg[4] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_1/n_1 ),
	.A(\sram_output_cfg[4] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_24 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_23 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_24 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_23 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_7 ),
	.A2(\sram_output_cfg[4] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_3 ),
	.A2(\sram_output_cfg[4] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_4 ),
	.A2(\sram_output_cfg[4] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_8 ),
	.C(\sram_output_cfg[4] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_5 ),
	.A2(\sram_output_cfg[4] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_12 ),
	.C(\sram_output_cfg[4] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_6 ),
	.A2(\sram_output_cfg[4] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_0 ),
	.C(\sram_output_cfg[4] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_14 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_2 ),
	.B(\sram_output_cfg[4] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[4] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ),
	.B(\sram_output_cfg[4] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_11 ),
	.A(\sram_output_cfg[4] [27]),
	.B(\sram_output_cfg[4] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_10 ),
	.A(arr_L1_u1y0n[13]),
	.B(\sram_output_cfg[4] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_9 ),
	.A(arr_L1_u1y0s[18]),
	.B(\sram_output_cfg[4] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_8 ),
	.A(arr_L1_u1y0s[8]),
	.B(\sram_output_cfg[4] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_7 ),
	.A(arr_L1_u1y0s[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_6 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_5 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_4 ),
	.A(arr_L1_u1y0s[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1751  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_3 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1752  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_2 ),
	.A(\sram_output_cfg[4] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1753  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_1 ),
	.A(\sram_output_cfg[4] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/g1754  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_2/n_0 ),
	.A(\sram_output_cfg[4] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/FE_OFC27_arr_L1_u1y0n_7  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/FE_OFN10_arr_L1_u1y0n_7 ),
	.A(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_20 ),
	.A(\sram_output_cfg[4] [28]),
	.B(\sram_output_cfg[4] [31]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_1 ),
	.B(\sram_output_cfg[4] [31]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_12 ),
	.B(\sram_output_cfg[4] [29]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_11 ),
	.B(\sram_output_cfg[4] [29]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_3 ),
	.A2(\sram_output_cfg[4] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_6 ),
	.C(\sram_output_cfg[4] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_4 ),
	.A2(\sram_output_cfg[4] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_7 ),
	.C(\sram_output_cfg[4] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_5 ),
	.A2(\sram_output_cfg[4] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_0 ),
	.C(\sram_output_cfg[4] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_12 ),
	.A(arr_L1_u1y0s[7]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_11 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/FE_OFN10_arr_L1_u1y0n_7 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_10 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[4] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_9 ),
	.A(arr_L1_u1y0n[17]),
	.B(\sram_output_cfg[4] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_8 ),
	.A(arr_L1_u1y0s[3]),
	.B(\sram_output_cfg[4] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_7 ),
	.A(arr_L1_u1y0n[12]),
	.B(\sram_output_cfg[4] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_6 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[4] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_5 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_4 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_3 ),
	.A(arr_L1_u1y0s[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_2 ),
	.A(\sram_output_cfg[4] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_1 ),
	.A(\sram_output_cfg[4] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_3/n_0 ),
	.A(\sram_output_cfg[4] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFC205_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN120_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFC26_arr_L1_u1y0n_7  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN9_arr_L1_u1y0n_7 ),
	.A(\cbinst_x0y0w/FE_OFN8_arr_L1_u1y0n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_20 ),
	.A(\sram_output_cfg[5] [0]),
	.B(\sram_output_cfg[5] [3]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_1 ),
	.B(\sram_output_cfg[5] [3]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_12 ),
	.B(\sram_output_cfg[5] [1]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_11 ),
	.B(\sram_output_cfg[5] [1]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_3 ),
	.A2(\sram_output_cfg[5] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_6 ),
	.C(\sram_output_cfg[5] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_4 ),
	.A2(\sram_output_cfg[5] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_7 ),
	.C(\sram_output_cfg[5] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_5 ),
	.A2(\sram_output_cfg[5] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_0 ),
	.C(\sram_output_cfg[5] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_12 ),
	.A(arr_L1_u1y0s[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_11 ),
	.A(arr_L1_u1y0n[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_10 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[5] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_9 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[5] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_8 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[5] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_7 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN120_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[5] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_6 ),
	.A(arr_L1_u1y0s[16]),
	.B(\sram_output_cfg[5] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_5 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/FE_OFN9_arr_L1_u1y0n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_4 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_2 ),
	.A(\sram_output_cfg[5] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_1 ),
	.A(\sram_output_cfg[5] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_4/n_0 ),
	.A(\sram_output_cfg[5] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia4[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_20 ),
	.A(\sram_output_cfg[5] [4]),
	.B(\sram_output_cfg[5] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_1 ),
	.B(\sram_output_cfg[5] [7]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_12 ),
	.B(\sram_output_cfg[5] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_11 ),
	.B(\sram_output_cfg[5] [5]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_3 ),
	.A2(\sram_output_cfg[5] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_6 ),
	.C(\sram_output_cfg[5] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_4 ),
	.A2(\sram_output_cfg[5] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_7 ),
	.C(\sram_output_cfg[5] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_5 ),
	.A2(\sram_output_cfg[5] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_0 ),
	.C(\sram_output_cfg[5] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.B(\sram_output_cfg[5] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_9 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[5] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_8 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[5] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ),
	.B(\sram_output_cfg[5] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[5] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_5 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_2 ),
	.A(\sram_output_cfg[5] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_1 ),
	.A(\sram_output_cfg[5] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia4_5/n_0 ),
	.A(\sram_output_cfg[5] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_7 ),
	.A2(\sram_output_cfg[5] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_3 ),
	.A2(\sram_output_cfg[5] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_4 ),
	.A2(\sram_output_cfg[5] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_8 ),
	.C(\sram_output_cfg[5] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_5 ),
	.A2(\sram_output_cfg[5] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_12 ),
	.C(\sram_output_cfg[5] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_6 ),
	.A2(\sram_output_cfg[5] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_0 ),
	.C(\sram_output_cfg[5] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_14 ),
	.A(\sram_output_cfg[5] [15]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_13 ),
	.A(arr_L1_u1y0s[12]),
	.B(\sram_output_cfg[5] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_12 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[5] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_11 ),
	.A(\sram_output_cfg[5] [15]),
	.B(\sram_output_cfg[5] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ),
	.B(\sram_output_cfg[5] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_9 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[5] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_8 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[5] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_7 ),
	.A(arr_L1_u1y0s[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN143_n ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_3 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_2 ),
	.A(\sram_output_cfg[5] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_1 ),
	.A(\sram_output_cfg[5] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_0/n_0 ),
	.A(\sram_output_cfg[5] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/FE_OFC125_sram_output_cfg_5__17  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_0 ),
	.A(\sram_output_cfg[5] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_22 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_18 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_14 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_21 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_7 ),
	.A2(\sram_output_cfg[5] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_13 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_19 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_3 ),
	.A2(\sram_output_cfg[5] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_4 ),
	.A2(\sram_output_cfg[5] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_8 ),
	.C(\sram_output_cfg[5] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_5 ),
	.A2(\sram_output_cfg[5] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_12 ),
	.C(\sram_output_cfg[5] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_6 ),
	.A2(\sram_output_cfg[5] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_0 ),
	.C(\sram_output_cfg[5] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_14 ),
	.A(\sram_output_cfg[5] [19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_13 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[5] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_12 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[5] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_11 ),
	.A(\sram_output_cfg[5] [19]),
	.B(\sram_output_cfg[5] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN143_n ),
	.B(\sram_output_cfg[5] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_9 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[5] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_8 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[5] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_7 ),
	.A(arr_L1_u1y0s[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_6 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_5 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_4 ),
	.A(arr_L1_u1y0s[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_3 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_2 ),
	.A(\sram_output_cfg[5] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_1/n_1 ),
	.A(\sram_output_cfg[5] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x4_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g976  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_23 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g977  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_23 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_20 ),
	.A2(\sram_output_cfg[5] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_22 ),
	.C(\sram_output_cfg[5] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g978  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_21 ),
	.B(\sram_output_cfg[5] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g979  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g980  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_10 ),
	.B(\sram_output_cfg[5] [20]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g981  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_15 ),
	.B(\sram_output_cfg[5] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g982  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_3 ),
	.A2(\sram_output_cfg[5] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_7 ),
	.C(\sram_output_cfg[5] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g983  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_17 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g984  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_2 ),
	.A2(\sram_output_cfg[5] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_6 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g985  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_15 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_8 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g986  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_14 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_4 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g987  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_13 ),
	.A(\sram_output_cfg[5] [23]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g988  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g989  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g990  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g991  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g992  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g993  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.B(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g994  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_6 ),
	.A(arr_L1_u1y0s[6]),
	.B(\sram_output_cfg[5] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g995  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_5 ),
	.A(\sram_output_cfg[5] [22]),
	.B(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g996  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_4 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g997  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_3 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g998  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_2 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g999  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_1 ),
	.A(\sram_output_cfg[5] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/g1000  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_2/n_0 ),
	.A(\sram_output_cfg[5] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_18 ),
	.A2(\sram_output_cfg[5] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_20 ),
	.C(\sram_output_cfg[5] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_19 ),
	.B(\sram_output_cfg[5] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_12 ),
	.B(\sram_output_cfg[5] [24]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_2 ),
	.A2(\sram_output_cfg[5] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_4 ),
	.A2(\sram_output_cfg[5] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_9 ),
	.C(\sram_output_cfg[5] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_5 ),
	.A2(\sram_output_cfg[5] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_7 ),
	.C(\sram_output_cfg[5] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_6 ),
	.A2(\sram_output_cfg[5] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_3 ),
	.C(\sram_output_cfg[5] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_12 ),
	.A(arr_L1_u1y0s[9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_11 ),
	.A(arr_L1_u1y0s[14]),
	.B(\sram_output_cfg[5] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[5] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_9 ),
	.A(arr_L1_u1y0n[14]),
	.B(\sram_output_cfg[5] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[5] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_7 ),
	.A(arr_L1_u1y0n[5]),
	.B(\sram_output_cfg[5] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_5 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_3 ),
	.A(\sram_output_cfg[5] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_2 ),
	.A(arr_L1_u1y0s[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_1 ),
	.A(\sram_output_cfg[5] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_3/n_0 ),
	.A(\sram_output_cfg[5] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/FE_OFC259_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/FE_OFN154_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_18 ),
	.A2(\sram_output_cfg[5] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_20 ),
	.C(\sram_output_cfg[5] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_19 ),
	.B(\sram_output_cfg[5] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_12 ),
	.B(\sram_output_cfg[5] [28]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_2 ),
	.A2(\sram_output_cfg[5] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_4 ),
	.A2(\sram_output_cfg[5] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_9 ),
	.C(\sram_output_cfg[5] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_5 ),
	.A2(\sram_output_cfg[5] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_7 ),
	.C(\sram_output_cfg[5] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_6 ),
	.A2(\sram_output_cfg[5] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_13 ),
	.A(\sram_output_cfg[5] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_1 ),
	.C(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_10 ),
	.A(arr_L1_u1y0s[14]),
	.B(\sram_output_cfg[5] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_9 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/FE_OFN154_arr_L1_u1y0n_18 ),
	.B(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_8 ),
	.A(arr_L1_u1y0s[9]),
	.B(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_3 ),
	.A(\sram_output_cfg[5] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_2 ),
	.A(arr_L1_u1y0s[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_1 ),
	.A(\sram_output_cfg[5] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_4/n_0 ),
	.A(\sram_output_cfg[5] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/FE_OFC258_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/FE_OFN153_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia5[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_20 ),
	.B(\sram_output_cfg[6] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_15 ),
	.B(\sram_output_cfg[6] [2]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_18 ),
	.B(\sram_output_cfg[6] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_12 ),
	.B(\sram_output_cfg[6] [0]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_2 ),
	.A2(\sram_output_cfg[6] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_4 ),
	.A2(\sram_output_cfg[6] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_9 ),
	.C(\sram_output_cfg[6] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_15 ),
	.A1(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[6] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_7 ),
	.C(\sram_output_cfg[6] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_6 ),
	.A2(\sram_output_cfg[6] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_13 ),
	.A(\sram_output_cfg[6] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_1 ),
	.C(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_12 ),
	.A(arr_L1_u1y0s[17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[6] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_9 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ),
	.B(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_6 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/FE_OFN153_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_3 ),
	.A(\sram_output_cfg[6] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_1 ),
	.A(\sram_output_cfg[6] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia5_5/n_0 ),
	.A(\sram_output_cfg[6] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_22 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_21 ),
	.B(\sram_output_cfg[6] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_15 ),
	.B(\sram_output_cfg[6] [10]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_19 ),
	.B(\sram_output_cfg[6] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_16 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_5 ),
	.A2(\sram_output_cfg[6] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_12 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_2 ),
	.A2(\sram_output_cfg[6] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_9 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_4 ),
	.A2(\sram_output_cfg[6] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_10 ),
	.C(\sram_output_cfg[6] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_6 ),
	.A2(\sram_output_cfg[6] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_8 ),
	.C(\sram_output_cfg[6] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_7 ),
	.A2(\sram_output_cfg[6] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_11 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_3 ),
	.C(\sram_output_cfg[6] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[6] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[6] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[6] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_9 ),
	.A(arr_L1_u1y0s[19]),
	.B(\sram_output_cfg[6] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_8 ),
	.A(arr_L1_u1y0n[19]),
	.B(\sram_output_cfg[6] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_6 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_4 ),
	.A(arr_L1_u1y0n[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_3 ),
	.A(\sram_output_cfg[6] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_1 ),
	.A(\sram_output_cfg[6] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/g286  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_0/n_0 ),
	.A(\sram_output_cfg[6] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_20 ),
	.B(\sram_output_cfg[6] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_15 ),
	.B(\sram_output_cfg[6] [14]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_18 ),
	.B(\sram_output_cfg[6] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_12 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_11 ),
	.B(\sram_output_cfg[6] [12]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_2 ),
	.A2(\sram_output_cfg[6] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_4 ),
	.A2(\sram_output_cfg[6] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_9 ),
	.C(\sram_output_cfg[6] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_5 ),
	.A2(\sram_output_cfg[6] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_7 ),
	.C(\sram_output_cfg[6] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_6 ),
	.A2(\sram_output_cfg[6] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_3 ),
	.C(\sram_output_cfg[6] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_12 ),
	.A(arr_L1_u1y0s[8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[6] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN76_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[6] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_9 ),
	.A(arr_L1_u1y0n[13]),
	.B(\sram_output_cfg[6] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\sram_output_cfg[6] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_7 ),
	.A(arr_L1_u1y0n[4]),
	.B(\sram_output_cfg[6] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_5 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_3 ),
	.A(\sram_output_cfg[6] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_1 ),
	.A(\sram_output_cfg[6] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_1/n_0 ),
	.A(\sram_output_cfg[6] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_20 ),
	.B(\sram_output_cfg[6] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_15 ),
	.B(\sram_output_cfg[6] [18]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_18 ),
	.B(\sram_output_cfg[6] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_12 ),
	.B(\sram_output_cfg[6] [16]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_2 ),
	.A2(\sram_output_cfg[6] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_4 ),
	.A2(\sram_output_cfg[6] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_9 ),
	.C(\sram_output_cfg[6] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_5 ),
	.A2(\sram_output_cfg[6] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_7 ),
	.C(\sram_output_cfg[6] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_14 ),
	.A1(\cbinst_x0y0w/FE_OFN63_arr_L1_u1y0n_13 ),
	.A2(\sram_output_cfg[6] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_3 ),
	.C(\sram_output_cfg[6] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_11 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[6] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[6] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_9 ),
	.A(arr_L1_u1y0n[17]),
	.B(\sram_output_cfg[6] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[6] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_7 ),
	.A(arr_L1_u1y0n[8]),
	.B(\sram_output_cfg[6] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_5 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_4 ),
	.A(arr_L1_u1y0n[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_3 ),
	.A(\sram_output_cfg[6] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN103_arr_L1_u1y0s_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_1 ),
	.A(\sram_output_cfg[6] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_2/n_0 ),
	.A(\sram_output_cfg[6] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/FE_OFC203_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/FE_OFN118_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_18 ),
	.A2(\sram_output_cfg[6] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_20 ),
	.C(\sram_output_cfg[6] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_19 ),
	.B(\sram_output_cfg[6] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_12 ),
	.B(\sram_output_cfg[6] [20]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_2 ),
	.A2(\sram_output_cfg[6] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_4 ),
	.A2(\sram_output_cfg[6] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_9 ),
	.C(\sram_output_cfg[6] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_5 ),
	.A2(\sram_output_cfg[6] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_7 ),
	.C(\sram_output_cfg[6] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_6 ),
	.A2(\sram_output_cfg[6] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_13 ),
	.A(\sram_output_cfg[6] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_1 ),
	.C(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_12 ),
	.A(arr_L1_u1y0s[16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_11 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_10 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[6] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_9 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_7 ),
	.A(arr_L1_u1y0n[12]),
	.B(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_6 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_5 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_4 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/FE_OFN118_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_3 ),
	.A(\sram_output_cfg[6] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_2 ),
	.A(arr_L1_u1y0s[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_1 ),
	.A(\sram_output_cfg[6] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_3/n_0 ),
	.A(\sram_output_cfg[6] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/FE_OFC204_arr_L1_u1y0n_16  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/FE_OFN119_arr_L1_u1y0n_16 ),
	.A(\cbinst_x0y0w/FE_OFN116_arr_L1_u1y0n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_20 ),
	.B(\sram_output_cfg[6] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_15 ),
	.B(\sram_output_cfg[6] [26]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_18 ),
	.B(\sram_output_cfg[6] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_12 ),
	.B(\sram_output_cfg[6] [24]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_2 ),
	.A2(\sram_output_cfg[6] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_4 ),
	.A2(\sram_output_cfg[6] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_9 ),
	.C(\sram_output_cfg[6] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_5 ),
	.A2(\sram_output_cfg[6] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_7 ),
	.C(\sram_output_cfg[6] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_6 ),
	.A2(\sram_output_cfg[6] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_13 ),
	.A(\sram_output_cfg[6] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_1 ),
	.C(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.B(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_10 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[6] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_9 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_8 ),
	.A(arr_L1_u1y0s[16]),
	.B(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_7 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/FE_OFN119_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_6 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_5 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_4 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_3 ),
	.A(\sram_output_cfg[6] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_2 ),
	.A(arr_L1_u1y0s[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_1 ),
	.A(\sram_output_cfg[6] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_4/n_0 ),
	.A(\sram_output_cfg[6] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia6[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_20 ),
	.B(\sram_output_cfg[6] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_15 ),
	.B(\sram_output_cfg[6] [30]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_18 ),
	.B(\sram_output_cfg[6] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_12 ),
	.B(\sram_output_cfg[6] [28]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_2 ),
	.A2(\sram_output_cfg[6] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_4 ),
	.A2(\sram_output_cfg[6] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_9 ),
	.C(\sram_output_cfg[6] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_5 ),
	.A2(\sram_output_cfg[6] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_7 ),
	.C(\sram_output_cfg[6] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_6 ),
	.A2(\sram_output_cfg[6] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_13 ),
	.A(\sram_output_cfg[6] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_1 ),
	.C(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN41_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.B(\sram_output_cfg[6] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_9 ),
	.A(arr_L1_u1y0n[10]),
	.B(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_7 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_6 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_3 ),
	.A(\sram_output_cfg[6] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_1 ),
	.A(\sram_output_cfg[6] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia6_5/n_0 ),
	.A(\sram_output_cfg[6] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_20 ),
	.B(\sram_output_cfg[7] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_15 ),
	.B(\sram_output_cfg[7] [6]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_18 ),
	.B(\sram_output_cfg[7] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_12 ),
	.B(\sram_output_cfg[7] [4]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_2 ),
	.A2(\sram_output_cfg[7] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_4 ),
	.A2(\sram_output_cfg[7] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_9 ),
	.C(\sram_output_cfg[7] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_5 ),
	.A2(\sram_output_cfg[7] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_7 ),
	.C(\sram_output_cfg[7] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_6 ),
	.A2(\sram_output_cfg[7] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_3 ),
	.C(\sram_output_cfg[7] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_12 ),
	.A(arr_L1_u1y0s[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[7] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[7] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_9 ),
	.A(arr_L1_u1y0n[16]),
	.B(\sram_output_cfg[7] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_8 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[7] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_7 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[7] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_5 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_4 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_3 ),
	.A(\sram_output_cfg[7] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_1 ),
	.A(\sram_output_cfg[7] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_0/n_0 ),
	.A(\sram_output_cfg[7] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_20 ),
	.B(\sram_output_cfg[7] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_15 ),
	.B(\sram_output_cfg[7] [10]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_18 ),
	.B(\sram_output_cfg[7] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_12 ),
	.B(\sram_output_cfg[7] [8]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_2 ),
	.A2(\sram_output_cfg[7] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_4 ),
	.A2(\sram_output_cfg[7] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_9 ),
	.C(\sram_output_cfg[7] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_5 ),
	.A2(\sram_output_cfg[7] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_7 ),
	.C(\sram_output_cfg[7] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_6 ),
	.A2(\sram_output_cfg[7] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_3 ),
	.C(\sram_output_cfg[7] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[7] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[7] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_9 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[7] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_8 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[7] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_7 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[7] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_6 ),
	.A(arr_L1_u1y0n[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_5 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_3 ),
	.A(\sram_output_cfg[7] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_1 ),
	.A(\sram_output_cfg[7] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_1/n_0 ),
	.A(\sram_output_cfg[7] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_20 ),
	.B(\sram_output_cfg[7] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_15 ),
	.B(\sram_output_cfg[7] [14]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_18 ),
	.B(\sram_output_cfg[7] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_12 ),
	.B(\sram_output_cfg[7] [12]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_2 ),
	.A2(\sram_output_cfg[7] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_4 ),
	.A2(\sram_output_cfg[7] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_9 ),
	.C(\sram_output_cfg[7] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_5 ),
	.A2(\sram_output_cfg[7] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_7 ),
	.C(\sram_output_cfg[7] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_6 ),
	.A2(\sram_output_cfg[7] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_13 ),
	.A(\sram_output_cfg[7] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_1 ),
	.C(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[7] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ),
	.B(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_4 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_3 ),
	.A(\sram_output_cfg[7] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_1 ),
	.A(\sram_output_cfg[7] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_2/n_0 ),
	.A(\sram_output_cfg[7] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_20 ),
	.B(\sram_output_cfg[7] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_15 ),
	.B(\sram_output_cfg[7] [18]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_18 ),
	.B(\sram_output_cfg[7] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_12 ),
	.B(\sram_output_cfg[7] [16]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_2 ),
	.A2(\sram_output_cfg[7] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_4 ),
	.A2(\sram_output_cfg[7] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_9 ),
	.C(\sram_output_cfg[7] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_5 ),
	.A2(\sram_output_cfg[7] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_7 ),
	.C(\sram_output_cfg[7] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_6 ),
	.A2(\sram_output_cfg[7] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_13 ),
	.A(\sram_output_cfg[7] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_1 ),
	.C(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[7] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ),
	.B(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_7 ),
	.A(arr_L1_u1y0n[19]),
	.B(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_5 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_4 ),
	.A(arr_L1_u1y0n[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_3 ),
	.A(\sram_output_cfg[7] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_1 ),
	.A(\sram_output_cfg[7] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_3/n_0 ),
	.A(\sram_output_cfg[7] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_20 ),
	.B(\sram_output_cfg[7] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_15 ),
	.B(\sram_output_cfg[7] [22]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_18 ),
	.B(\sram_output_cfg[7] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_12 ),
	.B(\sram_output_cfg[7] [20]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_2 ),
	.A2(\sram_output_cfg[7] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_16 ),
	.A1(\cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[7] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_9 ),
	.C(\sram_output_cfg[7] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_5 ),
	.A2(\sram_output_cfg[7] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_7 ),
	.C(\sram_output_cfg[7] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_6 ),
	.A2(\sram_output_cfg[7] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_13 ),
	.A(\sram_output_cfg[7] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_1 ),
	.C(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[7] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_9 ),
	.A(arr_L1_u1y0n[13]),
	.B(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_7 ),
	.A(arr_L1_u1y0n[4]),
	.B(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_5 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_3 ),
	.A(\sram_output_cfg[7] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN109_arr_L1_u1y0s_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_1 ),
	.A(\sram_output_cfg[7] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_4/n_0 ),
	.A(\sram_output_cfg[7] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia7[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_20 ),
	.B(\sram_output_cfg[7] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_15 ),
	.B(\sram_output_cfg[7] [26]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_18 ),
	.B(\sram_output_cfg[7] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_12 ),
	.B(\sram_output_cfg[7] [24]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_2 ),
	.A2(\sram_output_cfg[7] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_4 ),
	.A2(\sram_output_cfg[7] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_9 ),
	.C(\sram_output_cfg[7] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_5 ),
	.A2(\sram_output_cfg[7] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_7 ),
	.C(\sram_output_cfg[7] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_6 ),
	.A2(\sram_output_cfg[7] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_13 ),
	.A(\sram_output_cfg[7] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_1 ),
	.C(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN71_arr_L1_u1y0s_17 ),
	.B(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[7] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_9 ),
	.A(arr_L1_u1y0n[17]),
	.B(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_7 ),
	.A(arr_L1_u1y0n[8]),
	.B(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_5 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_3 ),
	.A(\sram_output_cfg[7] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN103_arr_L1_u1y0s_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_1 ),
	.A(\sram_output_cfg[7] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia7_5/n_0 ),
	.A(\sram_output_cfg[7] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/FE_OFC255_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/FE_OFN150_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_20 ),
	.B(\sram_output_cfg[8] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_15 ),
	.B(\sram_output_cfg[8] [2]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_18 ),
	.B(\sram_output_cfg[8] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_12 ),
	.B(\sram_output_cfg[8] [0]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_2 ),
	.A2(\sram_output_cfg[8] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_4 ),
	.A2(\sram_output_cfg[8] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_9 ),
	.C(\sram_output_cfg[8] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_5 ),
	.A2(\sram_output_cfg[8] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_7 ),
	.C(\sram_output_cfg[8] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_6 ),
	.A2(\sram_output_cfg[8] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_3 ),
	.C(\sram_output_cfg[8] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_11 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[8] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ),
	.B(\sram_output_cfg[8] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ),
	.B(\sram_output_cfg[8] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_8 ),
	.A(arr_L1_u1y0s[14]),
	.B(\sram_output_cfg[8] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ),
	.B(\sram_output_cfg[8] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_6 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_4 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/FE_OFN150_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_3 ),
	.A(\sram_output_cfg[8] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_2 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_1 ),
	.A(\sram_output_cfg[8] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_0/n_0 ),
	.A(\sram_output_cfg[8] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_20 ),
	.B(\sram_output_cfg[8] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_15 ),
	.B(\sram_output_cfg[8] [6]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_18 ),
	.B(\sram_output_cfg[8] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_12 ),
	.B(\sram_output_cfg[8] [4]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_2 ),
	.A2(\sram_output_cfg[8] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_4 ),
	.A2(\sram_output_cfg[8] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_9 ),
	.C(\sram_output_cfg[8] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_5 ),
	.A2(\sram_output_cfg[8] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_7 ),
	.C(\sram_output_cfg[8] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_6 ),
	.A2(\sram_output_cfg[8] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_1 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_3 ),
	.C(\sram_output_cfg[8] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[8] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_10 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[8] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_9 ),
	.A(arr_L1_u1y0n[8]),
	.B(\sram_output_cfg[8] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[8] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_7 ),
	.A(arr_L1_u1y0n[18]),
	.B(\sram_output_cfg[8] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_4 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_3 ),
	.A(\sram_output_cfg[8] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_1 ),
	.A(\sram_output_cfg[8] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_1/n_0 ),
	.A(\sram_output_cfg[8] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_20 ),
	.B(\sram_output_cfg[8] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_15 ),
	.B(\sram_output_cfg[8] [10]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_18 ),
	.B(\sram_output_cfg[8] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_12 ),
	.B(\sram_output_cfg[8] [8]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_2 ),
	.A2(\sram_output_cfg[8] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_4 ),
	.A2(\sram_output_cfg[8] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_9 ),
	.C(\sram_output_cfg[8] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_5 ),
	.A2(\sram_output_cfg[8] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_7 ),
	.C(\sram_output_cfg[8] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_14 ),
	.A1(\cbinst_x0y0w/FE_OFN28_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[8] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_13 ),
	.A(\sram_output_cfg[8] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_1 ),
	.C(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[8] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ),
	.B(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_7 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_5 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_4 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_3 ),
	.A(\sram_output_cfg[8] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_2 ),
	.A(arr_L1_u1y0s[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_1 ),
	.A(\sram_output_cfg[8] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_2/n_0 ),
	.A(\sram_output_cfg[8] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_20 ),
	.B(\sram_output_cfg[8] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_15 ),
	.B(\sram_output_cfg[8] [14]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_18 ),
	.B(\sram_output_cfg[8] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_12 ),
	.B(\sram_output_cfg[8] [12]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_2 ),
	.A2(\sram_output_cfg[8] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_4 ),
	.A2(\sram_output_cfg[8] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_9 ),
	.C(\sram_output_cfg[8] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_5 ),
	.A2(\sram_output_cfg[8] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_7 ),
	.C(\sram_output_cfg[8] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_6 ),
	.A2(\sram_output_cfg[8] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_13 ),
	.A(\sram_output_cfg[8] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_1 ),
	.C(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_12 ),
	.A(arr_L1_u1y0s[11]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[8] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.B(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_7 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_5 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_4 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_3 ),
	.A(\sram_output_cfg[8] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_1 ),
	.A(\sram_output_cfg[8] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_3/n_0 ),
	.A(\sram_output_cfg[8] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_20 ),
	.B(\sram_output_cfg[8] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_15 ),
	.B(\sram_output_cfg[8] [18]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_18 ),
	.B(\sram_output_cfg[8] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_12 ),
	.B(\sram_output_cfg[8] [16]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_2 ),
	.A2(\sram_output_cfg[8] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_4 ),
	.A2(\sram_output_cfg[8] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_9 ),
	.C(\sram_output_cfg[8] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_5 ),
	.A2(\sram_output_cfg[8] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_7 ),
	.C(\sram_output_cfg[8] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_6 ),
	.A2(\sram_output_cfg[8] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_13 ),
	.A(\sram_output_cfg[8] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_1 ),
	.C(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[8] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ),
	.B(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_8 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_7 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_6 ),
	.A(arr_L1_u1y0n[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_5 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_3 ),
	.A(\sram_output_cfg[8] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_1 ),
	.A(\sram_output_cfg[8] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_4/n_0 ),
	.A(\sram_output_cfg[8] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia8[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_20 ),
	.B(\sram_output_cfg[8] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_15 ),
	.B(\sram_output_cfg[8] [22]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_18 ),
	.B(\sram_output_cfg[8] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_12 ),
	.B(\sram_output_cfg[8] [20]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_2 ),
	.A2(\sram_output_cfg[8] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_4 ),
	.A2(\sram_output_cfg[8] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_9 ),
	.C(\sram_output_cfg[8] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_5 ),
	.A2(\sram_output_cfg[8] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_7 ),
	.C(\sram_output_cfg[8] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_6 ),
	.A2(\sram_output_cfg[8] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_13 ),
	.A(\sram_output_cfg[8] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_1 ),
	.C(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN73_arr_L1_u1y0s_19 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[8] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ),
	.B(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ),
	.B(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_4 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_3 ),
	.A(\sram_output_cfg[8] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_1 ),
	.A(\sram_output_cfg[8] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia8_5/n_0 ),
	.A(\sram_output_cfg[8] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_20 ),
	.B(\sram_output_cfg[8] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_15 ),
	.B(\sram_output_cfg[8] [30]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_18 ),
	.B(\sram_output_cfg[8] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_12 ),
	.B(\sram_output_cfg[8] [28]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_2 ),
	.A2(\sram_output_cfg[8] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_4 ),
	.A2(\sram_output_cfg[8] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_9 ),
	.C(\sram_output_cfg[8] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_5 ),
	.A2(\sram_output_cfg[8] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_7 ),
	.C(\sram_output_cfg[8] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_6 ),
	.A2(\sram_output_cfg[8] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_13 ),
	.A(\sram_output_cfg[8] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_1 ),
	.C(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_11 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.B(\sram_output_cfg[8] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_9 ),
	.A(arr_L1_u1y0n[11]),
	.B(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ),
	.B(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_7 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_6 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN143_n ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_4 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_3 ),
	.A(\sram_output_cfg[8] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_1 ),
	.A(\sram_output_cfg[8] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_0/n_0 ),
	.A(\sram_output_cfg[8] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[1]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_20 ),
	.B(\sram_output_cfg[9] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_15 ),
	.B(\sram_output_cfg[9] [2]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_18 ),
	.B(\sram_output_cfg[9] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_12 ),
	.B(\sram_output_cfg[9] [0]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_2 ),
	.A2(\sram_output_cfg[9] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_4 ),
	.A2(\sram_output_cfg[9] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_9 ),
	.C(\sram_output_cfg[9] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_5 ),
	.A2(\sram_output_cfg[9] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_7 ),
	.C(\sram_output_cfg[9] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_6 ),
	.A2(\sram_output_cfg[9] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_13 ),
	.A(\sram_output_cfg[9] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_1 ),
	.C(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_10 ),
	.A(arr_L1_u1y0s[11]),
	.B(\sram_output_cfg[9] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_9 ),
	.A(arr_L1_u1y0n[15]),
	.B(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ),
	.B(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_7 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_6 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_3 ),
	.A(\sram_output_cfg[9] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_1 ),
	.A(\sram_output_cfg[9] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_1/n_0 ),
	.A(\sram_output_cfg[9] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[2]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_21 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_18 ),
	.A2(\sram_output_cfg[9] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_20 ),
	.C(\sram_output_cfg[9] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_20 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_19 ),
	.B(\sram_output_cfg[9] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_15 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_12 ),
	.B(\sram_output_cfg[9] [4]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_2 ),
	.A2(\sram_output_cfg[9] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_4 ),
	.A2(\sram_output_cfg[9] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_9 ),
	.C(\sram_output_cfg[9] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_5 ),
	.A2(\sram_output_cfg[9] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_7 ),
	.C(\sram_output_cfg[9] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_14 ),
	.A1(\cbinst_x0y0w/FE_OFN43_arr_L1_u1y0n_15 ),
	.A2(\sram_output_cfg[9] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_13 ),
	.A(\sram_output_cfg[9] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_1 ),
	.C(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_12 ),
	.A(arr_L1_u1y0s[14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ),
	.B(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\sram_output_cfg[9] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN69_arr_L1_u1y0n_19 ),
	.B(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.B(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_5 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_3 ),
	.A(\sram_output_cfg[9] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_1 ),
	.A(\sram_output_cfg[9] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_2/n_0 ),
	.A(\sram_output_cfg[9] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/FE_OFC256_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/FE_OFN151_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[3]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_20 ),
	.B(\sram_output_cfg[9] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_15 ),
	.B(\sram_output_cfg[9] [10]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_18 ),
	.B(\sram_output_cfg[9] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_12 ),
	.B(\sram_output_cfg[9] [8]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_2 ),
	.A2(\sram_output_cfg[9] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_4 ),
	.A2(\sram_output_cfg[9] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_9 ),
	.C(\sram_output_cfg[9] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_5 ),
	.A2(\sram_output_cfg[9] [9]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_7 ),
	.C(\sram_output_cfg[9] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_6 ),
	.A2(\sram_output_cfg[9] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_13 ),
	.A(\sram_output_cfg[9] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_1 ),
	.C(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_11 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ),
	.B(\sram_output_cfg[9] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ),
	.B(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_8 ),
	.A(arr_L1_u1y0s[14]),
	.B(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN57_arr_L1_u1y0n_14 ),
	.B(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_6 ),
	.A(arr_L1_u1y0n[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_4 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/FE_OFN151_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_3 ),
	.A(\sram_output_cfg[9] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_2 ),
	.A(arr_L1_u1y0s[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_1 ),
	.A(\sram_output_cfg[9] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_3/n_0 ),
	.A(\sram_output_cfg[9] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFC257_arr_L1_u1y0n_18  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN152_arr_L1_u1y0n_18 ),
	.A(\cbinst_x0y0w/FE_OFN79_arr_L1_u1y0n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFC123_arr_L1_u1y0n_3  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN62_arr_L1_u1y0n_3 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[4]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_20 ),
	.B(\sram_output_cfg[9] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_15 ),
	.B(\sram_output_cfg[9] [14]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_18 ),
	.B(\sram_output_cfg[9] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_12 ),
	.B(\sram_output_cfg[9] [12]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_2 ),
	.A2(\sram_output_cfg[9] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_4 ),
	.A2(\sram_output_cfg[9] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_9 ),
	.C(\sram_output_cfg[9] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_5 ),
	.A2(\sram_output_cfg[9] [13]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_7 ),
	.C(\sram_output_cfg[9] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_6 ),
	.A2(\sram_output_cfg[9] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_13 ),
	.A(\sram_output_cfg[9] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_1 ),
	.C(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_10 ),
	.A(arr_L1_u1y0s[4]),
	.B(\sram_output_cfg[9] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN158_arr_L1_u1y0n_8 ),
	.B(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN48_arr_L1_u1y0s_18 ),
	.B(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_7 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN152_arr_L1_u1y0n_18 ),
	.B(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN88_arr_L1_u1y0n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_4 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/FE_OFN62_arr_L1_u1y0n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_3 ),
	.A(\sram_output_cfg[9] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_1 ),
	.A(\sram_output_cfg[9] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_4/n_0 ),
	.A(\sram_output_cfg[9] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ia9[5]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_20 ),
	.B(\sram_output_cfg[9] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_15 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_17 ),
	.B(\sram_output_cfg[9] [18]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_18 ),
	.B(\sram_output_cfg[9] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_12 ),
	.B(\sram_output_cfg[9] [16]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_2 ),
	.A2(\sram_output_cfg[9] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_4 ),
	.A2(\sram_output_cfg[9] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_9 ),
	.C(\sram_output_cfg[9] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_5 ),
	.A2(\sram_output_cfg[9] [17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_7 ),
	.C(\sram_output_cfg[9] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_14 ),
	.A1(\cbinst_x0y0w/FE_OFN160_arr_L1_u1y0n_8 ),
	.A2(\sram_output_cfg[9] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_13 ),
	.A(\sram_output_cfg[9] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_1 ),
	.C(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN12_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[9] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ),
	.B(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_7 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_4 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_3 ),
	.A(\sram_output_cfg[9] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_2 ),
	.A(arr_L1_u1y0s[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_1 ),
	.A(\sram_output_cfg[9] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ia9_5/n_0 ),
	.A(\sram_output_cfg[9] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib0[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_20 ),
	.A(\sram_output_cfg[1] [24]),
	.B(\sram_output_cfg[1] [27]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_1 ),
	.B(\sram_output_cfg[1] [27]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_12 ),
	.B(\sram_output_cfg[1] [25]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_11 ),
	.B(\sram_output_cfg[1] [25]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_3 ),
	.A2(\sram_output_cfg[1] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_6 ),
	.C(\sram_output_cfg[1] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_4 ),
	.A2(\sram_output_cfg[1] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_7 ),
	.C(\sram_output_cfg[1] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_5 ),
	.A2(\sram_output_cfg[1] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_0 ),
	.C(\sram_output_cfg[1] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_11 ),
	.A(arr_L1_u1y0n[10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_10 ),
	.A(arr_L1_u1y0s[18]),
	.B(\sram_output_cfg[1] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_9 ),
	.A(arr_L1_u1y0n[18]),
	.B(\sram_output_cfg[1] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_8 ),
	.A(arr_L1_u1y0s[3]),
	.B(\sram_output_cfg[1] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_7 ),
	.A(arr_L1_u1y0n[14]),
	.B(\sram_output_cfg[1] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.B(\sram_output_cfg[1] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_5 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN96_arr_L1_u1y0n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_3 ),
	.A(arr_L1_u1y0s[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_2 ),
	.A(\sram_output_cfg[1] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_1 ),
	.A(\sram_output_cfg[1] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib0_0/n_0 ),
	.A(\sram_output_cfg[1] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1729  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib1[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_20 ),
	.A(\sram_output_cfg[2] [20]),
	.B(\sram_output_cfg[2] [23]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_1 ),
	.B(\sram_output_cfg[2] [23]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_12 ),
	.B(\sram_output_cfg[2] [21]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_11 ),
	.B(\sram_output_cfg[2] [21]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_3 ),
	.A2(\sram_output_cfg[2] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_6 ),
	.C(\sram_output_cfg[2] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_4 ),
	.A2(\sram_output_cfg[2] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_7 ),
	.C(\sram_output_cfg[2] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_5 ),
	.A2(\sram_output_cfg[2] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1737  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_0 ),
	.C(\sram_output_cfg[2] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1738  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_12 ),
	.A(arr_L1_u1y0s[17]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1739  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1740  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_10 ),
	.A(arr_L1_u1y0s[6]),
	.B(\sram_output_cfg[2] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1741  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_9 ),
	.A(arr_L1_u1y0n[6]),
	.B(\sram_output_cfg[2] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1742  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN136_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[2] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1743  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_7 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[2] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1744  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_6 ),
	.A(arr_L1_u1y0s[2]),
	.B(\sram_output_cfg[2] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1745  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1746  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1747  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1748  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_2 ),
	.A(\sram_output_cfg[2] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1749  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_1 ),
	.A(\sram_output_cfg[2] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/g1750  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib1_0/n_0 ),
	.A(\sram_output_cfg[2] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib2[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_20 ),
	.A(\sram_output_cfg[3] [16]),
	.B(\sram_output_cfg[3] [19]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_1 ),
	.B(\sram_output_cfg[3] [19]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_12 ),
	.B(\sram_output_cfg[3] [17]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_11 ),
	.B(\sram_output_cfg[3] [17]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_3 ),
	.A2(\sram_output_cfg[3] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_6 ),
	.C(\sram_output_cfg[3] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_4 ),
	.A2(\sram_output_cfg[3] [18]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_7 ),
	.C(\sram_output_cfg[3] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_5 ),
	.A2(\sram_output_cfg[3] [16]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_0 ),
	.C(\sram_output_cfg[3] [19]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_11 ),
	.A(arr_L1_u1y0n[5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN126_arr_L1_u1y0s_13 ),
	.B(\sram_output_cfg[3] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ),
	.B(\sram_output_cfg[3] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_8 ),
	.A(arr_L1_u1y0s[17]),
	.B(\sram_output_cfg[3] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN38_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[3] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_6 ),
	.A(arr_L1_u1y0s[9]),
	.B(\sram_output_cfg[3] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN106_arr_L1_u1y0n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_4 ),
	.A(arr_L1_u1y0n[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_3 ),
	.A(arr_L1_u1y0s[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_2 ),
	.A(\sram_output_cfg[3] [18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_1 ),
	.A(\sram_output_cfg[3] [16]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib2_0/n_0 ),
	.A(\sram_output_cfg[3] [17]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib3[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_20 ),
	.A(\sram_output_cfg[4] [12]),
	.B(\sram_output_cfg[4] [15]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_1 ),
	.B(\sram_output_cfg[4] [15]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_12 ),
	.B(\sram_output_cfg[4] [13]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_11 ),
	.B(\sram_output_cfg[4] [13]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_3 ),
	.A2(\sram_output_cfg[4] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_6 ),
	.C(\sram_output_cfg[4] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_4 ),
	.A2(\sram_output_cfg[4] [14]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_7 ),
	.C(\sram_output_cfg[4] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_5 ),
	.A2(\sram_output_cfg[4] [12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_0 ),
	.C(\sram_output_cfg[4] [15]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_12 ),
	.A(arr_L1_u1y0s[12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_11 ),
	.A(arr_L1_u1y0n[12]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ),
	.B(\sram_output_cfg[4] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_9 ),
	.A(arr_L1_u1y0n[1]),
	.B(\sram_output_cfg[4] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN149_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[4] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[4] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[4] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_5 ),
	.A(arr_L1_u1y0n[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN29_arr_L1_u1y0n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_3 ),
	.A(arr_L1_u1y0s[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_2 ),
	.A(\sram_output_cfg[4] [14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_1 ),
	.A(\sram_output_cfg[4] [12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib3_0/n_0 ),
	.A(\sram_output_cfg[4] [13]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1715  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib4[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_20 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_19 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1716  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_20 ),
	.A(\sram_output_cfg[5] [8]),
	.B(\sram_output_cfg[5] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1717  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_1 ),
	.B(\sram_output_cfg[5] [11]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1718  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_10 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_12 ),
	.B(\sram_output_cfg[5] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1719  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_9 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_11 ),
	.B(\sram_output_cfg[5] [9]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1720  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_3 ),
	.A2(\sram_output_cfg[5] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_6 ),
	.C(\sram_output_cfg[5] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1721  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_4 ),
	.A2(\sram_output_cfg[5] [10]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_7 ),
	.C(\sram_output_cfg[5] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1722  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_5 ),
	.A2(\sram_output_cfg[5] [8]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1723  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_13 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_2 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_0 ),
	.C(\sram_output_cfg[5] [11]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1724  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_12 ),
	.A(arr_L1_u1y0s[19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1725  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_11 ),
	.A(arr_L1_u1y0n[19]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1726  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN83_arr_L1_u1y0s_8 ),
	.B(\sram_output_cfg[5] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1727  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_9 ),
	.A(arr_L1_u1y0n[8]),
	.B(\sram_output_cfg[5] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1728  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN94_arr_L1_u1y0s_12 ),
	.B(\sram_output_cfg[5] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1729  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_7 ),
	.A(arr_L1_u1y0n[4]),
	.B(\sram_output_cfg[5] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1730  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN129_arr_L1_u1y0s_4 ),
	.B(\sram_output_cfg[5] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1731  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_5 ),
	.A(arr_L1_u1y0n[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1732  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN44_arr_L1_u1y0n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1733  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_3 ),
	.A(\cbinst_x0y0w/FE_OFN105_arr_L1_u1y0s_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1734  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_2 ),
	.A(\sram_output_cfg[5] [10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1735  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_1 ),
	.A(\sram_output_cfg[5] [8]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/g1736  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib4_0/n_0 ),
	.A(\sram_output_cfg[5] [9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/FE_OFC72_arr_L1_u1y0n_19  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/FE_OFN32_arr_L1_u1y0n_19 ),
	.A(\cbinst_x0y0w/FE_OFN31_arr_L1_u1y0n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib5[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_20 ),
	.B(\sram_output_cfg[6] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_15 ),
	.B(\sram_output_cfg[6] [6]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_18 ),
	.B(\sram_output_cfg[6] [6]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_12 ),
	.B(\sram_output_cfg[6] [4]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_2 ),
	.A2(\sram_output_cfg[6] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_4 ),
	.A2(\sram_output_cfg[6] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_9 ),
	.C(\sram_output_cfg[6] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_5 ),
	.A2(\sram_output_cfg[6] [5]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_7 ),
	.C(\sram_output_cfg[6] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_6 ),
	.A2(\sram_output_cfg[6] [4]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_13 ),
	.A(\sram_output_cfg[6] [6]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_1 ),
	.C(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN13_arr_L1_u1y0s_3 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN65_arr_L1_u1y0s_7 ),
	.B(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN11_arr_L1_u1y0s_19 ),
	.B(\sram_output_cfg[6] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_9 ),
	.A(arr_L1_u1y0n[7]),
	.B(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN87_arr_L1_u1y0s_15 ),
	.B(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_7 ),
	.A(arr_L1_u1y0n[15]),
	.B(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_6 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/FE_OFN32_arr_L1_u1y0n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_5 ),
	.A(arr_L1_u1y0n[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_4 ),
	.A(arr_L1_u1y0n[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_3 ),
	.A(\sram_output_cfg[6] [5]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_2 ),
	.A(arr_L1_u1y0s[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_1 ),
	.A(\sram_output_cfg[6] [7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib5_0/n_0 ),
	.A(\sram_output_cfg[6] [4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib6[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_20 ),
	.B(\sram_output_cfg[7] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_15 ),
	.B(\sram_output_cfg[7] [2]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_18 ),
	.B(\sram_output_cfg[7] [2]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_12 ),
	.B(\sram_output_cfg[7] [0]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_2 ),
	.A2(\sram_output_cfg[7] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_4 ),
	.A2(\sram_output_cfg[7] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_9 ),
	.C(\sram_output_cfg[7] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_5 ),
	.A2(\sram_output_cfg[7] [1]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_7 ),
	.C(\sram_output_cfg[7] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_6 ),
	.A2(\sram_output_cfg[7] [0]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_13 ),
	.A(\sram_output_cfg[7] [2]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_1 ),
	.C(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN41_arr_L1_u1y0s_10 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.B(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_10 ),
	.A(arr_L1_u1y0s[7]),
	.B(\sram_output_cfg[7] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_9 ),
	.A(arr_L1_u1y0n[14]),
	.B(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN103_arr_L1_u1y0s_3 ),
	.B(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_7 ),
	.A(arr_L1_u1y0n[3]),
	.B(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_6 ),
	.A(arr_L1_u1y0n[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_5 ),
	.A(arr_L1_u1y0n[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_4 ),
	.A(arr_L1_u1y0n[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_3 ),
	.A(\sram_output_cfg[7] [1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN109_arr_L1_u1y0s_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_1 ),
	.A(\sram_output_cfg[7] [3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib6_0/n_0 ),
	.A(\sram_output_cfg[7] [0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib7[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_20 ),
	.B(\sram_output_cfg[7] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_15 ),
	.B(\sram_output_cfg[7] [30]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_18 ),
	.B(\sram_output_cfg[7] [30]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_12 ),
	.B(\sram_output_cfg[7] [28]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_2 ),
	.A2(\sram_output_cfg[7] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_4 ),
	.A2(\sram_output_cfg[7] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_9 ),
	.C(\sram_output_cfg[7] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_5 ),
	.A2(\sram_output_cfg[7] [29]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_7 ),
	.C(\sram_output_cfg[7] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_6 ),
	.A2(\sram_output_cfg[7] [28]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_13 ),
	.A(\sram_output_cfg[7] [30]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_1 ),
	.C(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN71_arr_L1_u1y0s_17 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ),
	.B(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN22_arr_L1_u1y0s_14 ),
	.B(\sram_output_cfg[7] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_9 ),
	.A(arr_L1_u1y0n[2]),
	.B(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN41_arr_L1_u1y0s_10 ),
	.B(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_7 ),
	.A(\cbinst_x0y0w/FE_OFN107_arr_L1_u1y0n_10 ),
	.B(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_6 ),
	.A(arr_L1_u1y0n[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_5 ),
	.A(arr_L1_u1y0n[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_4 ),
	.A(arr_L1_u1y0n[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_3 ),
	.A(\sram_output_cfg[7] [29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN59_arr_L1_u1y0s_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_1 ),
	.A(\sram_output_cfg[7] [31]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib7_0/n_0 ),
	.A(\sram_output_cfg[7] [28]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib8[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_20 ),
	.B(\sram_output_cfg[8] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_15 ),
	.B(\sram_output_cfg[8] [26]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_18 ),
	.B(\sram_output_cfg[8] [26]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_12 ),
	.B(\sram_output_cfg[8] [24]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_2 ),
	.A2(\sram_output_cfg[8] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_4 ),
	.A2(\sram_output_cfg[8] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_9 ),
	.C(\sram_output_cfg[8] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_5 ),
	.A2(\sram_output_cfg[8] [25]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_7 ),
	.C(\sram_output_cfg[8] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_6 ),
	.A2(\sram_output_cfg[8] [24]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_13 ),
	.A(\sram_output_cfg[8] [26]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_1 ),
	.C(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN82_arr_L1_u1y0s_2 ),
	.B(\sram_output_cfg[8] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ),
	.B(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN71_arr_L1_u1y0s_17 ),
	.B(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_7 ),
	.A(arr_L1_u1y0n[17]),
	.B(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_6 ),
	.A(arr_L1_u1y0n[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN64_arr_L1_u1y0n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN56_arr_L1_u1y0n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_3 ),
	.A(\sram_output_cfg[8] [25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN99_arr_L1_u1y0s_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_1 ),
	.A(\sram_output_cfg[8] [27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib8_0/n_0 ),
	.A(\sram_output_cfg[8] [24]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g263  (
	.Y(cbinst_x0y0w__blkp_clb_x0y0_ib9[0]),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_14 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g264  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_21 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_20 ),
	.B(\sram_output_cfg[9] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g265  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_20 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_17 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_15 ),
	.B(\sram_output_cfg[9] [22]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g266  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_19 ),
	.A(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_18 ),
	.B(\sram_output_cfg[9] [22]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g267  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_18 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_11 ),
	.A2(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_12 ),
	.B(\sram_output_cfg[9] [20]),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g268  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_17 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_2 ),
	.A2(\sram_output_cfg[9] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_8 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g269  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_16 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_4 ),
	.A2(\sram_output_cfg[9] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_9 ),
	.C(\sram_output_cfg[9] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g270  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_15 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_5 ),
	.A2(\sram_output_cfg[9] [21]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_7 ),
	.C(\sram_output_cfg[9] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   O2A1O1Ixp33_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g271  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_14 ),
	.A1(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_6 ),
	.A2(\sram_output_cfg[9] [20]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_10 ),
	.C(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3x1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g272  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_13 ),
	.A(\sram_output_cfg[9] [22]),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_1 ),
	.C(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g273  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_12 ),
	.A(\cbinst_x0y0w/FE_OFN39_arr_L1_u1y0s_12 ),
	.B(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g274  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_11 ),
	.A(\cbinst_x0y0w/FE_OFN53_arr_L1_u1y0s_16 ),
	.B(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g275  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_10 ),
	.A(\cbinst_x0y0w/FE_OFN75_arr_L1_u1y0s_9 ),
	.B(\sram_output_cfg[9] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g276  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_9 ),
	.A(\cbinst_x0y0w/FE_OFN117_arr_L1_u1y0n_16 ),
	.B(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g277  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_8 ),
	.A(\cbinst_x0y0w/FE_OFN25_arr_L1_u1y0s_5 ),
	.B(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g278  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_7 ),
	.A(arr_L1_u1y0n[5]),
	.B(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g279  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_6 ),
	.A(\cbinst_x0y0w/FE_OFN36_arr_L1_u1y0n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g280  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_5 ),
	.A(\cbinst_x0y0w/FE_OFN113_arr_L1_u1y0n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g281  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_4 ),
	.A(\cbinst_x0y0w/FE_OFN161_arr_L1_u1y0n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g282  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_3 ),
	.A(\sram_output_cfg[9] [21]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g283  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_2 ),
	.A(\cbinst_x0y0w/FE_OFN46_arr_L1_u1y0s_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g284  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_1 ),
	.A(\sram_output_cfg[9] [23]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/g285  (
	.Y(\cbinst_x0y0w/sw_blkp_clb_x0y0_ib9_0/n_0 ),
	.A(\sram_output_cfg[9] [20]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx2_ASAP7_75t_SL \fake_mem/FE_PHC3103_sram_input_cfg_1  (
	.Y(\fake_mem/FE_PHN3103_sram_input_cfg_1 ),
	.A(sram_input_cfg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC3092_sram_rd_data_13  (
	.Y(\fake_mem/FE_PHN2101_sram_rd_data_13 ),
	.A(\fake_mem/FE_PHN3092_sram_rd_data_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC3085_sram_input_cfg_1  (
	.Y(\fake_mem/FE_PHN3085_sram_input_cfg_1 ),
	.A(sram_input_cfg[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \fake_mem/FE_PHC3061_sram_rd_data_21  (
	.Y(\fake_mem/FE_PHN2955_sram_rd_data_21 ),
	.A(\fake_mem/FE_PHN3061_sram_rd_data_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \fake_mem/FE_PHC2986_sram_input_cfg_17  (
	.Y(\fake_mem/FE_PHN2986_sram_input_cfg_17 ),
	.A(\fake_mem/FE_PHN2598_sram_input_cfg_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC2972_n_25  (
	.Y(\fake_mem/FE_PHN2116_n_25 ),
	.A(\fake_mem/FE_PHN2972_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB2xp67_ASAP7_75t_SL \fake_mem/FE_PHC2969_sram_rd_data_12  (
	.Y(\fake_mem/FE_PHN2091_sram_rd_data_12 ),
	.A(\fake_mem/FE_PHN2969_sram_rd_data_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \fake_mem/FE_PHC2966_sram_rd_data_20  (
	.Y(\fake_mem/FE_PHN2092_sram_rd_data_20 ),
	.A(\fake_mem/FE_PHN2966_sram_rd_data_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2955_sram_rd_data_21  (
	.Y(\fake_mem/FE_PHN2096_sram_rd_data_21 ),
	.A(\fake_mem/FE_PHN2955_sram_rd_data_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx5_ASAP7_75t_R \fake_mem/FE_PHC2926_sram_input_cfg_35  (
	.Y(\fake_mem/FE_PHN2926_sram_input_cfg_35 ),
	.A(sram_input_cfg[35]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC2713_sram_input_cfg_31  (
	.Y(\fake_mem/FE_PHN2713_sram_input_cfg_31 ),
	.A(sram_input_cfg[31]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \fake_mem/FE_PHC2695_flop_array_5_20  (
	.Y(\fake_mem/flop_array[5][20] ),
	.A(\fake_mem/FE_PHN2695_flop_array_5_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \fake_mem/FE_PHC2691_flop_array_3_20  (
	.Y(\fake_mem/flop_array[3][20] ),
	.A(\fake_mem/FE_PHN2691_flop_array_3_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_L \fake_mem/FE_PHC2688_flop_array_2_20  (
	.Y(\fake_mem/FE_PHN2688_flop_array_2_20 ),
	.A(\fake_mem/flop_array[2][20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_R \fake_mem/FE_PHC2685_flop_array_0_20  (
	.Y(\fake_mem/FE_PHN2685_flop_array_0_20 ),
	.A(\fake_mem/flop_array[0][20] ), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC2598_sram_input_cfg_17  (
	.Y(\fake_mem/FE_PHN2598_sram_input_cfg_17 ),
	.A(sram_input_cfg[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC2597_sram_input_cfg_37  (
	.Y(\fake_mem/FE_PHN2597_sram_input_cfg_37 ),
	.A(FE_PHN3020_sram_input_cfg_37), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC2539_sram_input_cfg_20  (
	.Y(\fake_mem/FE_PHN2539_sram_input_cfg_20 ),
	.A(sram_input_cfg[20]), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFx12f_ASAP7_75t_SL \fake_mem/FE_PHC2519_sram_input_cfg_30  (
	.Y(\fake_mem/FE_PHN2519_sram_input_cfg_30 ),
	.A(sram_input_cfg[30]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC2247_sram_input_cfg_36  (
	.Y(\fake_mem/FE_PHN2247_sram_input_cfg_36 ),
	.A(sram_input_cfg[36]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \fake_mem/FE_PHC2233_sram_input_cfg_21  (
	.Y(\fake_mem/FE_PHN2233_sram_input_cfg_21 ),
	.A(sram_input_cfg[21]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \fake_mem/FE_PHC2179_sram_input_cfg_16  (
	.Y(\fake_mem/FE_PHN2179_sram_input_cfg_16 ),
	.A(sram_input_cfg[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC2116_n_25  (
	.Y(\fake_mem/n_25 ),
	.A(\fake_mem/FE_PHN2116_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC2102_sram_rd_data_5  (
	.Y(sram_rd_data[5]),
	.A(\fake_mem/FE_PHN2102_sram_rd_data_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2101_sram_rd_data_13  (
	.Y(sram_rd_data[13]),
	.A(\fake_mem/FE_PHN2101_sram_rd_data_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2100_sram_rd_data_29  (
	.Y(sram_rd_data[29]),
	.A(\fake_mem/FE_PHN2100_sram_rd_data_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2097_sram_rd_data_0  (
	.Y(sram_rd_data[0]),
	.A(\fake_mem/FE_PHN2097_sram_rd_data_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2096_sram_rd_data_21  (
	.Y(sram_rd_data[21]),
	.A(\fake_mem/FE_PHN2096_sram_rd_data_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2095_sram_rd_data_9  (
	.Y(sram_rd_data[9]),
	.A(\fake_mem/FE_PHN2095_sram_rd_data_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2092_sram_rd_data_20  (
	.Y(\fake_mem/FE_PHN1181_sram_rd_data_20 ),
	.A(\fake_mem/FE_PHN2092_sram_rd_data_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2091_sram_rd_data_12  (
	.Y(\fake_mem/FE_PHN1173_sram_rd_data_12 ),
	.A(\fake_mem/FE_PHN2091_sram_rd_data_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2090_sram_rd_data_4  (
	.Y(\fake_mem/FE_PHN1186_sram_rd_data_4 ),
	.A(\fake_mem/FE_PHN2090_sram_rd_data_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2088_sram_rd_data_16  (
	.Y(\fake_mem/FE_PHN1180_sram_rd_data_16 ),
	.A(\fake_mem/FE_PHN2088_sram_rd_data_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_L \fake_mem/FE_PHC2081_n_674  (
	.Y(\fake_mem/n_674 ),
	.A(\fake_mem/FE_PHN2081_n_674 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2080_sram_rd_data_23  (
	.Y(\fake_mem/FE_PHN1169_sram_rd_data_23 ),
	.A(\fake_mem/FE_PHN2080_sram_rd_data_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2077_sram_rd_data_18  (
	.Y(sram_rd_data[18]),
	.A(\fake_mem/FE_PHN2077_sram_rd_data_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC2076_sram_rd_data_7  (
	.Y(\fake_mem/FE_PHN1166_sram_rd_data_7 ),
	.A(\fake_mem/FE_PHN2076_sram_rd_data_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC2073_sram_rd_data_19  (
	.Y(\fake_mem/FE_PHN1170_sram_rd_data_19 ),
	.A(\fake_mem/FE_PHN2073_sram_rd_data_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB1xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1586_n_25  (
	.Y(\fake_mem/FE_PHN1586_n_25 ),
	.A(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \fake_mem/FE_PHC1221_flop_array_8_3  (
	.Y(\fake_mem/FE_PHN1221_flop_array_8_3 ),
	.A(\fake_mem/flop_array[8][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB3xp67_ASAP7_75t_R \fake_mem/FE_PHC1186_sram_rd_data_4  (
	.Y(sram_rd_data[4]),
	.A(\fake_mem/FE_PHN1186_sram_rd_data_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_L \fake_mem/FE_PHC1184_sram_rd_data_28  (
	.Y(sram_rd_data[28]),
	.A(\fake_mem/FE_PHN1184_sram_rd_data_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC1181_sram_rd_data_20  (
	.Y(sram_rd_data[20]),
	.A(\fake_mem/FE_PHN1181_sram_rd_data_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_R \fake_mem/FE_PHC1180_sram_rd_data_16  (
	.Y(sram_rd_data[16]),
	.A(\fake_mem/FE_PHN1180_sram_rd_data_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1176_sram_rd_data_22  (
	.Y(sram_rd_data[22]),
	.A(\fake_mem/FE_PHN1176_sram_rd_data_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1175_sram_rd_data_26  (
	.Y(sram_rd_data[26]),
	.A(\fake_mem/FE_PHN1175_sram_rd_data_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1174_sram_rd_data_15  (
	.Y(sram_rd_data[15]),
	.A(\fake_mem/FE_PHN1174_sram_rd_data_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1173_sram_rd_data_12  (
	.Y(sram_rd_data[12]),
	.A(\fake_mem/FE_PHN1173_sram_rd_data_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1171_sram_rd_data_14  (
	.Y(sram_rd_data[14]),
	.A(\fake_mem/FE_PHN1171_sram_rd_data_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1170_sram_rd_data_19  (
	.Y(sram_rd_data[19]),
	.A(\fake_mem/FE_PHN1170_sram_rd_data_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1169_sram_rd_data_23  (
	.Y(sram_rd_data[23]),
	.A(\fake_mem/FE_PHN1169_sram_rd_data_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1168_sram_rd_data_2  (
	.Y(sram_rd_data[2]),
	.A(\fake_mem/FE_PHN1168_sram_rd_data_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1167_sram_rd_data_6  (
	.Y(sram_rd_data[6]),
	.A(\fake_mem/FE_PHN1167_sram_rd_data_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1166_sram_rd_data_7  (
	.Y(sram_rd_data[7]),
	.A(\fake_mem/FE_PHN1166_sram_rd_data_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1165_sram_rd_data_3  (
	.Y(sram_rd_data[3]),
	.A(\fake_mem/FE_PHN1165_sram_rd_data_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   HB4xp67_ASAP7_75t_SRAM \fake_mem/FE_PHC1164_sram_rd_data_11  (
	.Y(sram_rd_data[11]),
	.A(\fake_mem/FE_PHN1164_sram_rd_data_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST24/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_737 ),
	.SE(\fake_mem/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST25/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_736 ),
	.SE(\fake_mem/logic_0_2_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST26/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_735 ),
	.SE(\fake_mem/logic_0_3_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST27/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_734 ),
	.SE(\fake_mem/logic_0_4_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST28/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_733 ),
	.SE(\fake_mem/logic_0_5_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST29/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_732 ),
	.SE(\fake_mem/logic_0_6_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST30/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_731 ),
	.SE(\fake_mem/logic_0_7_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST31/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_730 ),
	.SE(\fake_mem/logic_0_8_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST32/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_729 ),
	.SE(\fake_mem/logic_0_9_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST33/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_728 ),
	.SE(\fake_mem/logic_0_10_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST34/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_727 ),
	.SE(\fake_mem/logic_0_11_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST35/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_726 ),
	.SE(\fake_mem/logic_0_12_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST36/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_725 ),
	.SE(\fake_mem/logic_0_13_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST37/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_724 ),
	.SE(\fake_mem/logic_0_14_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST38/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_723 ),
	.SE(\fake_mem/logic_0_15_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   ICGx1_ASAP7_75t_R \fake_mem/CLKGATE_RC_CG_HIER_INST39/RC_CGIC_INST  (
	.GCLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.CLK(cfg_clk),
	.ENA(\fake_mem/n_722 ),
	.SE(\fake_mem/logic_0_16_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][0]  (
	.QN(\fake_mem/flop_array[0][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][1]  (
	.QN(\fake_mem/flop_array[0][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][2]  (
	.QN(\fake_mem/flop_array[0][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][3]  (
	.QN(\fake_mem/flop_array[0][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][4]  (
	.QN(\fake_mem/flop_array[0][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][5]  (
	.QN(\fake_mem/flop_array[0][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][6]  (
	.QN(\fake_mem/flop_array[0][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][7]  (
	.QN(\fake_mem/flop_array[0][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][8]  (
	.QN(\fake_mem/flop_array[0][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][9]  (
	.QN(\fake_mem/flop_array[0][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][10]  (
	.QN(\fake_mem/flop_array[0][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][11]  (
	.QN(\fake_mem/flop_array[0][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][12]  (
	.QN(\fake_mem/flop_array[0][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][13]  (
	.QN(\fake_mem/flop_array[0][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][14]  (
	.QN(\fake_mem/flop_array[0][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][15]  (
	.QN(\fake_mem/flop_array[0][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][16]  (
	.QN(\fake_mem/flop_array[0][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][17]  (
	.QN(\fake_mem/flop_array[0][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][18]  (
	.QN(\fake_mem/flop_array[0][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][19]  (
	.QN(\fake_mem/flop_array[0][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][20]  (
	.QN(\fake_mem/flop_array[0][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][21]  (
	.QN(\fake_mem/flop_array[0][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][22]  (
	.QN(\fake_mem/flop_array[0][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][23]  (
	.QN(\fake_mem/flop_array[0][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][24]  (
	.QN(\fake_mem/flop_array[0][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][25]  (
	.QN(\fake_mem/flop_array[0][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][26]  (
	.QN(\fake_mem/flop_array[0][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][27]  (
	.QN(\fake_mem/flop_array[0][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][28]  (
	.QN(\fake_mem/flop_array[0][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][29]  (
	.QN(\fake_mem/flop_array[0][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][30]  (
	.QN(\fake_mem/flop_array[0][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[0][31]  (
	.QN(\fake_mem/flop_array[0][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][0]  (
	.QN(\fake_mem/flop_array[1][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][1]  (
	.QN(\fake_mem/flop_array[1][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][2]  (
	.QN(\fake_mem/flop_array[1][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][3]  (
	.QN(\fake_mem/flop_array[1][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][4]  (
	.QN(\fake_mem/flop_array[1][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][5]  (
	.QN(\fake_mem/flop_array[1][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][6]  (
	.QN(\fake_mem/flop_array[1][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][7]  (
	.QN(\fake_mem/flop_array[1][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][8]  (
	.QN(\fake_mem/flop_array[1][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][9]  (
	.QN(\fake_mem/flop_array[1][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][10]  (
	.QN(\fake_mem/flop_array[1][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][11]  (
	.QN(\fake_mem/flop_array[1][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][12]  (
	.QN(\fake_mem/flop_array[1][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][13]  (
	.QN(\fake_mem/flop_array[1][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][14]  (
	.QN(\fake_mem/flop_array[1][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][15]  (
	.QN(\fake_mem/flop_array[1][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][16]  (
	.QN(\fake_mem/flop_array[1][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][17]  (
	.QN(\fake_mem/flop_array[1][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][18]  (
	.QN(\fake_mem/flop_array[1][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][19]  (
	.QN(\fake_mem/flop_array[1][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][20]  (
	.QN(\fake_mem/flop_array[1][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][21]  (
	.QN(\fake_mem/flop_array[1][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][22]  (
	.QN(\fake_mem/flop_array[1][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][23]  (
	.QN(\fake_mem/flop_array[1][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][24]  (
	.QN(\fake_mem/flop_array[1][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][25]  (
	.QN(\fake_mem/flop_array[1][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][26]  (
	.QN(\fake_mem/flop_array[1][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][27]  (
	.QN(\fake_mem/flop_array[1][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][28]  (
	.QN(\fake_mem/flop_array[1][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][29]  (
	.QN(\fake_mem/flop_array[1][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][30]  (
	.QN(\fake_mem/flop_array[1][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[1][31]  (
	.QN(\fake_mem/flop_array[1][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2305 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][0]  (
	.QN(\fake_mem/flop_array[2][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][1]  (
	.QN(\fake_mem/flop_array[2][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][2]  (
	.QN(\fake_mem/flop_array[2][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][3]  (
	.QN(\fake_mem/flop_array[2][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][4]  (
	.QN(\fake_mem/flop_array[2][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][5]  (
	.QN(\fake_mem/flop_array[2][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][6]  (
	.QN(\fake_mem/flop_array[2][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][7]  (
	.QN(\fake_mem/flop_array[2][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][8]  (
	.QN(\fake_mem/flop_array[2][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][9]  (
	.QN(\fake_mem/flop_array[2][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][10]  (
	.QN(\fake_mem/flop_array[2][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][11]  (
	.QN(\fake_mem/flop_array[2][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][12]  (
	.QN(\fake_mem/flop_array[2][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][13]  (
	.QN(\fake_mem/flop_array[2][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][14]  (
	.QN(\fake_mem/flop_array[2][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][15]  (
	.QN(\fake_mem/flop_array[2][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][16]  (
	.QN(\fake_mem/flop_array[2][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][17]  (
	.QN(\fake_mem/flop_array[2][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][18]  (
	.QN(\fake_mem/flop_array[2][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][19]  (
	.QN(\fake_mem/flop_array[2][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][20]  (
	.QN(\fake_mem/flop_array[2][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][21]  (
	.QN(\fake_mem/flop_array[2][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][22]  (
	.QN(\fake_mem/flop_array[2][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][23]  (
	.QN(\fake_mem/flop_array[2][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][24]  (
	.QN(\fake_mem/flop_array[2][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][25]  (
	.QN(\fake_mem/flop_array[2][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][26]  (
	.QN(\fake_mem/flop_array[2][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][27]  (
	.QN(\fake_mem/flop_array[2][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][28]  (
	.QN(\fake_mem/flop_array[2][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][29]  (
	.QN(\fake_mem/flop_array[2][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][30]  (
	.QN(\fake_mem/flop_array[2][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[2][31]  (
	.QN(\fake_mem/flop_array[2][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2307 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][0]  (
	.QN(\fake_mem/flop_array[3][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][1]  (
	.QN(\fake_mem/flop_array[3][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][2]  (
	.QN(\fake_mem/flop_array[3][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][3]  (
	.QN(\fake_mem/flop_array[3][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][4]  (
	.QN(\fake_mem/flop_array[3][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][5]  (
	.QN(\fake_mem/flop_array[3][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][6]  (
	.QN(\fake_mem/flop_array[3][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][7]  (
	.QN(\fake_mem/flop_array[3][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][8]  (
	.QN(\fake_mem/flop_array[3][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][9]  (
	.QN(\fake_mem/flop_array[3][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][10]  (
	.QN(\fake_mem/flop_array[3][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][11]  (
	.QN(\fake_mem/flop_array[3][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][12]  (
	.QN(\fake_mem/flop_array[3][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][13]  (
	.QN(\fake_mem/flop_array[3][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][14]  (
	.QN(\fake_mem/flop_array[3][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][15]  (
	.QN(\fake_mem/flop_array[3][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][16]  (
	.QN(\fake_mem/flop_array[3][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][17]  (
	.QN(\fake_mem/flop_array[3][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][18]  (
	.QN(\fake_mem/flop_array[3][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][19]  (
	.QN(\fake_mem/flop_array[3][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][20]  (
	.QN(\fake_mem/FE_PHN2691_flop_array_3_20 ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][21]  (
	.QN(\fake_mem/flop_array[3][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][22]  (
	.QN(\fake_mem/flop_array[3][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][23]  (
	.QN(\fake_mem/flop_array[3][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][24]  (
	.QN(\fake_mem/flop_array[3][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][25]  (
	.QN(\fake_mem/flop_array[3][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][26]  (
	.QN(\fake_mem/flop_array[3][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][27]  (
	.QN(\fake_mem/flop_array[3][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][28]  (
	.QN(\fake_mem/flop_array[3][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][29]  (
	.QN(\fake_mem/flop_array[3][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][30]  (
	.QN(\fake_mem/flop_array[3][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[3][31]  (
	.QN(\fake_mem/flop_array[3][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2309 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][0]  (
	.QN(\fake_mem/flop_array[4][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][1]  (
	.QN(\fake_mem/flop_array[4][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][2]  (
	.QN(\fake_mem/flop_array[4][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][3]  (
	.QN(\fake_mem/flop_array[4][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][4]  (
	.QN(\fake_mem/flop_array[4][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][5]  (
	.QN(\fake_mem/flop_array[4][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][6]  (
	.QN(\fake_mem/flop_array[4][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][7]  (
	.QN(\fake_mem/flop_array[4][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][8]  (
	.QN(\fake_mem/flop_array[4][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][9]  (
	.QN(\fake_mem/flop_array[4][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][10]  (
	.QN(\fake_mem/flop_array[4][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][11]  (
	.QN(\fake_mem/flop_array[4][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][12]  (
	.QN(\fake_mem/flop_array[4][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][13]  (
	.QN(\fake_mem/flop_array[4][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][14]  (
	.QN(\fake_mem/flop_array[4][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][15]  (
	.QN(\fake_mem/flop_array[4][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][16]  (
	.QN(\fake_mem/flop_array[4][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][17]  (
	.QN(\fake_mem/flop_array[4][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][18]  (
	.QN(\fake_mem/flop_array[4][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][19]  (
	.QN(\fake_mem/flop_array[4][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][20]  (
	.QN(\fake_mem/flop_array[4][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][21]  (
	.QN(\fake_mem/flop_array[4][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][22]  (
	.QN(\fake_mem/flop_array[4][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][23]  (
	.QN(\fake_mem/flop_array[4][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][24]  (
	.QN(\fake_mem/flop_array[4][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][25]  (
	.QN(\fake_mem/flop_array[4][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][26]  (
	.QN(\fake_mem/flop_array[4][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][27]  (
	.QN(\fake_mem/flop_array[4][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][28]  (
	.QN(\fake_mem/flop_array[4][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][29]  (
	.QN(\fake_mem/flop_array[4][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][30]  (
	.QN(\fake_mem/flop_array[4][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[4][31]  (
	.QN(\fake_mem/flop_array[4][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2311 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][0]  (
	.QN(\fake_mem/flop_array[5][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][1]  (
	.QN(\fake_mem/flop_array[5][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][2]  (
	.QN(\fake_mem/flop_array[5][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][3]  (
	.QN(\fake_mem/flop_array[5][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][4]  (
	.QN(\fake_mem/flop_array[5][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][5]  (
	.QN(\fake_mem/flop_array[5][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][6]  (
	.QN(\fake_mem/flop_array[5][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][7]  (
	.QN(\fake_mem/flop_array[5][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][8]  (
	.QN(\fake_mem/flop_array[5][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][9]  (
	.QN(\fake_mem/flop_array[5][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][10]  (
	.QN(\fake_mem/flop_array[5][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][11]  (
	.QN(\fake_mem/flop_array[5][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][12]  (
	.QN(\fake_mem/flop_array[5][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][13]  (
	.QN(\fake_mem/flop_array[5][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][14]  (
	.QN(\fake_mem/flop_array[5][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][15]  (
	.QN(\fake_mem/flop_array[5][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][16]  (
	.QN(\fake_mem/flop_array[5][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][17]  (
	.QN(\fake_mem/flop_array[5][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][18]  (
	.QN(\fake_mem/flop_array[5][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][19]  (
	.QN(\fake_mem/flop_array[5][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][20]  (
	.QN(\fake_mem/FE_PHN2695_flop_array_5_20 ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][21]  (
	.QN(\fake_mem/flop_array[5][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][22]  (
	.QN(\fake_mem/flop_array[5][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][23]  (
	.QN(\fake_mem/flop_array[5][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][24]  (
	.QN(\fake_mem/flop_array[5][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][25]  (
	.QN(\fake_mem/flop_array[5][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][26]  (
	.QN(\fake_mem/flop_array[5][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][27]  (
	.QN(\fake_mem/flop_array[5][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][28]  (
	.QN(\fake_mem/flop_array[5][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][29]  (
	.QN(\fake_mem/flop_array[5][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][30]  (
	.QN(\fake_mem/flop_array[5][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[5][31]  (
	.QN(\fake_mem/flop_array[5][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2313 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][0]  (
	.QN(\fake_mem/flop_array[6][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][1]  (
	.QN(\fake_mem/flop_array[6][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][2]  (
	.QN(\fake_mem/flop_array[6][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][3]  (
	.QN(\fake_mem/flop_array[6][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][4]  (
	.QN(\fake_mem/flop_array[6][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][5]  (
	.QN(\fake_mem/flop_array[6][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][6]  (
	.QN(\fake_mem/flop_array[6][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][7]  (
	.QN(\fake_mem/flop_array[6][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][8]  (
	.QN(\fake_mem/flop_array[6][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][9]  (
	.QN(\fake_mem/flop_array[6][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][10]  (
	.QN(\fake_mem/flop_array[6][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][11]  (
	.QN(\fake_mem/flop_array[6][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][12]  (
	.QN(\fake_mem/flop_array[6][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][13]  (
	.QN(\fake_mem/flop_array[6][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][14]  (
	.QN(\fake_mem/flop_array[6][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][15]  (
	.QN(\fake_mem/flop_array[6][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][16]  (
	.QN(\fake_mem/flop_array[6][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][17]  (
	.QN(\fake_mem/flop_array[6][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][18]  (
	.QN(\fake_mem/flop_array[6][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][19]  (
	.QN(\fake_mem/flop_array[6][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][20]  (
	.QN(\fake_mem/flop_array[6][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][21]  (
	.QN(\fake_mem/flop_array[6][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][22]  (
	.QN(\fake_mem/flop_array[6][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][23]  (
	.QN(\fake_mem/flop_array[6][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][24]  (
	.QN(\fake_mem/flop_array[6][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][25]  (
	.QN(\fake_mem/flop_array[6][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][26]  (
	.QN(\fake_mem/flop_array[6][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][27]  (
	.QN(\fake_mem/flop_array[6][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][28]  (
	.QN(\fake_mem/flop_array[6][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][29]  (
	.QN(\fake_mem/flop_array[6][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][30]  (
	.QN(\fake_mem/flop_array[6][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[6][31]  (
	.QN(\fake_mem/flop_array[6][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2315 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][0]  (
	.QN(\fake_mem/flop_array[7][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][1]  (
	.QN(\fake_mem/flop_array[7][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][2]  (
	.QN(\fake_mem/flop_array[7][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][3]  (
	.QN(\fake_mem/flop_array[7][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][4]  (
	.QN(\fake_mem/flop_array[7][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][5]  (
	.QN(\fake_mem/flop_array[7][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][6]  (
	.QN(\fake_mem/flop_array[7][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][7]  (
	.QN(\fake_mem/flop_array[7][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][8]  (
	.QN(\fake_mem/flop_array[7][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][9]  (
	.QN(\fake_mem/flop_array[7][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][10]  (
	.QN(\fake_mem/flop_array[7][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][11]  (
	.QN(\fake_mem/flop_array[7][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][12]  (
	.QN(\fake_mem/flop_array[7][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][13]  (
	.QN(\fake_mem/flop_array[7][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][14]  (
	.QN(\fake_mem/flop_array[7][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][15]  (
	.QN(\fake_mem/flop_array[7][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][16]  (
	.QN(\fake_mem/flop_array[7][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][17]  (
	.QN(\fake_mem/flop_array[7][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][18]  (
	.QN(\fake_mem/flop_array[7][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][19]  (
	.QN(\fake_mem/flop_array[7][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][20]  (
	.QN(\fake_mem/flop_array[7][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][21]  (
	.QN(\fake_mem/flop_array[7][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][22]  (
	.QN(\fake_mem/flop_array[7][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][23]  (
	.QN(\fake_mem/flop_array[7][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][24]  (
	.QN(\fake_mem/flop_array[7][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][25]  (
	.QN(\fake_mem/flop_array[7][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][26]  (
	.QN(\fake_mem/flop_array[7][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][27]  (
	.QN(\fake_mem/flop_array[7][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][28]  (
	.QN(\fake_mem/flop_array[7][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][29]  (
	.QN(\fake_mem/flop_array[7][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][30]  (
	.QN(\fake_mem/flop_array[7][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[7][31]  (
	.QN(\fake_mem/flop_array[7][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2317 ),
	.D(\fake_mem/FE_PHN1586_n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][0]  (
	.QN(\fake_mem/flop_array[8][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][1]  (
	.QN(\fake_mem/flop_array[8][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][2]  (
	.QN(\fake_mem/flop_array[8][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][3]  (
	.QN(\fake_mem/flop_array[8][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][4]  (
	.QN(\fake_mem/flop_array[8][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][5]  (
	.QN(\fake_mem/flop_array[8][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][6]  (
	.QN(\fake_mem/flop_array[8][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][7]  (
	.QN(\fake_mem/flop_array[8][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][8]  (
	.QN(\fake_mem/flop_array[8][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][9]  (
	.QN(\fake_mem/flop_array[8][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][10]  (
	.QN(\fake_mem/flop_array[8][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][11]  (
	.QN(\fake_mem/flop_array[8][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][12]  (
	.QN(\fake_mem/flop_array[8][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][13]  (
	.QN(\fake_mem/flop_array[8][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][14]  (
	.QN(\fake_mem/flop_array[8][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][15]  (
	.QN(\fake_mem/flop_array[8][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][16]  (
	.QN(\fake_mem/flop_array[8][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][17]  (
	.QN(\fake_mem/flop_array[8][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][18]  (
	.QN(\fake_mem/flop_array[8][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][19]  (
	.QN(\fake_mem/flop_array[8][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][20]  (
	.QN(\fake_mem/flop_array[8][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][21]  (
	.QN(\fake_mem/flop_array[8][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][22]  (
	.QN(\fake_mem/flop_array[8][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][23]  (
	.QN(\fake_mem/flop_array[8][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][24]  (
	.QN(\fake_mem/flop_array[8][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][25]  (
	.QN(\fake_mem/flop_array[8][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][26]  (
	.QN(\fake_mem/flop_array[8][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][27]  (
	.QN(\fake_mem/flop_array[8][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][28]  (
	.QN(\fake_mem/flop_array[8][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][29]  (
	.QN(\fake_mem/flop_array[8][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][30]  (
	.QN(\fake_mem/flop_array[8][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[8][31]  (
	.QN(\fake_mem/flop_array[8][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2319 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][0]  (
	.QN(\fake_mem/flop_array[9][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][1]  (
	.QN(\fake_mem/flop_array[9][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][2]  (
	.QN(\fake_mem/flop_array[9][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][3]  (
	.QN(\fake_mem/flop_array[9][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][4]  (
	.QN(\fake_mem/flop_array[9][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][5]  (
	.QN(\fake_mem/flop_array[9][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][6]  (
	.QN(\fake_mem/flop_array[9][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][7]  (
	.QN(\fake_mem/flop_array[9][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][8]  (
	.QN(\fake_mem/flop_array[9][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][9]  (
	.QN(\fake_mem/flop_array[9][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][10]  (
	.QN(\fake_mem/flop_array[9][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][11]  (
	.QN(\fake_mem/flop_array[9][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][12]  (
	.QN(\fake_mem/flop_array[9][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][13]  (
	.QN(\fake_mem/flop_array[9][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][14]  (
	.QN(\fake_mem/flop_array[9][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][15]  (
	.QN(\fake_mem/flop_array[9][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][16]  (
	.QN(\fake_mem/flop_array[9][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][17]  (
	.QN(\fake_mem/flop_array[9][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][18]  (
	.QN(\fake_mem/flop_array[9][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][19]  (
	.QN(\fake_mem/flop_array[9][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][20]  (
	.QN(\fake_mem/flop_array[9][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][21]  (
	.QN(\fake_mem/flop_array[9][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][22]  (
	.QN(\fake_mem/flop_array[9][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][23]  (
	.QN(\fake_mem/flop_array[9][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][24]  (
	.QN(\fake_mem/flop_array[9][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][25]  (
	.QN(\fake_mem/flop_array[9][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][26]  (
	.QN(\fake_mem/flop_array[9][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][27]  (
	.QN(\fake_mem/flop_array[9][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][28]  (
	.QN(\fake_mem/flop_array[9][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][29]  (
	.QN(\fake_mem/flop_array[9][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][30]  (
	.QN(\fake_mem/flop_array[9][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[9][31]  (
	.QN(\fake_mem/flop_array[9][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2321 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][0]  (
	.QN(\fake_mem/flop_array[10][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][1]  (
	.QN(\fake_mem/flop_array[10][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][2]  (
	.QN(\fake_mem/flop_array[10][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][3]  (
	.QN(\fake_mem/flop_array[10][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][4]  (
	.QN(\fake_mem/flop_array[10][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][5]  (
	.QN(\fake_mem/flop_array[10][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][6]  (
	.QN(\fake_mem/flop_array[10][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][7]  (
	.QN(\fake_mem/flop_array[10][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][8]  (
	.QN(\fake_mem/flop_array[10][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][9]  (
	.QN(\fake_mem/flop_array[10][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][10]  (
	.QN(\fake_mem/flop_array[10][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][11]  (
	.QN(\fake_mem/flop_array[10][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][12]  (
	.QN(\fake_mem/flop_array[10][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][13]  (
	.QN(\fake_mem/flop_array[10][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][14]  (
	.QN(\fake_mem/flop_array[10][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][15]  (
	.QN(\fake_mem/flop_array[10][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][16]  (
	.QN(\fake_mem/flop_array[10][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][17]  (
	.QN(\fake_mem/flop_array[10][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][18]  (
	.QN(\fake_mem/flop_array[10][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][19]  (
	.QN(\fake_mem/flop_array[10][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][20]  (
	.QN(\fake_mem/flop_array[10][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][21]  (
	.QN(\fake_mem/flop_array[10][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][22]  (
	.QN(\fake_mem/flop_array[10][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][23]  (
	.QN(\fake_mem/flop_array[10][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][24]  (
	.QN(\fake_mem/flop_array[10][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][25]  (
	.QN(\fake_mem/flop_array[10][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][26]  (
	.QN(\fake_mem/flop_array[10][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][27]  (
	.QN(\fake_mem/flop_array[10][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][28]  (
	.QN(\fake_mem/flop_array[10][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][29]  (
	.QN(\fake_mem/flop_array[10][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][30]  (
	.QN(\fake_mem/flop_array[10][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[10][31]  (
	.QN(\fake_mem/flop_array[10][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2323 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][0]  (
	.QN(\fake_mem/flop_array[11][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][1]  (
	.QN(\fake_mem/flop_array[11][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][2]  (
	.QN(\fake_mem/flop_array[11][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][3]  (
	.QN(\fake_mem/flop_array[11][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][4]  (
	.QN(\fake_mem/flop_array[11][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][5]  (
	.QN(\fake_mem/flop_array[11][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][6]  (
	.QN(\fake_mem/flop_array[11][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][7]  (
	.QN(\fake_mem/flop_array[11][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][8]  (
	.QN(\fake_mem/flop_array[11][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][9]  (
	.QN(\fake_mem/flop_array[11][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][10]  (
	.QN(\fake_mem/flop_array[11][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][11]  (
	.QN(\fake_mem/flop_array[11][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][12]  (
	.QN(\fake_mem/flop_array[11][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][13]  (
	.QN(\fake_mem/flop_array[11][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][14]  (
	.QN(\fake_mem/flop_array[11][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][15]  (
	.QN(\fake_mem/flop_array[11][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][16]  (
	.QN(\fake_mem/flop_array[11][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][17]  (
	.QN(\fake_mem/flop_array[11][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][18]  (
	.QN(\fake_mem/flop_array[11][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][19]  (
	.QN(\fake_mem/flop_array[11][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][20]  (
	.QN(\fake_mem/flop_array[11][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][21]  (
	.QN(\fake_mem/flop_array[11][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][22]  (
	.QN(\fake_mem/flop_array[11][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][23]  (
	.QN(\fake_mem/flop_array[11][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][24]  (
	.QN(\fake_mem/flop_array[11][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][25]  (
	.QN(\fake_mem/flop_array[11][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][26]  (
	.QN(\fake_mem/flop_array[11][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][27]  (
	.QN(\fake_mem/flop_array[11][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][28]  (
	.QN(\fake_mem/flop_array[11][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][29]  (
	.QN(\fake_mem/flop_array[11][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][30]  (
	.QN(\fake_mem/flop_array[11][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[11][31]  (
	.QN(\fake_mem/flop_array[11][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2325 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][0]  (
	.QN(\fake_mem/flop_array[12][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][1]  (
	.QN(\fake_mem/flop_array[12][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][2]  (
	.QN(\fake_mem/flop_array[12][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][3]  (
	.QN(\fake_mem/flop_array[12][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][4]  (
	.QN(\fake_mem/flop_array[12][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][5]  (
	.QN(\fake_mem/flop_array[12][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][6]  (
	.QN(\fake_mem/flop_array[12][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][7]  (
	.QN(\fake_mem/flop_array[12][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][8]  (
	.QN(\fake_mem/flop_array[12][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][9]  (
	.QN(\fake_mem/flop_array[12][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][10]  (
	.QN(\fake_mem/flop_array[12][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][11]  (
	.QN(\fake_mem/flop_array[12][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][12]  (
	.QN(\fake_mem/flop_array[12][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][13]  (
	.QN(\fake_mem/flop_array[12][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][14]  (
	.QN(\fake_mem/flop_array[12][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][15]  (
	.QN(\fake_mem/flop_array[12][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][16]  (
	.QN(\fake_mem/flop_array[12][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][17]  (
	.QN(\fake_mem/flop_array[12][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][18]  (
	.QN(\fake_mem/flop_array[12][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][19]  (
	.QN(\fake_mem/flop_array[12][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][20]  (
	.QN(\fake_mem/flop_array[12][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][21]  (
	.QN(\fake_mem/flop_array[12][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][22]  (
	.QN(\fake_mem/flop_array[12][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][23]  (
	.QN(\fake_mem/flop_array[12][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][24]  (
	.QN(\fake_mem/flop_array[12][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][25]  (
	.QN(\fake_mem/flop_array[12][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][26]  (
	.QN(\fake_mem/flop_array[12][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][27]  (
	.QN(\fake_mem/flop_array[12][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][28]  (
	.QN(\fake_mem/flop_array[12][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][29]  (
	.QN(\fake_mem/flop_array[12][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][30]  (
	.QN(\fake_mem/flop_array[12][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[12][31]  (
	.QN(\fake_mem/flop_array[12][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2327 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][0]  (
	.QN(\fake_mem/flop_array[13][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][1]  (
	.QN(\fake_mem/flop_array[13][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][2]  (
	.QN(\fake_mem/flop_array[13][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][3]  (
	.QN(\fake_mem/flop_array[13][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][4]  (
	.QN(\fake_mem/flop_array[13][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][5]  (
	.QN(\fake_mem/flop_array[13][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][6]  (
	.QN(\fake_mem/flop_array[13][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][7]  (
	.QN(\fake_mem/flop_array[13][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][8]  (
	.QN(\fake_mem/flop_array[13][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][9]  (
	.QN(\fake_mem/flop_array[13][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][10]  (
	.QN(\fake_mem/flop_array[13][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][11]  (
	.QN(\fake_mem/flop_array[13][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][12]  (
	.QN(\fake_mem/flop_array[13][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][13]  (
	.QN(\fake_mem/flop_array[13][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][14]  (
	.QN(\fake_mem/flop_array[13][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][15]  (
	.QN(\fake_mem/flop_array[13][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][16]  (
	.QN(\fake_mem/flop_array[13][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][17]  (
	.QN(\fake_mem/flop_array[13][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][18]  (
	.QN(\fake_mem/flop_array[13][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][19]  (
	.QN(\fake_mem/flop_array[13][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][20]  (
	.QN(\fake_mem/flop_array[13][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][21]  (
	.QN(\fake_mem/flop_array[13][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][22]  (
	.QN(\fake_mem/flop_array[13][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][23]  (
	.QN(\fake_mem/flop_array[13][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][24]  (
	.QN(\fake_mem/flop_array[13][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][25]  (
	.QN(\fake_mem/flop_array[13][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][26]  (
	.QN(\fake_mem/flop_array[13][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][27]  (
	.QN(\fake_mem/flop_array[13][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][28]  (
	.QN(\fake_mem/flop_array[13][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][29]  (
	.QN(\fake_mem/flop_array[13][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][30]  (
	.QN(\fake_mem/flop_array[13][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[13][31]  (
	.QN(\fake_mem/flop_array[13][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2329 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][0]  (
	.QN(\fake_mem/flop_array[14][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][1]  (
	.QN(\fake_mem/flop_array[14][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][2]  (
	.QN(\fake_mem/flop_array[14][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][3]  (
	.QN(\fake_mem/flop_array[14][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][4]  (
	.QN(\fake_mem/flop_array[14][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][5]  (
	.QN(\fake_mem/flop_array[14][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][6]  (
	.QN(\fake_mem/flop_array[14][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][7]  (
	.QN(\fake_mem/flop_array[14][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][8]  (
	.QN(\fake_mem/flop_array[14][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][9]  (
	.QN(\fake_mem/flop_array[14][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][10]  (
	.QN(\fake_mem/flop_array[14][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][11]  (
	.QN(\fake_mem/flop_array[14][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][12]  (
	.QN(\fake_mem/flop_array[14][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][13]  (
	.QN(\fake_mem/flop_array[14][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][14]  (
	.QN(\fake_mem/flop_array[14][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][15]  (
	.QN(\fake_mem/flop_array[14][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][16]  (
	.QN(\fake_mem/flop_array[14][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][17]  (
	.QN(\fake_mem/flop_array[14][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][18]  (
	.QN(\fake_mem/flop_array[14][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][19]  (
	.QN(\fake_mem/flop_array[14][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][20]  (
	.QN(\fake_mem/flop_array[14][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][21]  (
	.QN(\fake_mem/flop_array[14][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][22]  (
	.QN(\fake_mem/flop_array[14][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][23]  (
	.QN(\fake_mem/flop_array[14][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][24]  (
	.QN(\fake_mem/flop_array[14][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][25]  (
	.QN(\fake_mem/flop_array[14][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][26]  (
	.QN(\fake_mem/flop_array[14][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][27]  (
	.QN(\fake_mem/flop_array[14][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][28]  (
	.QN(\fake_mem/flop_array[14][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][29]  (
	.QN(\fake_mem/flop_array[14][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][30]  (
	.QN(\fake_mem/flop_array[14][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[14][31]  (
	.QN(\fake_mem/flop_array[14][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2331 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][0]  (
	.QN(\fake_mem/flop_array[15][0] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_18 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][1]  (
	.QN(\fake_mem/flop_array[15][1] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][2]  (
	.QN(\fake_mem/flop_array[15][2] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_11 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][3]  (
	.QN(\fake_mem/flop_array[15][3] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_4 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][4]  (
	.QN(\fake_mem/flop_array[15][4] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_14 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][5]  (
	.QN(\fake_mem/flop_array[15][5] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_32 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][6]  (
	.QN(\fake_mem/flop_array[15][6] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_23 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][7]  (
	.QN(\fake_mem/flop_array[15][7] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][8]  (
	.QN(\fake_mem/flop_array[15][8] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_9 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][9]  (
	.QN(\fake_mem/flop_array[15][9] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_15 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][10]  (
	.QN(\fake_mem/flop_array[15][10] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_22 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][11]  (
	.QN(\fake_mem/flop_array[15][11] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_24 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][12]  (
	.QN(\fake_mem/flop_array[15][12] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_0 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][13]  (
	.QN(\fake_mem/flop_array[15][13] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][14]  (
	.QN(\fake_mem/flop_array[15][14] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_13 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][15]  (
	.QN(\fake_mem/flop_array[15][15] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_7 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][16]  (
	.QN(\fake_mem/flop_array[15][16] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_1 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][17]  (
	.QN(\fake_mem/flop_array[15][17] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][18]  (
	.QN(\fake_mem/flop_array[15][18] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_29 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][19]  (
	.QN(\fake_mem/flop_array[15][19] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_19 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][20]  (
	.QN(\fake_mem/flop_array[15][20] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_2 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][21]  (
	.QN(\fake_mem/flop_array[15][21] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_5 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][22]  (
	.QN(\fake_mem/flop_array[15][22] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_28 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][23]  (
	.QN(\fake_mem/flop_array[15][23] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_6 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][24]  (
	.QN(\fake_mem/flop_array[15][24] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_3 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][25]  (
	.QN(\fake_mem/flop_array[15][25] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_27 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][26]  (
	.QN(\fake_mem/flop_array[15][26] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_33 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][27]  (
	.QN(\fake_mem/flop_array[15][27] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_26 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][28]  (
	.QN(\fake_mem/flop_array[15][28] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_10 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][29]  (
	.QN(\fake_mem/flop_array[15][29] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_8 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][30]  (
	.QN(\fake_mem/flop_array[15][30] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_12 ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \fake_mem/flop_array_reg[15][31]  (
	.QN(\fake_mem/flop_array[15][31] ),
	.CLK(\fake_mem/CLKGATE_rc_gclk_2333 ),
	.D(\fake_mem/n_25 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7871  (
	.Y(\fake_mem/FE_PHN1165_sram_rd_data_3 ),
	.A(\fake_mem/n_674 ),
	.B(\fake_mem/n_268 ),
	.C(\fake_mem/n_524 ),
	.D(\fake_mem/n_269 ),
	.E(\fake_mem/n_270 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7872  (
	.Y(sram_rd_data[30]),
	.A(\fake_mem/n_678 ),
	.B(\fake_mem/n_271 ),
	.C(\fake_mem/n_516 ),
	.D(\fake_mem/n_289 ),
	.E(\fake_mem/n_305 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7873  (
	.Y(\fake_mem/FE_PHN1175_sram_rd_data_26 ),
	.A(\fake_mem/n_685 ),
	.B(\fake_mem/n_404 ),
	.C(\fake_mem/n_396 ),
	.D(\fake_mem/n_578 ),
	.E(\fake_mem/n_403 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7874  (
	.Y(\fake_mem/FE_PHN2966_sram_rd_data_20 ),
	.A(\fake_mem/n_684 ),
	.B(\fake_mem/n_571 ),
	.C(\fake_mem/n_391 ),
	.D(\fake_mem/n_387 ),
	.E(\fake_mem/n_576 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7875  (
	.Y(\fake_mem/FE_PHN2095_sram_rd_data_9 ),
	.A(\fake_mem/n_687 ),
	.B(\fake_mem/n_583 ),
	.C(\fake_mem/n_406 ),
	.D(\fake_mem/n_584 ),
	.E(\fake_mem/n_585 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7876  (
	.Y(sram_rd_data[8]),
	.A(\fake_mem/n_683 ),
	.B(\fake_mem/n_568 ),
	.C(\fake_mem/n_385 ),
	.D(\fake_mem/n_572 ),
	.E(\fake_mem/n_570 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7877  (
	.Y(sram_rd_data[25]),
	.A(\fake_mem/n_677 ),
	.B(\fake_mem/n_534 ),
	.C(\fake_mem/n_312 ),
	.D(\fake_mem/n_536 ),
	.E(\fake_mem/n_307 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7878  (
	.Y(\fake_mem/FE_PHN2073_sram_rd_data_19 ),
	.A(\fake_mem/n_681 ),
	.B(\fake_mem/n_557 ),
	.C(\fake_mem/n_550 ),
	.D(\fake_mem/n_554 ),
	.E(\fake_mem/n_552 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7879  (
	.Y(\fake_mem/FE_PHN2076_sram_rd_data_7 ),
	.A(\fake_mem/n_682 ),
	.B(\fake_mem/n_138 ),
	.C(\fake_mem/n_561 ),
	.D(\fake_mem/n_360 ),
	.E(\fake_mem/n_358 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7880  (
	.Y(\fake_mem/FE_PHN1167_sram_rd_data_6 ),
	.A(\fake_mem/n_680 ),
	.B(\fake_mem/n_339 ),
	.C(\fake_mem/n_337 ),
	.D(\fake_mem/n_202 ),
	.E(\fake_mem/n_549 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7881  (
	.Y(\fake_mem/FE_PHN2102_sram_rd_data_5 ),
	.A(\fake_mem/n_679 ),
	.B(\fake_mem/n_273 ),
	.C(\fake_mem/n_540 ),
	.D(\fake_mem/n_541 ),
	.E(\fake_mem/n_313 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7882  (
	.Y(\fake_mem/FE_PHN1184_sram_rd_data_28 ),
	.A(\fake_mem/n_671 ),
	.B(\fake_mem/n_216 ),
	.C(\fake_mem/n_564 ),
	.D(\fake_mem/n_512 ),
	.E(\fake_mem/n_239 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7883  (
	.Y(\fake_mem/FE_PHN2077_sram_rd_data_18 ),
	.A(\fake_mem/n_676 ),
	.B(\fake_mem/n_341 ),
	.C(\fake_mem/n_293 ),
	.D(\fake_mem/n_298 ),
	.E(\fake_mem/n_299 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7884  (
	.Y(\fake_mem/FE_PHN2090_sram_rd_data_4 ),
	.A(\fake_mem/n_675 ),
	.B(\fake_mem/n_349 ),
	.C(\fake_mem/n_562 ),
	.D(\fake_mem/n_532 ),
	.E(\fake_mem/n_350 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7885  (
	.Y(sram_rd_data[17]),
	.A(\fake_mem/n_688 ),
	.B(\fake_mem/n_258 ),
	.C(\fake_mem/n_513 ),
	.D(\fake_mem/n_254 ),
	.E(\fake_mem/n_229 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7886  (
	.Y(sram_rd_data[31]),
	.A(\fake_mem/n_662 ),
	.B(\fake_mem/n_416 ),
	.C(\fake_mem/n_535 ),
	.D(\fake_mem/n_469 ),
	.E(\fake_mem/n_325 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7887  (
	.Y(sram_rd_data[10]),
	.A(\fake_mem/n_673 ),
	.B(\fake_mem/n_82 ),
	.C(\fake_mem/n_591 ),
	.D(\fake_mem/n_433 ),
	.E(\fake_mem/n_460 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7888  (
	.Y(sram_rd_data[24]),
	.A(\fake_mem/n_669 ),
	.B(\fake_mem/n_431 ),
	.C(\fake_mem/n_218 ),
	.D(\fake_mem/n_228 ),
	.E(\fake_mem/n_131 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7889  (
	.Y(\fake_mem/FE_PHN2088_sram_rd_data_16 ),
	.A(\fake_mem/n_668 ),
	.B(\fake_mem/n_288 ),
	.C(\fake_mem/n_214 ),
	.D(\fake_mem/n_217 ),
	.E(\fake_mem/n_114 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7890  (
	.Y(sram_rd_data[1]),
	.A(\fake_mem/n_670 ),
	.B(\fake_mem/n_231 ),
	.C(\fake_mem/n_430 ),
	.D(\fake_mem/n_505 ),
	.E(\fake_mem/n_230 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7891  (
	.Y(\fake_mem/FE_PHN2097_sram_rd_data_0 ),
	.A(\fake_mem/n_667 ),
	.B(\fake_mem/n_494 ),
	.C(\fake_mem/n_206 ),
	.D(\fake_mem/n_497 ),
	.E(\fake_mem/n_495 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7892  (
	.Y(\fake_mem/FE_PHN2100_sram_rd_data_29 ),
	.A(\fake_mem/n_686 ),
	.B(\fake_mem/n_418 ),
	.C(\fake_mem/n_83 ),
	.D(\fake_mem/n_582 ),
	.E(\fake_mem/n_590 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7893  (
	.Y(sram_rd_data[27]),
	.A(\fake_mem/n_661 ),
	.B(\fake_mem/n_144 ),
	.C(\fake_mem/n_457 ),
	.D(\fake_mem/n_592 ),
	.E(\fake_mem/n_136 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7894  (
	.Y(\fake_mem/FE_PHN2080_sram_rd_data_23 ),
	.A(\fake_mem/n_664 ),
	.B(\fake_mem/n_177 ),
	.C(\fake_mem/n_476 ),
	.D(\fake_mem/n_174 ),
	.E(\fake_mem/n_170 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7895  (
	.Y(\fake_mem/FE_PHN1174_sram_rd_data_15 ),
	.A(\fake_mem/n_666 ),
	.B(\fake_mem/n_187 ),
	.C(\fake_mem/n_188 ),
	.D(\fake_mem/n_190 ),
	.E(\fake_mem/n_191 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7896  (
	.Y(\fake_mem/FE_PHN1171_sram_rd_data_14 ),
	.A(\fake_mem/n_665 ),
	.B(\fake_mem/n_169 ),
	.C(\fake_mem/n_474 ),
	.D(\fake_mem/n_475 ),
	.E(\fake_mem/n_167 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7897  (
	.Y(\fake_mem/FE_PHN3092_sram_rd_data_13 ),
	.A(\fake_mem/n_663 ),
	.B(\fake_mem/n_146 ),
	.C(\fake_mem/n_464 ),
	.D(\fake_mem/n_466 ),
	.E(\fake_mem/n_465 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7898  (
	.Y(\fake_mem/FE_PHN1176_sram_rd_data_22 ),
	.A(\fake_mem/n_660 ),
	.B(\fake_mem/n_455 ),
	.C(\fake_mem/n_130 ),
	.D(\fake_mem/n_382 ),
	.E(\fake_mem/n_125 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7899  (
	.Y(\fake_mem/FE_PHN2969_sram_rd_data_12 ),
	.A(\fake_mem/n_659 ),
	.B(\fake_mem/n_123 ),
	.C(\fake_mem/n_452 ),
	.D(\fake_mem/n_453 ),
	.E(\fake_mem/n_454 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7900  (
	.Y(\fake_mem/FE_PHN3061_sram_rd_data_21 ),
	.A(\fake_mem/n_672 ),
	.B(\fake_mem/n_87 ),
	.C(\fake_mem/n_434 ),
	.D(\fake_mem/n_437 ),
	.E(\fake_mem/n_436 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7901  (
	.Y(\fake_mem/FE_PHN1164_sram_rd_data_11 ),
	.A(\fake_mem/n_658 ),
	.B(\fake_mem/n_442 ),
	.C(\fake_mem/n_100 ),
	.D(\fake_mem/n_445 ),
	.E(\fake_mem/n_443 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND5xp2_ASAP7_75t_SL \fake_mem/g7902  (
	.Y(\fake_mem/FE_PHN1168_sram_rd_data_2 ),
	.A(\fake_mem/n_657 ),
	.B(\fake_mem/n_249 ),
	.C(\fake_mem/n_259 ),
	.D(\fake_mem/n_251 ),
	.E(\fake_mem/n_252 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7903  (
	.Y(\fake_mem/n_688 ),
	.A(\fake_mem/n_625 ),
	.B(\fake_mem/n_248 ),
	.C(\fake_mem/n_247 ),
	.D(\fake_mem/n_244 ),
	.E(\fake_mem/n_240 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7904  (
	.Y(\fake_mem/n_687 ),
	.A(\fake_mem/n_654 ),
	.B(\fake_mem/n_400 ),
	.C(\fake_mem/n_399 ),
	.D(\fake_mem/n_581 ),
	.E(\fake_mem/n_397 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7905  (
	.Y(\fake_mem/n_686 ),
	.A(\fake_mem/n_651 ),
	.B(\fake_mem/n_573 ),
	.C(\fake_mem/n_577 ),
	.D(\fake_mem/n_375 ),
	.E(\fake_mem/n_362 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7906  (
	.Y(\fake_mem/n_685 ),
	.A(\fake_mem/n_650 ),
	.B(\fake_mem/n_383 ),
	.C(\fake_mem/n_386 ),
	.D(\fake_mem/n_376 ),
	.E(\fake_mem/n_369 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7907  (
	.Y(\fake_mem/n_684 ),
	.A(\fake_mem/n_652 ),
	.B(\fake_mem/n_384 ),
	.C(\fake_mem/n_569 ),
	.D(\fake_mem/n_378 ),
	.E(\fake_mem/n_566 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7908  (
	.Y(\fake_mem/n_683 ),
	.A(\fake_mem/n_653 ),
	.B(\fake_mem/n_381 ),
	.C(\fake_mem/n_380 ),
	.D(\fake_mem/n_567 ),
	.E(\fake_mem/n_377 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7909  (
	.Y(\fake_mem/n_682 ),
	.A(\fake_mem/n_649 ),
	.B(\fake_mem/n_355 ),
	.C(\fake_mem/n_354 ),
	.D(\fake_mem/n_352 ),
	.E(\fake_mem/n_166 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7910  (
	.Y(\fake_mem/n_681 ),
	.A(\fake_mem/n_647 ),
	.B(\fake_mem/n_336 ),
	.C(\fake_mem/n_334 ),
	.D(\fake_mem/n_330 ),
	.E(\fake_mem/n_196 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7911  (
	.Y(\fake_mem/n_680 ),
	.A(\fake_mem/n_648 ),
	.B(\fake_mem/n_548 ),
	.C(\fake_mem/n_333 ),
	.D(\fake_mem/n_547 ),
	.E(\fake_mem/n_546 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7912  (
	.Y(\fake_mem/n_679 ),
	.A(\fake_mem/n_646 ),
	.B(\fake_mem/n_308 ),
	.C(\fake_mem/n_309 ),
	.D(\fake_mem/n_538 ),
	.E(\fake_mem/n_539 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7913  (
	.Y(\fake_mem/n_678 ),
	.A(\fake_mem/n_633 ),
	.B(\fake_mem/n_232 ),
	.C(\fake_mem/n_215 ),
	.D(\fake_mem/n_335 ),
	.E(\fake_mem/n_192 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7914  (
	.Y(\fake_mem/n_677 ),
	.A(\fake_mem/n_643 ),
	.B(\fake_mem/n_531 ),
	.C(\fake_mem/n_291 ),
	.D(\fake_mem/n_527 ),
	.E(\fake_mem/n_279 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7915  (
	.Y(\fake_mem/n_676 ),
	.A(\fake_mem/n_644 ),
	.B(\fake_mem/n_528 ),
	.C(\fake_mem/n_290 ),
	.D(\fake_mem/n_286 ),
	.E(\fake_mem/n_284 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7916  (
	.Y(\fake_mem/n_675 ),
	.A(\fake_mem/n_645 ),
	.B(\fake_mem/n_529 ),
	.C(\fake_mem/n_530 ),
	.D(\fake_mem/n_287 ),
	.E(\fake_mem/n_285 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7917  (
	.Y(\fake_mem/FE_PHN2081_n_674 ),
	.A(\fake_mem/n_642 ),
	.B(\fake_mem/n_120 ),
	.C(\fake_mem/n_265 ),
	.D(\fake_mem/n_263 ),
	.E(\fake_mem/n_262 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7918  (
	.Y(\fake_mem/n_673 ),
	.A(\fake_mem/n_655 ),
	.B(\fake_mem/n_589 ),
	.C(\fake_mem/n_428 ),
	.D(\fake_mem/n_424 ),
	.E(\fake_mem/n_425 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7919  (
	.Y(\fake_mem/n_672 ),
	.A(\fake_mem/n_641 ),
	.B(\fake_mem/n_432 ),
	.C(\fake_mem/n_429 ),
	.D(\fake_mem/n_588 ),
	.E(\fake_mem/n_422 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7920  (
	.Y(\fake_mem/n_671 ),
	.A(\fake_mem/n_634 ),
	.B(\fake_mem/n_500 ),
	.C(\fake_mem/n_496 ),
	.D(\fake_mem/n_209 ),
	.E(\fake_mem/n_195 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7921  (
	.Y(\fake_mem/n_670 ),
	.A(\fake_mem/n_639 ),
	.B(\fake_mem/n_226 ),
	.C(\fake_mem/n_301 ),
	.D(\fake_mem/n_225 ),
	.E(\fake_mem/n_294 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7922  (
	.Y(\fake_mem/n_669 ),
	.A(\fake_mem/n_635 ),
	.B(\fake_mem/n_212 ),
	.C(\fake_mem/n_274 ),
	.D(\fake_mem/n_493 ),
	.E(\fake_mem/n_242 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7923  (
	.Y(\fake_mem/n_668 ),
	.A(\fake_mem/n_637 ),
	.B(\fake_mem/n_211 ),
	.C(\fake_mem/n_213 ),
	.D(\fake_mem/n_491 ),
	.E(\fake_mem/n_208 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7924  (
	.Y(\fake_mem/n_667 ),
	.A(\fake_mem/n_638 ),
	.B(\fake_mem/n_221 ),
	.C(\fake_mem/n_222 ),
	.D(\fake_mem/n_492 ),
	.E(\fake_mem/n_210 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7925  (
	.Y(\fake_mem/n_666 ),
	.A(\fake_mem/n_632 ),
	.B(\fake_mem/n_483 ),
	.C(\fake_mem/n_185 ),
	.D(\fake_mem/n_183 ),
	.E(\fake_mem/n_182 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7926  (
	.Y(\fake_mem/n_665 ),
	.A(\fake_mem/n_631 ),
	.B(\fake_mem/n_473 ),
	.C(\fake_mem/n_472 ),
	.D(\fake_mem/n_161 ),
	.E(\fake_mem/n_159 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7927  (
	.Y(\fake_mem/n_664 ),
	.A(\fake_mem/n_630 ),
	.B(\fake_mem/n_164 ),
	.C(\fake_mem/n_163 ),
	.D(\fake_mem/n_160 ),
	.E(\fake_mem/n_157 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7928  (
	.Y(\fake_mem/n_663 ),
	.A(\fake_mem/n_629 ),
	.B(\fake_mem/n_461 ),
	.C(\fake_mem/n_142 ),
	.D(\fake_mem/n_141 ),
	.E(\fake_mem/n_139 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7929  (
	.Y(\fake_mem/n_662 ),
	.A(\fake_mem/n_636 ),
	.B(\fake_mem/n_90 ),
	.C(\fake_mem/n_580 ),
	.D(\fake_mem/n_364 ),
	.E(\fake_mem/n_519 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7930  (
	.Y(\fake_mem/n_661 ),
	.A(\fake_mem/n_640 ),
	.B(\fake_mem/n_124 ),
	.C(\fake_mem/n_450 ),
	.D(\fake_mem/n_449 ),
	.E(\fake_mem/n_108 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7931  (
	.Y(\fake_mem/n_660 ),
	.A(\fake_mem/n_627 ),
	.B(\fake_mem/n_121 ),
	.C(\fake_mem/n_118 ),
	.D(\fake_mem/n_116 ),
	.E(\fake_mem/n_113 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7932  (
	.Y(\fake_mem/n_659 ),
	.A(\fake_mem/n_628 ),
	.B(\fake_mem/n_451 ),
	.C(\fake_mem/n_119 ),
	.D(\fake_mem/n_115 ),
	.E(\fake_mem/n_117 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7933  (
	.Y(\fake_mem/n_658 ),
	.A(\fake_mem/n_626 ),
	.B(\fake_mem/n_97 ),
	.C(\fake_mem/n_96 ),
	.D(\fake_mem/n_441 ),
	.E(\fake_mem/n_168 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7934  (
	.Y(\fake_mem/n_657 ),
	.A(\fake_mem/n_656 ),
	.B(\fake_mem/n_245 ),
	.C(\fake_mem/n_246 ),
	.D(\fake_mem/n_511 ),
	.E(\fake_mem/n_243 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7935  (
	.Y(\fake_mem/n_656 ),
	.A(\fake_mem/n_624 ),
	.B(\fake_mem/n_237 ),
	.C(\fake_mem/n_575 ),
	.D(\fake_mem/n_507 ),
	.E(\fake_mem/n_235 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7936  (
	.Y(\fake_mem/n_655 ),
	.A(\fake_mem/n_609 ),
	.B(\fake_mem/n_586 ),
	.C(\fake_mem/n_411 ),
	.D(\fake_mem/n_414 ),
	.E(\fake_mem/n_413 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7937  (
	.Y(\fake_mem/n_654 ),
	.A(\fake_mem/n_622 ),
	.B(\fake_mem/n_574 ),
	.C(\fake_mem/n_390 ),
	.D(\fake_mem/n_389 ),
	.E(\fake_mem/n_388 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7938  (
	.Y(\fake_mem/n_653 ),
	.A(\fake_mem/n_621 ),
	.B(\fake_mem/n_563 ),
	.C(\fake_mem/n_365 ),
	.D(\fake_mem/n_367 ),
	.E(\fake_mem/n_366 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7939  (
	.Y(\fake_mem/n_652 ),
	.A(\fake_mem/n_620 ),
	.B(\fake_mem/n_357 ),
	.C(\fake_mem/n_559 ),
	.D(\fake_mem/n_353 ),
	.E(\fake_mem/n_351 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7940  (
	.Y(\fake_mem/n_651 ),
	.A(\fake_mem/n_617 ),
	.B(\fake_mem/n_521 ),
	.C(\fake_mem/n_302 ),
	.D(\fake_mem/n_281 ),
	.E(\fake_mem/n_292 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7941  (
	.Y(\fake_mem/n_650 ),
	.A(\fake_mem/n_619 ),
	.B(\fake_mem/n_338 ),
	.C(\fake_mem/n_544 ),
	.D(\fake_mem/n_543 ),
	.E(\fake_mem/n_545 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7942  (
	.Y(\fake_mem/n_649 ),
	.A(\fake_mem/n_618 ),
	.B(\fake_mem/n_343 ),
	.C(\fake_mem/n_551 ),
	.D(\fake_mem/n_555 ),
	.E(\fake_mem/n_553 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7943  (
	.Y(\fake_mem/n_648 ),
	.A(\fake_mem/n_616 ),
	.B(\fake_mem/n_542 ),
	.C(\fake_mem/n_256 ),
	.D(\fake_mem/n_321 ),
	.E(\fake_mem/n_319 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7944  (
	.Y(\fake_mem/n_647 ),
	.A(\fake_mem/n_615 ),
	.B(\fake_mem/n_537 ),
	.C(\fake_mem/n_311 ),
	.D(\fake_mem/n_310 ),
	.E(\fake_mem/n_306 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7945  (
	.Y(\fake_mem/n_646 ),
	.A(\fake_mem/n_614 ),
	.B(\fake_mem/n_297 ),
	.C(\fake_mem/n_533 ),
	.D(\fake_mem/n_295 ),
	.E(\fake_mem/n_296 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7946  (
	.Y(\fake_mem/n_645 ),
	.A(\fake_mem/n_613 ),
	.B(\fake_mem/n_526 ),
	.C(\fake_mem/n_408 ),
	.D(\fake_mem/n_276 ),
	.E(\fake_mem/n_275 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7947  (
	.Y(\fake_mem/n_644 ),
	.A(\fake_mem/n_612 ),
	.B(\fake_mem/n_520 ),
	.C(\fake_mem/n_266 ),
	.D(\fake_mem/n_523 ),
	.E(\fake_mem/n_522 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7948  (
	.Y(\fake_mem/n_643 ),
	.A(\fake_mem/n_611 ),
	.B(\fake_mem/n_509 ),
	.C(\fake_mem/n_257 ),
	.D(\fake_mem/n_241 ),
	.E(\fake_mem/n_250 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7949  (
	.Y(\fake_mem/n_642 ),
	.A(\fake_mem/n_610 ),
	.B(\fake_mem/n_219 ),
	.C(\fake_mem/n_514 ),
	.D(\fake_mem/n_515 ),
	.E(\fake_mem/n_255 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7950  (
	.Y(\fake_mem/n_641 ),
	.A(\fake_mem/n_623 ),
	.B(\fake_mem/n_579 ),
	.C(\fake_mem/n_401 ),
	.D(\fake_mem/n_402 ),
	.E(\fake_mem/n_398 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7951  (
	.Y(\fake_mem/n_640 ),
	.A(\fake_mem/n_594 ),
	.B(\fake_mem/n_587 ),
	.C(\fake_mem/n_81 ),
	.D(\fake_mem/n_426 ),
	.E(\fake_mem/n_423 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7952  (
	.Y(\fake_mem/n_639 ),
	.A(\fake_mem/n_606 ),
	.B(\fake_mem/n_137 ),
	.C(\fake_mem/n_501 ),
	.D(\fake_mem/n_498 ),
	.E(\fake_mem/n_499 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7953  (
	.Y(\fake_mem/n_638 ),
	.A(\fake_mem/n_605 ),
	.B(\fake_mem/n_490 ),
	.C(\fake_mem/n_234 ),
	.D(\fake_mem/n_203 ),
	.E(\fake_mem/n_329 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7954  (
	.Y(\fake_mem/n_637 ),
	.A(\fake_mem/n_604 ),
	.B(\fake_mem/n_198 ),
	.C(\fake_mem/n_488 ),
	.D(\fake_mem/n_486 ),
	.E(\fake_mem/n_487 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7955  (
	.Y(\fake_mem/n_636 ),
	.A(\fake_mem/n_607 ),
	.B(\fake_mem/n_560 ),
	.C(\fake_mem/n_84 ),
	.D(\fake_mem/n_379 ),
	.E(\fake_mem/n_410 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7956  (
	.Y(\fake_mem/n_635 ),
	.A(\fake_mem/n_603 ),
	.B(\fake_mem/n_186 ),
	.C(\fake_mem/n_484 ),
	.D(\fake_mem/n_481 ),
	.E(\fake_mem/n_482 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7957  (
	.Y(\fake_mem/n_634 ),
	.A(\fake_mem/n_602 ),
	.B(\fake_mem/n_165 ),
	.C(\fake_mem/n_470 ),
	.D(\fake_mem/n_162 ),
	.E(\fake_mem/n_158 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7958  (
	.Y(\fake_mem/n_633 ),
	.A(\fake_mem/n_601 ),
	.B(\fake_mem/n_127 ),
	.C(\fake_mem/n_444 ),
	.D(\fake_mem/n_448 ),
	.E(\fake_mem/n_110 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7959  (
	.Y(\fake_mem/n_632 ),
	.A(\fake_mem/n_600 ),
	.B(\fake_mem/n_477 ),
	.C(\fake_mem/n_175 ),
	.D(\fake_mem/n_479 ),
	.E(\fake_mem/n_478 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7960  (
	.Y(\fake_mem/n_631 ),
	.A(\fake_mem/n_599 ),
	.B(\fake_mem/n_468 ),
	.C(\fake_mem/n_152 ),
	.D(\fake_mem/n_342 ),
	.E(\fake_mem/n_150 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7961  (
	.Y(\fake_mem/n_630 ),
	.A(\fake_mem/n_598 ),
	.B(\fake_mem/n_458 ),
	.C(\fake_mem/n_143 ),
	.D(\fake_mem/n_462 ),
	.E(\fake_mem/n_459 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7962  (
	.Y(\fake_mem/n_629 ),
	.A(\fake_mem/n_597 ),
	.B(\fake_mem/n_456 ),
	.C(\fake_mem/n_126 ),
	.D(\fake_mem/n_129 ),
	.E(\fake_mem/n_128 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7963  (
	.Y(\fake_mem/n_628 ),
	.A(\fake_mem/n_596 ),
	.B(\fake_mem/n_105 ),
	.C(\fake_mem/n_447 ),
	.D(\fake_mem/n_102 ),
	.E(\fake_mem/n_104 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7964  (
	.Y(\fake_mem/n_627 ),
	.A(\fake_mem/n_595 ),
	.B(\fake_mem/n_438 ),
	.C(\fake_mem/n_98 ),
	.D(\fake_mem/n_440 ),
	.E(\fake_mem/n_439 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7965  (
	.Y(\fake_mem/n_626 ),
	.A(\fake_mem/n_608 ),
	.B(\fake_mem/n_435 ),
	.C(\fake_mem/n_172 ),
	.D(\fake_mem/n_86 ),
	.E(\fake_mem/n_85 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND5x1_ASAP7_75t_SL \fake_mem/g7966  (
	.Y(\fake_mem/n_625 ),
	.A(\fake_mem/n_593 ),
	.B(\fake_mem/n_227 ),
	.C(\fake_mem/n_504 ),
	.D(\fake_mem/n_565 ),
	.E(\fake_mem/n_503 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7967  (
	.Y(\fake_mem/n_624 ),
	.A(\fake_mem/n_510 ),
	.B(\fake_mem/n_331 ),
	.C(\fake_mem/n_344 ),
	.D(\fake_mem/n_508 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7968  (
	.Y(\fake_mem/n_623 ),
	.A(\fake_mem/n_415 ),
	.B(\fake_mem/n_412 ),
	.C(\fake_mem/n_409 ),
	.D(\fake_mem/n_407 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7969  (
	.Y(\fake_mem/n_622 ),
	.A(\fake_mem/n_395 ),
	.B(\fake_mem/n_394 ),
	.C(\fake_mem/n_393 ),
	.D(\fake_mem/n_392 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7970  (
	.Y(\fake_mem/n_621 ),
	.A(\fake_mem/n_374 ),
	.B(\fake_mem/n_373 ),
	.C(\fake_mem/n_372 ),
	.D(\fake_mem/n_371 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7971  (
	.Y(\fake_mem/n_620 ),
	.A(\fake_mem/n_368 ),
	.B(\fake_mem/n_370 ),
	.C(\fake_mem/n_363 ),
	.D(\fake_mem/n_361 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7972  (
	.Y(\fake_mem/n_619 ),
	.A(\fake_mem/n_359 ),
	.B(\fake_mem/n_356 ),
	.C(\fake_mem/n_348 ),
	.D(\fake_mem/n_556 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7973  (
	.Y(\fake_mem/n_618 ),
	.A(\fake_mem/n_347 ),
	.B(\fake_mem/n_346 ),
	.C(\fake_mem/n_345 ),
	.D(\fake_mem/n_558 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7974  (
	.Y(\fake_mem/n_617 ),
	.A(\fake_mem/n_332 ),
	.B(\fake_mem/n_340 ),
	.C(\fake_mem/n_318 ),
	.D(\fake_mem/n_315 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7975  (
	.Y(\fake_mem/n_616 ),
	.A(\fake_mem/n_327 ),
	.B(\fake_mem/n_236 ),
	.C(\fake_mem/n_324 ),
	.D(\fake_mem/n_323 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7976  (
	.Y(\fake_mem/n_615 ),
	.A(\fake_mem/n_320 ),
	.B(\fake_mem/n_322 ),
	.C(\fake_mem/n_316 ),
	.D(\fake_mem/n_314 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7977  (
	.Y(\fake_mem/n_614 ),
	.A(\fake_mem/n_303 ),
	.B(\fake_mem/n_304 ),
	.C(\fake_mem/n_317 ),
	.D(\fake_mem/n_300 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7978  (
	.Y(\fake_mem/n_613 ),
	.A(\fake_mem/n_283 ),
	.B(\fake_mem/n_282 ),
	.C(\fake_mem/n_280 ),
	.D(\fake_mem/n_405 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7979  (
	.Y(\fake_mem/n_612 ),
	.A(\fake_mem/n_278 ),
	.B(\fake_mem/n_277 ),
	.C(\fake_mem/n_272 ),
	.D(\fake_mem/n_525 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7980  (
	.Y(\fake_mem/n_611 ),
	.A(\fake_mem/n_264 ),
	.B(\fake_mem/n_267 ),
	.C(\fake_mem/n_173 ),
	.D(\fake_mem/n_200 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7981  (
	.Y(\fake_mem/n_610 ),
	.A(\fake_mem/n_518 ),
	.B(\fake_mem/n_261 ),
	.C(\fake_mem/n_260 ),
	.D(\fake_mem/n_517 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7982  (
	.Y(\fake_mem/n_609 ),
	.A(\fake_mem/n_420 ),
	.B(\fake_mem/n_421 ),
	.C(\fake_mem/n_417 ),
	.D(\fake_mem/n_253 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7983  (
	.Y(\fake_mem/n_608 ),
	.A(\fake_mem/n_94 ),
	.B(\fake_mem/n_92 ),
	.C(\fake_mem/n_91 ),
	.D(\fake_mem/n_89 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7984  (
	.Y(\fake_mem/n_607 ),
	.A(\fake_mem/n_328 ),
	.B(\fake_mem/n_122 ),
	.C(\fake_mem/n_145 ),
	.D(\fake_mem/n_140 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7985  (
	.Y(\fake_mem/n_606 ),
	.A(\fake_mem/n_223 ),
	.B(\fake_mem/n_220 ),
	.C(\fake_mem/n_419 ),
	.D(\fake_mem/n_502 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7986  (
	.Y(\fake_mem/n_605 ),
	.A(\fake_mem/n_147 ),
	.B(\fake_mem/n_207 ),
	.C(\fake_mem/n_193 ),
	.D(\fake_mem/n_205 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7987  (
	.Y(\fake_mem/n_604 ),
	.A(\fake_mem/n_224 ),
	.B(\fake_mem/n_204 ),
	.C(\fake_mem/n_201 ),
	.D(\fake_mem/n_489 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7988  (
	.Y(\fake_mem/n_603 ),
	.A(\fake_mem/n_199 ),
	.B(\fake_mem/n_197 ),
	.C(\fake_mem/n_194 ),
	.D(\fake_mem/n_485 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7989  (
	.Y(\fake_mem/n_602 ),
	.A(\fake_mem/n_184 ),
	.B(\fake_mem/n_189 ),
	.C(\fake_mem/n_181 ),
	.D(\fake_mem/n_176 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7990  (
	.Y(\fake_mem/n_601 ),
	.A(\fake_mem/n_471 ),
	.B(\fake_mem/n_171 ),
	.C(\fake_mem/n_149 ),
	.D(\fake_mem/n_463 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7991  (
	.Y(\fake_mem/n_600 ),
	.A(\fake_mem/n_180 ),
	.B(\fake_mem/n_179 ),
	.C(\fake_mem/n_178 ),
	.D(\fake_mem/n_480 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7992  (
	.Y(\fake_mem/n_599 ),
	.A(\fake_mem/n_156 ),
	.B(\fake_mem/n_326 ),
	.C(\fake_mem/n_155 ),
	.D(\fake_mem/n_154 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7993  (
	.Y(\fake_mem/n_598 ),
	.A(\fake_mem/n_153 ),
	.B(\fake_mem/n_151 ),
	.C(\fake_mem/n_148 ),
	.D(\fake_mem/n_467 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7994  (
	.Y(\fake_mem/n_597 ),
	.A(\fake_mem/n_135 ),
	.B(\fake_mem/n_134 ),
	.C(\fake_mem/n_133 ),
	.D(\fake_mem/n_132 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7995  (
	.Y(\fake_mem/n_596 ),
	.A(\fake_mem/n_111 ),
	.B(\fake_mem/n_112 ),
	.C(\fake_mem/n_109 ),
	.D(\fake_mem/n_107 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7996  (
	.Y(\fake_mem/n_595 ),
	.A(\fake_mem/n_106 ),
	.B(\fake_mem/n_103 ),
	.C(\fake_mem/n_101 ),
	.D(\fake_mem/n_446 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7997  (
	.Y(\fake_mem/n_594 ),
	.A(\fake_mem/n_95 ),
	.B(\fake_mem/n_99 ),
	.C(\fake_mem/n_93 ),
	.D(\fake_mem/n_88 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4x1_ASAP7_75t_SL \fake_mem/g7998  (
	.Y(\fake_mem/n_593 ),
	.A(\fake_mem/n_238 ),
	.B(\fake_mem/n_233 ),
	.C(\fake_mem/n_427 ),
	.D(\fake_mem/n_506 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g7999  (
	.Y(\fake_mem/n_592 ),
	.A(\fake_mem/flop_array[4][27] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8000  (
	.Y(\fake_mem/n_591 ),
	.A(\fake_mem/flop_array[0][10] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8001  (
	.Y(\fake_mem/n_590 ),
	.A(\fake_mem/flop_array[2][29] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8002  (
	.Y(\fake_mem/n_589 ),
	.A(\fake_mem/flop_array[4][10] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8003  (
	.Y(\fake_mem/n_588 ),
	.A(\fake_mem/flop_array[2][21] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8004  (
	.Y(\fake_mem/n_587 ),
	.A(\fake_mem/flop_array[8][27] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8005  (
	.Y(\fake_mem/n_586 ),
	.A(\fake_mem/flop_array[8][10] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8006  (
	.Y(\fake_mem/n_585 ),
	.A(\fake_mem/flop_array[0][9] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8007  (
	.Y(\fake_mem/n_584 ),
	.A(\fake_mem/flop_array[1][9] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8008  (
	.Y(\fake_mem/n_583 ),
	.A(\fake_mem/flop_array[4][9] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8009  (
	.Y(\fake_mem/n_582 ),
	.A(\fake_mem/flop_array[0][29] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8010  (
	.Y(\fake_mem/n_581 ),
	.A(\fake_mem/flop_array[2][9] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8011  (
	.Y(\fake_mem/n_580 ),
	.A(\fake_mem/flop_array[1][31] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8012  (
	.Y(\fake_mem/n_579 ),
	.A(\fake_mem/flop_array[8][21] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8013  (
	.Y(\fake_mem/n_578 ),
	.A(\fake_mem/flop_array[8][26] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8014  (
	.Y(\fake_mem/n_577 ),
	.A(\fake_mem/flop_array[1][29] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8015  (
	.Y(\fake_mem/n_576 ),
	.A(\fake_mem/FE_PHN2688_flop_array_2_20 ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8016  (
	.Y(\fake_mem/n_575 ),
	.A(\fake_mem/flop_array[0][2] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8017  (
	.Y(\fake_mem/n_574 ),
	.A(\fake_mem/flop_array[8][9] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8018  (
	.Y(\fake_mem/n_573 ),
	.A(\fake_mem/flop_array[4][29] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8019  (
	.Y(\fake_mem/n_572 ),
	.A(\fake_mem/flop_array[0][8] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8020  (
	.Y(\fake_mem/n_571 ),
	.A(\fake_mem/FE_PHN2685_flop_array_0_20 ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8021  (
	.Y(\fake_mem/n_570 ),
	.A(\fake_mem/flop_array[1][8] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8022  (
	.Y(\fake_mem/n_569 ),
	.A(\fake_mem/flop_array[1][20] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8023  (
	.Y(\fake_mem/n_568 ),
	.A(\fake_mem/flop_array[4][8] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8024  (
	.Y(\fake_mem/n_567 ),
	.A(\fake_mem/flop_array[2][8] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8025  (
	.Y(\fake_mem/n_566 ),
	.A(\fake_mem/flop_array[4][20] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8026  (
	.Y(\fake_mem/n_565 ),
	.A(\fake_mem/flop_array[0][17] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8027  (
	.Y(\fake_mem/n_564 ),
	.A(\fake_mem/flop_array[0][28] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8028  (
	.Y(\fake_mem/n_563 ),
	.A(\fake_mem/flop_array[8][8] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8029  (
	.Y(\fake_mem/n_562 ),
	.A(\fake_mem/flop_array[0][4] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8030  (
	.Y(\fake_mem/n_561 ),
	.A(\fake_mem/flop_array[8][7] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8031  (
	.Y(\fake_mem/n_560 ),
	.A(\fake_mem/flop_array[8][31] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8032  (
	.Y(\fake_mem/n_559 ),
	.A(\fake_mem/flop_array[8][20] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8033  (
	.Y(\fake_mem/n_558 ),
	.A(\fake_mem/flop_array[4][7] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8034  (
	.Y(\fake_mem/n_557 ),
	.A(\fake_mem/flop_array[1][19] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8035  (
	.Y(\fake_mem/n_556 ),
	.A(\fake_mem/flop_array[4][26] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8036  (
	.Y(\fake_mem/n_555 ),
	.A(\fake_mem/flop_array[2][7] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8037  (
	.Y(\fake_mem/n_554 ),
	.A(\fake_mem/flop_array[4][19] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8038  (
	.Y(\fake_mem/n_553 ),
	.A(\fake_mem/flop_array[1][7] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8039  (
	.Y(\fake_mem/n_552 ),
	.A(\fake_mem/flop_array[2][19] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8040  (
	.Y(\fake_mem/n_551 ),
	.A(\fake_mem/flop_array[0][7] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8041  (
	.Y(\fake_mem/n_550 ),
	.A(\fake_mem/flop_array[0][19] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8042  (
	.Y(\fake_mem/n_549 ),
	.A(\fake_mem/flop_array[2][6] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8043  (
	.Y(\fake_mem/n_548 ),
	.A(\fake_mem/flop_array[0][6] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8044  (
	.Y(\fake_mem/n_547 ),
	.A(\fake_mem/flop_array[1][6] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8045  (
	.Y(\fake_mem/n_546 ),
	.A(\fake_mem/flop_array[4][6] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8046  (
	.Y(\fake_mem/n_545 ),
	.A(\fake_mem/flop_array[1][26] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8047  (
	.Y(\fake_mem/n_544 ),
	.A(\fake_mem/flop_array[2][26] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8048  (
	.Y(\fake_mem/n_543 ),
	.A(\fake_mem/flop_array[0][26] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8049  (
	.Y(\fake_mem/n_542 ),
	.A(\fake_mem/flop_array[8][6] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8050  (
	.Y(\fake_mem/n_541 ),
	.A(\fake_mem/flop_array[1][5] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8051  (
	.Y(\fake_mem/n_540 ),
	.A(\fake_mem/flop_array[0][5] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8052  (
	.Y(\fake_mem/n_539 ),
	.A(\fake_mem/flop_array[2][5] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8053  (
	.Y(\fake_mem/n_538 ),
	.A(\fake_mem/flop_array[4][5] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8054  (
	.Y(\fake_mem/n_537 ),
	.A(\fake_mem/flop_array[8][19] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8055  (
	.Y(\fake_mem/n_536 ),
	.A(\fake_mem/flop_array[2][25] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8056  (
	.Y(\fake_mem/n_535 ),
	.A(\fake_mem/flop_array[0][31] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8057  (
	.Y(\fake_mem/n_534 ),
	.A(\fake_mem/flop_array[4][25] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8058  (
	.Y(\fake_mem/n_533 ),
	.A(\fake_mem/flop_array[8][5] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8059  (
	.Y(\fake_mem/n_532 ),
	.A(\fake_mem/flop_array[1][4] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8060  (
	.Y(\fake_mem/n_531 ),
	.A(\fake_mem/flop_array[0][25] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8061  (
	.Y(\fake_mem/n_530 ),
	.A(\fake_mem/flop_array[2][4] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8062  (
	.Y(\fake_mem/n_529 ),
	.A(\fake_mem/flop_array[4][4] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8063  (
	.Y(\fake_mem/n_528 ),
	.A(\fake_mem/flop_array[8][18] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8064  (
	.Y(\fake_mem/n_527 ),
	.A(\fake_mem/flop_array[1][25] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8065  (
	.Y(\fake_mem/n_526 ),
	.A(\fake_mem/flop_array[8][4] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8066  (
	.Y(\fake_mem/n_525 ),
	.A(\fake_mem/flop_array[2][18] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8067  (
	.Y(\fake_mem/n_524 ),
	.A(\fake_mem/FE_PHN1221_flop_array_8_3 ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8068  (
	.Y(\fake_mem/n_523 ),
	.A(\fake_mem/flop_array[4][18] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8069  (
	.Y(\fake_mem/n_522 ),
	.A(\fake_mem/flop_array[1][18] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8070  (
	.Y(\fake_mem/n_521 ),
	.A(\fake_mem/flop_array[8][29] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8071  (
	.Y(\fake_mem/n_520 ),
	.A(\fake_mem/flop_array[0][18] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8072  (
	.Y(\fake_mem/n_519 ),
	.A(\fake_mem/flop_array[4][31] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8073  (
	.Y(\fake_mem/n_518 ),
	.A(\fake_mem/flop_array[2][3] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8074  (
	.Y(\fake_mem/n_517 ),
	.A(\fake_mem/flop_array[4][3] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8075  (
	.Y(\fake_mem/n_516 ),
	.A(\fake_mem/flop_array[8][30] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8076  (
	.Y(\fake_mem/n_515 ),
	.A(\fake_mem/flop_array[1][3] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8077  (
	.Y(\fake_mem/n_514 ),
	.A(\fake_mem/flop_array[0][3] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8078  (
	.Y(\fake_mem/n_513 ),
	.A(\fake_mem/flop_array[8][17] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8079  (
	.Y(\fake_mem/n_512 ),
	.A(\fake_mem/flop_array[1][28] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8080  (
	.Y(\fake_mem/n_511 ),
	.A(\fake_mem/flop_array[8][2] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8081  (
	.Y(\fake_mem/n_510 ),
	.A(\fake_mem/flop_array[2][2] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8082  (
	.Y(\fake_mem/n_509 ),
	.A(\fake_mem/flop_array[8][25] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8083  (
	.Y(\fake_mem/n_508 ),
	.A(\fake_mem/flop_array[4][2] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8084  (
	.Y(\fake_mem/n_507 ),
	.A(\fake_mem/flop_array[1][2] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8085  (
	.Y(\fake_mem/n_506 ),
	.A(\fake_mem/flop_array[2][17] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8086  (
	.Y(\fake_mem/n_505 ),
	.A(\fake_mem/flop_array[8][1] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8087  (
	.Y(\fake_mem/n_504 ),
	.A(\fake_mem/flop_array[1][17] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8088  (
	.Y(\fake_mem/n_503 ),
	.A(\fake_mem/flop_array[4][17] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8089  (
	.Y(\fake_mem/n_502 ),
	.A(\fake_mem/flop_array[4][1] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8090  (
	.Y(\fake_mem/n_501 ),
	.A(\fake_mem/flop_array[2][1] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8091  (
	.Y(\fake_mem/n_500 ),
	.A(\fake_mem/flop_array[2][28] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8092  (
	.Y(\fake_mem/n_499 ),
	.A(\fake_mem/flop_array[1][1] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8093  (
	.Y(\fake_mem/n_498 ),
	.A(\fake_mem/flop_array[0][1] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8094  (
	.Y(\fake_mem/n_497 ),
	.A(\fake_mem/flop_array[0][0] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8095  (
	.Y(\fake_mem/n_496 ),
	.A(\fake_mem/flop_array[4][28] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8096  (
	.Y(\fake_mem/n_495 ),
	.A(\fake_mem/flop_array[1][0] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8097  (
	.Y(\fake_mem/n_494 ),
	.A(\fake_mem/flop_array[4][0] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8098  (
	.Y(\fake_mem/n_493 ),
	.A(\fake_mem/flop_array[8][24] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8099  (
	.Y(\fake_mem/n_492 ),
	.A(\fake_mem/flop_array[2][0] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8100  (
	.Y(\fake_mem/n_491 ),
	.A(\fake_mem/flop_array[8][16] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8101  (
	.Y(\fake_mem/n_490 ),
	.A(\fake_mem/flop_array[8][0] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8102  (
	.Y(\fake_mem/n_489 ),
	.A(\fake_mem/flop_array[2][16] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8103  (
	.Y(\fake_mem/n_488 ),
	.A(\fake_mem/flop_array[1][16] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8104  (
	.Y(\fake_mem/n_487 ),
	.A(\fake_mem/flop_array[4][16] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8105  (
	.Y(\fake_mem/n_486 ),
	.A(\fake_mem/flop_array[0][16] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8106  (
	.Y(\fake_mem/n_485 ),
	.A(\fake_mem/flop_array[4][24] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8107  (
	.Y(\fake_mem/n_484 ),
	.A(\fake_mem/flop_array[2][24] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8108  (
	.Y(\fake_mem/n_483 ),
	.A(\fake_mem/flop_array[8][15] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8109  (
	.Y(\fake_mem/n_482 ),
	.A(\fake_mem/flop_array[1][24] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8110  (
	.Y(\fake_mem/n_481 ),
	.A(\fake_mem/flop_array[0][24] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8111  (
	.Y(\fake_mem/n_480 ),
	.A(\fake_mem/flop_array[4][15] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8112  (
	.Y(\fake_mem/n_479 ),
	.A(\fake_mem/flop_array[2][15] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8113  (
	.Y(\fake_mem/n_478 ),
	.A(\fake_mem/flop_array[1][15] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8114  (
	.Y(\fake_mem/n_477 ),
	.A(\fake_mem/flop_array[0][15] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8115  (
	.Y(\fake_mem/n_476 ),
	.A(\fake_mem/flop_array[8][23] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8116  (
	.Y(\fake_mem/n_475 ),
	.A(\fake_mem/flop_array[2][14] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8117  (
	.Y(\fake_mem/n_474 ),
	.A(\fake_mem/flop_array[0][14] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8118  (
	.Y(\fake_mem/n_473 ),
	.A(\fake_mem/flop_array[1][14] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8119  (
	.Y(\fake_mem/n_472 ),
	.A(\fake_mem/flop_array[4][14] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8120  (
	.Y(\fake_mem/n_471 ),
	.A(\fake_mem/flop_array[2][30] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8121  (
	.Y(\fake_mem/n_470 ),
	.A(\fake_mem/flop_array[8][28] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8122  (
	.Y(\fake_mem/n_469 ),
	.A(\fake_mem/flop_array[2][31] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8123  (
	.Y(\fake_mem/n_468 ),
	.A(\fake_mem/flop_array[8][14] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8124  (
	.Y(\fake_mem/n_467 ),
	.A(\fake_mem/flop_array[4][23] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8125  (
	.Y(\fake_mem/n_466 ),
	.A(\fake_mem/flop_array[1][13] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8126  (
	.Y(\fake_mem/n_465 ),
	.A(\fake_mem/flop_array[2][13] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8127  (
	.Y(\fake_mem/n_464 ),
	.A(\fake_mem/flop_array[0][13] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8128  (
	.Y(\fake_mem/n_463 ),
	.A(\fake_mem/flop_array[4][30] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8129  (
	.Y(\fake_mem/n_462 ),
	.A(\fake_mem/flop_array[2][23] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8130  (
	.Y(\fake_mem/n_461 ),
	.A(\fake_mem/flop_array[4][13] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8131  (
	.Y(\fake_mem/n_460 ),
	.A(\fake_mem/flop_array[2][10] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8132  (
	.Y(\fake_mem/n_459 ),
	.A(\fake_mem/flop_array[1][23] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8133  (
	.Y(\fake_mem/n_458 ),
	.A(\fake_mem/flop_array[0][23] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8134  (
	.Y(\fake_mem/n_457 ),
	.A(\fake_mem/flop_array[0][27] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8135  (
	.Y(\fake_mem/n_456 ),
	.A(\fake_mem/flop_array[8][13] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8136  (
	.Y(\fake_mem/n_455 ),
	.A(\fake_mem/flop_array[8][22] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8137  (
	.Y(\fake_mem/n_454 ),
	.A(\fake_mem/flop_array[1][12] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8138  (
	.Y(\fake_mem/n_453 ),
	.A(\fake_mem/flop_array[2][12] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8139  (
	.Y(\fake_mem/n_452 ),
	.A(\fake_mem/flop_array[0][12] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8140  (
	.Y(\fake_mem/n_451 ),
	.A(\fake_mem/flop_array[4][12] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8141  (
	.Y(\fake_mem/n_450 ),
	.A(\fake_mem/flop_array[1][27] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8142  (
	.Y(\fake_mem/n_449 ),
	.A(\fake_mem/flop_array[2][27] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8143  (
	.Y(\fake_mem/n_448 ),
	.A(\fake_mem/flop_array[1][30] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8144  (
	.Y(\fake_mem/n_447 ),
	.A(\fake_mem/flop_array[8][12] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8145  (
	.Y(\fake_mem/n_446 ),
	.A(\fake_mem/flop_array[4][22] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8146  (
	.Y(\fake_mem/n_445 ),
	.A(\fake_mem/flop_array[0][11] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8147  (
	.Y(\fake_mem/n_444 ),
	.A(\fake_mem/flop_array[0][30] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8148  (
	.Y(\fake_mem/n_443 ),
	.A(\fake_mem/flop_array[1][11] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8149  (
	.Y(\fake_mem/n_442 ),
	.A(\fake_mem/flop_array[4][11] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8150  (
	.Y(\fake_mem/n_441 ),
	.A(\fake_mem/flop_array[2][11] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8151  (
	.Y(\fake_mem/n_440 ),
	.A(\fake_mem/flop_array[2][22] ),
	.B(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8152  (
	.Y(\fake_mem/n_439 ),
	.A(\fake_mem/flop_array[1][22] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8153  (
	.Y(\fake_mem/n_438 ),
	.A(\fake_mem/flop_array[0][22] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8154  (
	.Y(\fake_mem/n_437 ),
	.A(\fake_mem/flop_array[0][21] ),
	.B(\fake_mem/n_68 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8155  (
	.Y(\fake_mem/n_436 ),
	.A(\fake_mem/flop_array[1][21] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8156  (
	.Y(\fake_mem/n_435 ),
	.A(\fake_mem/flop_array[8][11] ),
	.B(\fake_mem/n_74 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8157  (
	.Y(\fake_mem/n_434 ),
	.A(\fake_mem/flop_array[4][21] ),
	.B(\fake_mem/n_70 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8158  (
	.Y(\fake_mem/n_433 ),
	.A(\fake_mem/flop_array[1][10] ),
	.B(\fake_mem/n_76 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8159  (
	.Y(\fake_mem/n_432 ),
	.A(\fake_mem/flop_array[3][21] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8160  (
	.Y(\fake_mem/n_431 ),
	.A(\fake_mem/flop_array[13][24] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8161  (
	.Y(\fake_mem/n_430 ),
	.A(\fake_mem/flop_array[13][1] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8162  (
	.Y(\fake_mem/n_429 ),
	.A(\fake_mem/flop_array[5][21] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8163  (
	.Y(\fake_mem/n_428 ),
	.A(\fake_mem/flop_array[7][10] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8164  (
	.Y(\fake_mem/n_427 ),
	.A(\fake_mem/flop_array[3][17] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8165  (
	.Y(\fake_mem/n_426 ),
	.A(\fake_mem/flop_array[12][27] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8166  (
	.Y(\fake_mem/n_425 ),
	.A(\fake_mem/flop_array[5][10] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8167  (
	.Y(\fake_mem/n_424 ),
	.A(\fake_mem/flop_array[3][10] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8168  (
	.Y(\fake_mem/n_423 ),
	.A(\fake_mem/flop_array[9][27] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8169  (
	.Y(\fake_mem/n_422 ),
	.A(\fake_mem/flop_array[6][21] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8170  (
	.Y(\fake_mem/n_421 ),
	.A(\fake_mem/flop_array[15][10] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8171  (
	.Y(\fake_mem/n_420 ),
	.A(\fake_mem/flop_array[14][10] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8172  (
	.Y(\fake_mem/n_419 ),
	.A(\fake_mem/flop_array[5][1] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8173  (
	.Y(\fake_mem/n_418 ),
	.A(\fake_mem/flop_array[3][29] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8174  (
	.Y(\fake_mem/n_417 ),
	.A(\fake_mem/flop_array[13][10] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8175  (
	.Y(\fake_mem/n_416 ),
	.A(\fake_mem/flop_array[3][31] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8176  (
	.Y(\fake_mem/n_415 ),
	.A(\fake_mem/flop_array[11][21] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8177  (
	.Y(\fake_mem/n_414 ),
	.A(\fake_mem/flop_array[11][10] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8178  (
	.Y(\fake_mem/n_413 ),
	.A(\fake_mem/flop_array[9][10] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8179  (
	.Y(\fake_mem/n_412 ),
	.A(\fake_mem/flop_array[13][21] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8180  (
	.Y(\fake_mem/n_411 ),
	.A(\fake_mem/flop_array[10][10] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8181  (
	.Y(\fake_mem/n_410 ),
	.A(\fake_mem/flop_array[9][31] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8182  (
	.Y(\fake_mem/n_409 ),
	.A(\fake_mem/flop_array[10][21] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8183  (
	.Y(\fake_mem/n_408 ),
	.A(\fake_mem/flop_array[14][4] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8184  (
	.Y(\fake_mem/n_407 ),
	.A(\fake_mem/flop_array[12][21] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8185  (
	.Y(\fake_mem/n_406 ),
	.A(\fake_mem/flop_array[7][9] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8186  (
	.Y(\fake_mem/n_405 ),
	.A(\fake_mem/flop_array[12][4] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8187  (
	.Y(\fake_mem/n_404 ),
	.A(\fake_mem/flop_array[11][26] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8188  (
	.Y(\fake_mem/n_403 ),
	.A(\fake_mem/flop_array[10][26] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8189  (
	.Y(\fake_mem/n_402 ),
	.A(\fake_mem/flop_array[15][21] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8190  (
	.Y(\fake_mem/n_401 ),
	.A(\fake_mem/flop_array[14][21] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8191  (
	.Y(\fake_mem/n_400 ),
	.A(\fake_mem/flop_array[3][9] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8192  (
	.Y(\fake_mem/n_399 ),
	.A(\fake_mem/flop_array[5][9] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8193  (
	.Y(\fake_mem/n_398 ),
	.A(\fake_mem/flop_array[9][21] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8194  (
	.Y(\fake_mem/n_397 ),
	.A(\fake_mem/flop_array[6][9] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8195  (
	.Y(\fake_mem/n_396 ),
	.A(\fake_mem/flop_array[13][26] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8196  (
	.Y(\fake_mem/n_395 ),
	.A(\fake_mem/flop_array[11][9] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8197  (
	.Y(\fake_mem/n_394 ),
	.A(\fake_mem/flop_array[10][9] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8198  (
	.Y(\fake_mem/n_393 ),
	.A(\fake_mem/flop_array[13][9] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8199  (
	.Y(\fake_mem/n_392 ),
	.A(\fake_mem/flop_array[12][9] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8200  (
	.Y(\fake_mem/n_391 ),
	.A(\fake_mem/flop_array[3][20] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8201  (
	.Y(\fake_mem/n_390 ),
	.A(\fake_mem/flop_array[15][9] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8202  (
	.Y(\fake_mem/n_389 ),
	.A(\fake_mem/flop_array[9][9] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8203  (
	.Y(\fake_mem/n_388 ),
	.A(\fake_mem/flop_array[14][9] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8204  (
	.Y(\fake_mem/n_387 ),
	.A(\fake_mem/flop_array[5][20] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8205  (
	.Y(\fake_mem/n_386 ),
	.A(\fake_mem/flop_array[15][26] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8206  (
	.Y(\fake_mem/n_385 ),
	.A(\fake_mem/flop_array[7][8] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8207  (
	.Y(\fake_mem/n_384 ),
	.A(\fake_mem/flop_array[6][20] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8208  (
	.Y(\fake_mem/n_383 ),
	.A(\fake_mem/flop_array[12][26] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8209  (
	.Y(\fake_mem/n_382 ),
	.A(\fake_mem/flop_array[15][22] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8210  (
	.Y(\fake_mem/n_381 ),
	.A(\fake_mem/flop_array[3][8] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8211  (
	.Y(\fake_mem/n_380 ),
	.A(\fake_mem/flop_array[5][8] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8212  (
	.Y(\fake_mem/n_379 ),
	.A(\fake_mem/flop_array[10][31] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8213  (
	.Y(\fake_mem/n_378 ),
	.A(\fake_mem/flop_array[7][20] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8214  (
	.Y(\fake_mem/n_377 ),
	.A(\fake_mem/flop_array[6][8] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8215  (
	.Y(\fake_mem/n_376 ),
	.A(\fake_mem/flop_array[14][26] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8216  (
	.Y(\fake_mem/n_375 ),
	.A(\fake_mem/flop_array[5][29] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8217  (
	.Y(\fake_mem/n_374 ),
	.A(\fake_mem/flop_array[11][8] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8218  (
	.Y(\fake_mem/n_373 ),
	.A(\fake_mem/flop_array[10][8] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8219  (
	.Y(\fake_mem/n_372 ),
	.A(\fake_mem/flop_array[13][8] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8220  (
	.Y(\fake_mem/n_371 ),
	.A(\fake_mem/flop_array[12][8] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8221  (
	.Y(\fake_mem/n_370 ),
	.A(\fake_mem/flop_array[15][20] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8222  (
	.Y(\fake_mem/n_369 ),
	.A(\fake_mem/flop_array[9][26] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8223  (
	.Y(\fake_mem/n_368 ),
	.A(\fake_mem/flop_array[11][20] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8224  (
	.Y(\fake_mem/n_367 ),
	.A(\fake_mem/flop_array[15][8] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8225  (
	.Y(\fake_mem/n_366 ),
	.A(\fake_mem/flop_array[9][8] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8226  (
	.Y(\fake_mem/n_365 ),
	.A(\fake_mem/flop_array[14][8] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8227  (
	.Y(\fake_mem/n_364 ),
	.A(\fake_mem/flop_array[7][31] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8228  (
	.Y(\fake_mem/n_363 ),
	.A(\fake_mem/flop_array[14][20] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8229  (
	.Y(\fake_mem/n_362 ),
	.A(\fake_mem/flop_array[6][29] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8230  (
	.Y(\fake_mem/n_361 ),
	.A(\fake_mem/flop_array[10][20] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8231  (
	.Y(\fake_mem/n_360 ),
	.A(\fake_mem/flop_array[10][7] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8232  (
	.Y(\fake_mem/n_359 ),
	.A(\fake_mem/flop_array[7][26] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8233  (
	.Y(\fake_mem/n_358 ),
	.A(\fake_mem/flop_array[15][7] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8234  (
	.Y(\fake_mem/n_357 ),
	.A(\fake_mem/flop_array[13][20] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8235  (
	.Y(\fake_mem/n_356 ),
	.A(\fake_mem/flop_array[6][26] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8236  (
	.Y(\fake_mem/n_355 ),
	.A(\fake_mem/flop_array[13][7] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8237  (
	.Y(\fake_mem/n_354 ),
	.A(\fake_mem/flop_array[14][7] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8238  (
	.Y(\fake_mem/n_353 ),
	.A(\fake_mem/flop_array[12][20] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8239  (
	.Y(\fake_mem/n_352 ),
	.A(\fake_mem/flop_array[12][7] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8240  (
	.Y(\fake_mem/n_351 ),
	.A(\fake_mem/flop_array[9][20] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8241  (
	.Y(\fake_mem/n_350 ),
	.A(\fake_mem/flop_array[7][4] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8242  (
	.Y(\fake_mem/n_349 ),
	.A(\fake_mem/flop_array[3][4] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8243  (
	.Y(\fake_mem/n_348 ),
	.A(\fake_mem/flop_array[5][26] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8244  (
	.Y(\fake_mem/n_347 ),
	.A(\fake_mem/flop_array[7][7] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8245  (
	.Y(\fake_mem/n_346 ),
	.A(\fake_mem/flop_array[6][7] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8246  (
	.Y(\fake_mem/n_345 ),
	.A(\fake_mem/flop_array[5][7] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8247  (
	.Y(\fake_mem/n_344 ),
	.A(\fake_mem/flop_array[5][2] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8248  (
	.Y(\fake_mem/n_343 ),
	.A(\fake_mem/flop_array[3][7] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8249  (
	.Y(\fake_mem/n_342 ),
	.A(\fake_mem/flop_array[12][14] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8250  (
	.Y(\fake_mem/n_341 ),
	.A(\fake_mem/flop_array[9][18] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8251  (
	.Y(\fake_mem/n_340 ),
	.A(\fake_mem/flop_array[15][29] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8252  (
	.Y(\fake_mem/n_339 ),
	.A(\fake_mem/flop_array[6][6] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8253  (
	.Y(\fake_mem/n_338 ),
	.A(\fake_mem/flop_array[3][26] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8254  (
	.Y(\fake_mem/n_337 ),
	.A(\fake_mem/flop_array[3][6] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8255  (
	.Y(\fake_mem/n_336 ),
	.A(\fake_mem/flop_array[5][19] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8256  (
	.Y(\fake_mem/n_335 ),
	.A(\fake_mem/flop_array[10][30] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8257  (
	.Y(\fake_mem/n_334 ),
	.A(\fake_mem/flop_array[6][19] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8258  (
	.Y(\fake_mem/n_333 ),
	.A(\fake_mem/flop_array[7][6] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8259  (
	.Y(\fake_mem/n_332 ),
	.A(\fake_mem/flop_array[14][29] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8260  (
	.Y(\fake_mem/n_331 ),
	.A(\fake_mem/flop_array[3][2] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8261  (
	.Y(\fake_mem/n_330 ),
	.A(\fake_mem/flop_array[7][19] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8262  (
	.Y(\fake_mem/n_329 ),
	.A(\fake_mem/flop_array[9][0] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8263  (
	.Y(\fake_mem/n_328 ),
	.A(\fake_mem/flop_array[14][31] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8264  (
	.Y(\fake_mem/n_327 ),
	.A(\fake_mem/flop_array[14][6] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8265  (
	.Y(\fake_mem/n_326 ),
	.A(\fake_mem/flop_array[15][14] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8266  (
	.Y(\fake_mem/n_325 ),
	.A(\fake_mem/flop_array[5][31] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8267  (
	.Y(\fake_mem/n_324 ),
	.A(\fake_mem/flop_array[13][6] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8268  (
	.Y(\fake_mem/n_323 ),
	.A(\fake_mem/flop_array[12][6] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8269  (
	.Y(\fake_mem/n_322 ),
	.A(\fake_mem/flop_array[15][19] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8270  (
	.Y(\fake_mem/n_321 ),
	.A(\fake_mem/flop_array[11][6] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8271  (
	.Y(\fake_mem/n_320 ),
	.A(\fake_mem/flop_array[11][19] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8272  (
	.Y(\fake_mem/n_319 ),
	.A(\fake_mem/flop_array[9][6] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8273  (
	.Y(\fake_mem/n_318 ),
	.A(\fake_mem/flop_array[13][29] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8274  (
	.Y(\fake_mem/n_317 ),
	.A(\fake_mem/flop_array[11][5] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8275  (
	.Y(\fake_mem/n_316 ),
	.A(\fake_mem/flop_array[14][19] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8276  (
	.Y(\fake_mem/n_315 ),
	.A(\fake_mem/flop_array[12][29] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8277  (
	.Y(\fake_mem/n_314 ),
	.A(\fake_mem/flop_array[10][19] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8278  (
	.Y(\fake_mem/n_313 ),
	.A(\fake_mem/flop_array[6][5] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8279  (
	.Y(\fake_mem/n_312 ),
	.A(\fake_mem/flop_array[7][25] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8280  (
	.Y(\fake_mem/n_311 ),
	.A(\fake_mem/flop_array[13][19] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8281  (
	.Y(\fake_mem/n_310 ),
	.A(\fake_mem/flop_array[12][19] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8282  (
	.Y(\fake_mem/n_309 ),
	.A(\fake_mem/flop_array[7][5] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8283  (
	.Y(\fake_mem/n_308 ),
	.A(\fake_mem/flop_array[3][5] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8284  (
	.Y(\fake_mem/n_307 ),
	.A(\fake_mem/flop_array[3][25] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8285  (
	.Y(\fake_mem/n_306 ),
	.A(\fake_mem/flop_array[9][19] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8286  (
	.Y(\fake_mem/n_305 ),
	.A(\fake_mem/flop_array[15][30] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8287  (
	.Y(\fake_mem/n_304 ),
	.A(\fake_mem/flop_array[15][5] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8288  (
	.Y(\fake_mem/n_303 ),
	.A(\fake_mem/flop_array[14][5] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8289  (
	.Y(\fake_mem/n_302 ),
	.A(\fake_mem/flop_array[11][29] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8290  (
	.Y(\fake_mem/n_301 ),
	.A(\fake_mem/flop_array[15][1] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8291  (
	.Y(\fake_mem/n_300 ),
	.A(\fake_mem/flop_array[10][5] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8292  (
	.Y(\fake_mem/n_299 ),
	.A(\fake_mem/flop_array[15][18] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8293  (
	.Y(\fake_mem/n_298 ),
	.A(\fake_mem/flop_array[14][18] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8294  (
	.Y(\fake_mem/n_297 ),
	.A(\fake_mem/flop_array[13][5] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8295  (
	.Y(\fake_mem/n_296 ),
	.A(\fake_mem/flop_array[9][5] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8296  (
	.Y(\fake_mem/n_295 ),
	.A(\fake_mem/flop_array[12][5] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8297  (
	.Y(\fake_mem/n_294 ),
	.A(\fake_mem/flop_array[9][1] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8298  (
	.Y(\fake_mem/n_293 ),
	.A(\fake_mem/flop_array[12][18] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8299  (
	.Y(\fake_mem/n_292 ),
	.A(\fake_mem/flop_array[9][29] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8300  (
	.Y(\fake_mem/n_291 ),
	.A(\fake_mem/flop_array[5][25] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8301  (
	.Y(\fake_mem/n_290 ),
	.A(\fake_mem/flop_array[11][18] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8302  (
	.Y(\fake_mem/n_289 ),
	.A(\fake_mem/flop_array[14][30] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8303  (
	.Y(\fake_mem/n_288 ),
	.A(\fake_mem/flop_array[11][16] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8304  (
	.Y(\fake_mem/n_287 ),
	.A(\fake_mem/flop_array[5][4] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8305  (
	.Y(\fake_mem/n_286 ),
	.A(\fake_mem/flop_array[10][18] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8306  (
	.Y(\fake_mem/n_285 ),
	.A(\fake_mem/flop_array[6][4] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8307  (
	.Y(\fake_mem/n_284 ),
	.A(\fake_mem/flop_array[13][18] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8308  (
	.Y(\fake_mem/n_283 ),
	.A(\fake_mem/flop_array[11][4] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8309  (
	.Y(\fake_mem/n_282 ),
	.A(\fake_mem/flop_array[10][4] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8310  (
	.Y(\fake_mem/n_281 ),
	.A(\fake_mem/flop_array[10][29] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8311  (
	.Y(\fake_mem/n_280 ),
	.A(\fake_mem/flop_array[13][4] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8312  (
	.Y(\fake_mem/n_279 ),
	.A(\fake_mem/flop_array[6][25] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8313  (
	.Y(\fake_mem/n_278 ),
	.A(\fake_mem/flop_array[7][18] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8314  (
	.Y(\fake_mem/n_277 ),
	.A(\fake_mem/flop_array[6][18] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8315  (
	.Y(\fake_mem/n_276 ),
	.A(\fake_mem/flop_array[15][4] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8316  (
	.Y(\fake_mem/n_275 ),
	.A(\fake_mem/flop_array[9][4] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8317  (
	.Y(\fake_mem/n_274 ),
	.A(\fake_mem/flop_array[14][24] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8318  (
	.Y(\fake_mem/n_273 ),
	.A(\fake_mem/flop_array[5][5] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8319  (
	.Y(\fake_mem/n_272 ),
	.A(\fake_mem/flop_array[3][18] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8320  (
	.Y(\fake_mem/n_271 ),
	.A(\fake_mem/flop_array[13][30] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8321  (
	.Y(\fake_mem/n_270 ),
	.A(\fake_mem/flop_array[15][3] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8322  (
	.Y(\fake_mem/n_269 ),
	.A(\fake_mem/flop_array[14][3] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8323  (
	.Y(\fake_mem/n_268 ),
	.A(\fake_mem/flop_array[13][3] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8324  (
	.Y(\fake_mem/n_267 ),
	.A(\fake_mem/flop_array[15][25] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8325  (
	.Y(\fake_mem/n_266 ),
	.A(\fake_mem/flop_array[5][18] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8326  (
	.Y(\fake_mem/n_265 ),
	.A(\fake_mem/flop_array[12][3] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8327  (
	.Y(\fake_mem/n_264 ),
	.A(\fake_mem/flop_array[14][25] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8328  (
	.Y(\fake_mem/n_263 ),
	.A(\fake_mem/flop_array[10][3] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8329  (
	.Y(\fake_mem/n_262 ),
	.A(\fake_mem/flop_array[9][3] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8330  (
	.Y(\fake_mem/n_261 ),
	.A(\fake_mem/flop_array[3][3] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8331  (
	.Y(\fake_mem/n_260 ),
	.A(\fake_mem/flop_array[5][3] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8332  (
	.Y(\fake_mem/n_259 ),
	.A(\fake_mem/flop_array[12][2] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8333  (
	.Y(\fake_mem/n_258 ),
	.A(\fake_mem/flop_array[11][17] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8334  (
	.Y(\fake_mem/n_257 ),
	.A(\fake_mem/flop_array[11][25] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8335  (
	.Y(\fake_mem/n_256 ),
	.A(\fake_mem/flop_array[10][6] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8336  (
	.Y(\fake_mem/n_255 ),
	.A(\fake_mem/flop_array[6][3] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8337  (
	.Y(\fake_mem/n_254 ),
	.A(\fake_mem/flop_array[10][17] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8338  (
	.Y(\fake_mem/n_253 ),
	.A(\fake_mem/flop_array[12][10] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8339  (
	.Y(\fake_mem/n_252 ),
	.A(\fake_mem/flop_array[15][2] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8340  (
	.Y(\fake_mem/n_251 ),
	.A(\fake_mem/flop_array[14][2] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8341  (
	.Y(\fake_mem/n_250 ),
	.A(\fake_mem/flop_array[9][25] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8342  (
	.Y(\fake_mem/n_249 ),
	.A(\fake_mem/flop_array[11][2] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8343  (
	.Y(\fake_mem/n_248 ),
	.A(\fake_mem/flop_array[13][17] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8344  (
	.Y(\fake_mem/n_247 ),
	.A(\fake_mem/flop_array[14][17] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8345  (
	.Y(\fake_mem/n_246 ),
	.A(\fake_mem/flop_array[10][2] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8346  (
	.Y(\fake_mem/n_245 ),
	.A(\fake_mem/flop_array[9][2] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8347  (
	.Y(\fake_mem/n_244 ),
	.A(\fake_mem/flop_array[12][17] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8348  (
	.Y(\fake_mem/n_243 ),
	.A(\fake_mem/flop_array[13][2] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8349  (
	.Y(\fake_mem/n_242 ),
	.A(\fake_mem/flop_array[11][24] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8350  (
	.Y(\fake_mem/n_241 ),
	.A(\fake_mem/flop_array[10][25] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8351  (
	.Y(\fake_mem/n_240 ),
	.A(\fake_mem/flop_array[9][17] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8352  (
	.Y(\fake_mem/n_239 ),
	.A(\fake_mem/flop_array[7][28] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8353  (
	.Y(\fake_mem/n_238 ),
	.A(\fake_mem/flop_array[7][17] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8354  (
	.Y(\fake_mem/n_237 ),
	.A(\fake_mem/flop_array[7][2] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8355  (
	.Y(\fake_mem/n_236 ),
	.A(\fake_mem/flop_array[15][6] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8356  (
	.Y(\fake_mem/n_235 ),
	.A(\fake_mem/flop_array[6][2] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8357  (
	.Y(\fake_mem/n_234 ),
	.A(\fake_mem/flop_array[14][0] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8358  (
	.Y(\fake_mem/n_233 ),
	.A(\fake_mem/flop_array[6][17] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8359  (
	.Y(\fake_mem/n_232 ),
	.A(\fake_mem/flop_array[11][30] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8360  (
	.Y(\fake_mem/n_231 ),
	.A(\fake_mem/flop_array[11][1] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8361  (
	.Y(\fake_mem/n_230 ),
	.A(\fake_mem/flop_array[10][1] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8362  (
	.Y(\fake_mem/n_229 ),
	.A(\fake_mem/flop_array[15][17] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8363  (
	.Y(\fake_mem/n_228 ),
	.A(\fake_mem/flop_array[12][24] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8364  (
	.Y(\fake_mem/n_227 ),
	.A(\fake_mem/flop_array[5][17] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8365  (
	.Y(\fake_mem/n_226 ),
	.A(\fake_mem/flop_array[12][1] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8366  (
	.Y(\fake_mem/n_225 ),
	.A(\fake_mem/flop_array[14][1] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8367  (
	.Y(\fake_mem/n_224 ),
	.A(\fake_mem/flop_array[7][16] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8368  (
	.Y(\fake_mem/n_223 ),
	.A(\fake_mem/flop_array[7][1] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8369  (
	.Y(\fake_mem/n_222 ),
	.A(\fake_mem/flop_array[5][0] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8370  (
	.Y(\fake_mem/n_221 ),
	.A(\fake_mem/flop_array[3][0] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8371  (
	.Y(\fake_mem/n_220 ),
	.A(\fake_mem/flop_array[6][1] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8372  (
	.Y(\fake_mem/n_219 ),
	.A(\fake_mem/flop_array[7][3] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8373  (
	.Y(\fake_mem/n_218 ),
	.A(\fake_mem/flop_array[10][24] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8374  (
	.Y(\fake_mem/n_217 ),
	.A(\fake_mem/flop_array[14][16] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8375  (
	.Y(\fake_mem/n_216 ),
	.A(\fake_mem/flop_array[3][28] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8376  (
	.Y(\fake_mem/n_215 ),
	.A(\fake_mem/flop_array[12][30] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8377  (
	.Y(\fake_mem/n_214 ),
	.A(\fake_mem/flop_array[12][16] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8378  (
	.Y(\fake_mem/n_213 ),
	.A(\fake_mem/flop_array[10][16] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8379  (
	.Y(\fake_mem/n_212 ),
	.A(\fake_mem/flop_array[9][24] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8380  (
	.Y(\fake_mem/n_211 ),
	.A(\fake_mem/flop_array[9][16] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8381  (
	.Y(\fake_mem/n_210 ),
	.A(\fake_mem/flop_array[6][0] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8382  (
	.Y(\fake_mem/n_209 ),
	.A(\fake_mem/flop_array[5][28] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8383  (
	.Y(\fake_mem/n_208 ),
	.A(\fake_mem/flop_array[13][16] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8384  (
	.Y(\fake_mem/n_207 ),
	.A(\fake_mem/flop_array[13][0] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8385  (
	.Y(\fake_mem/n_206 ),
	.A(\fake_mem/flop_array[7][0] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8386  (
	.Y(\fake_mem/n_205 ),
	.A(\fake_mem/flop_array[12][0] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8387  (
	.Y(\fake_mem/n_204 ),
	.A(\fake_mem/flop_array[6][16] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8388  (
	.Y(\fake_mem/n_203 ),
	.A(\fake_mem/flop_array[15][0] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8389  (
	.Y(\fake_mem/n_202 ),
	.A(\fake_mem/flop_array[5][6] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8390  (
	.Y(\fake_mem/n_201 ),
	.A(\fake_mem/flop_array[3][16] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8391  (
	.Y(\fake_mem/n_200 ),
	.A(\fake_mem/flop_array[12][25] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8392  (
	.Y(\fake_mem/n_199 ),
	.A(\fake_mem/flop_array[7][24] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8393  (
	.Y(\fake_mem/n_198 ),
	.A(\fake_mem/flop_array[5][16] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8394  (
	.Y(\fake_mem/n_197 ),
	.A(\fake_mem/flop_array[6][24] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8395  (
	.Y(\fake_mem/n_196 ),
	.A(\fake_mem/flop_array[3][19] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8396  (
	.Y(\fake_mem/n_195 ),
	.A(\fake_mem/flop_array[6][28] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8397  (
	.Y(\fake_mem/n_194 ),
	.A(\fake_mem/flop_array[5][24] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8398  (
	.Y(\fake_mem/n_193 ),
	.A(\fake_mem/flop_array[10][0] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8399  (
	.Y(\fake_mem/n_192 ),
	.A(\fake_mem/flop_array[9][30] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8400  (
	.Y(\fake_mem/n_191 ),
	.A(\fake_mem/flop_array[15][15] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8401  (
	.Y(\fake_mem/n_190 ),
	.A(\fake_mem/flop_array[14][15] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8402  (
	.Y(\fake_mem/n_189 ),
	.A(\fake_mem/flop_array[15][28] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8403  (
	.Y(\fake_mem/n_188 ),
	.A(\fake_mem/flop_array[10][15] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8404  (
	.Y(\fake_mem/n_187 ),
	.A(\fake_mem/flop_array[9][15] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8405  (
	.Y(\fake_mem/n_186 ),
	.A(\fake_mem/flop_array[3][24] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8406  (
	.Y(\fake_mem/n_185 ),
	.A(\fake_mem/flop_array[13][15] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8407  (
	.Y(\fake_mem/n_184 ),
	.A(\fake_mem/flop_array[11][28] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8408  (
	.Y(\fake_mem/n_183 ),
	.A(\fake_mem/flop_array[12][15] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8409  (
	.Y(\fake_mem/n_182 ),
	.A(\fake_mem/flop_array[11][15] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8410  (
	.Y(\fake_mem/n_181 ),
	.A(\fake_mem/flop_array[14][28] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8411  (
	.Y(\fake_mem/n_180 ),
	.A(\fake_mem/flop_array[7][15] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8412  (
	.Y(\fake_mem/n_179 ),
	.A(\fake_mem/flop_array[6][15] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8413  (
	.Y(\fake_mem/n_178 ),
	.A(\fake_mem/flop_array[5][15] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8414  (
	.Y(\fake_mem/n_177 ),
	.A(\fake_mem/flop_array[11][23] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8415  (
	.Y(\fake_mem/n_176 ),
	.A(\fake_mem/flop_array[10][28] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8416  (
	.Y(\fake_mem/n_175 ),
	.A(\fake_mem/flop_array[3][15] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8417  (
	.Y(\fake_mem/n_174 ),
	.A(\fake_mem/flop_array[10][23] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8418  (
	.Y(\fake_mem/n_173 ),
	.A(\fake_mem/flop_array[13][25] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8419  (
	.Y(\fake_mem/n_172 ),
	.A(\fake_mem/flop_array[14][11] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8420  (
	.Y(\fake_mem/n_171 ),
	.A(\fake_mem/flop_array[3][30] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8421  (
	.Y(\fake_mem/n_170 ),
	.A(\fake_mem/flop_array[15][23] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8422  (
	.Y(\fake_mem/n_169 ),
	.A(\fake_mem/flop_array[7][14] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8423  (
	.Y(\fake_mem/n_168 ),
	.A(\fake_mem/flop_array[6][11] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8424  (
	.Y(\fake_mem/n_167 ),
	.A(\fake_mem/flop_array[3][14] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8425  (
	.Y(\fake_mem/n_166 ),
	.A(\fake_mem/flop_array[9][7] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8426  (
	.Y(\fake_mem/n_165 ),
	.A(\fake_mem/flop_array[13][28] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8427  (
	.Y(\fake_mem/n_164 ),
	.A(\fake_mem/flop_array[13][23] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8428  (
	.Y(\fake_mem/n_163 ),
	.A(\fake_mem/flop_array[14][23] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8429  (
	.Y(\fake_mem/n_162 ),
	.A(\fake_mem/flop_array[12][28] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8430  (
	.Y(\fake_mem/n_161 ),
	.A(\fake_mem/flop_array[5][14] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8431  (
	.Y(\fake_mem/n_160 ),
	.A(\fake_mem/flop_array[12][23] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8432  (
	.Y(\fake_mem/n_159 ),
	.A(\fake_mem/flop_array[6][14] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8433  (
	.Y(\fake_mem/n_158 ),
	.A(\fake_mem/flop_array[9][28] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8434  (
	.Y(\fake_mem/n_157 ),
	.A(\fake_mem/flop_array[9][23] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8435  (
	.Y(\fake_mem/n_156 ),
	.A(\fake_mem/flop_array[14][14] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8436  (
	.Y(\fake_mem/n_155 ),
	.A(\fake_mem/flop_array[11][14] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8437  (
	.Y(\fake_mem/n_154 ),
	.A(\fake_mem/flop_array[10][14] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8438  (
	.Y(\fake_mem/n_153 ),
	.A(\fake_mem/flop_array[7][23] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8439  (
	.Y(\fake_mem/n_152 ),
	.A(\fake_mem/flop_array[13][14] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8440  (
	.Y(\fake_mem/n_151 ),
	.A(\fake_mem/flop_array[6][23] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8441  (
	.Y(\fake_mem/n_150 ),
	.A(\fake_mem/flop_array[9][14] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8442  (
	.Y(\fake_mem/n_149 ),
	.A(\fake_mem/flop_array[5][30] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8443  (
	.Y(\fake_mem/n_148 ),
	.A(\fake_mem/flop_array[5][23] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8444  (
	.Y(\fake_mem/n_147 ),
	.A(\fake_mem/flop_array[11][0] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8445  (
	.Y(\fake_mem/n_146 ),
	.A(\fake_mem/flop_array[6][13] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8446  (
	.Y(\fake_mem/n_145 ),
	.A(\fake_mem/flop_array[13][31] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8447  (
	.Y(\fake_mem/n_144 ),
	.A(\fake_mem/flop_array[7][27] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8448  (
	.Y(\fake_mem/n_143 ),
	.A(\fake_mem/flop_array[3][23] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8449  (
	.Y(\fake_mem/n_142 ),
	.A(\fake_mem/flop_array[7][13] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8450  (
	.Y(\fake_mem/n_141 ),
	.A(\fake_mem/flop_array[5][13] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8451  (
	.Y(\fake_mem/n_140 ),
	.A(\fake_mem/flop_array[12][31] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8452  (
	.Y(\fake_mem/n_139 ),
	.A(\fake_mem/flop_array[3][13] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8453  (
	.Y(\fake_mem/n_138 ),
	.A(\fake_mem/flop_array[11][7] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8454  (
	.Y(\fake_mem/n_137 ),
	.A(\fake_mem/flop_array[3][1] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8455  (
	.Y(\fake_mem/n_136 ),
	.A(\fake_mem/flop_array[5][27] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8456  (
	.Y(\fake_mem/n_135 ),
	.A(\fake_mem/flop_array[11][13] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8457  (
	.Y(\fake_mem/n_134 ),
	.A(\fake_mem/flop_array[10][13] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8458  (
	.Y(\fake_mem/n_133 ),
	.A(\fake_mem/flop_array[13][13] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8459  (
	.Y(\fake_mem/n_132 ),
	.A(\fake_mem/flop_array[12][13] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8460  (
	.Y(\fake_mem/n_131 ),
	.A(\fake_mem/flop_array[15][24] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8461  (
	.Y(\fake_mem/n_130 ),
	.A(\fake_mem/flop_array[14][22] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8462  (
	.Y(\fake_mem/n_129 ),
	.A(\fake_mem/flop_array[15][13] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8463  (
	.Y(\fake_mem/n_128 ),
	.A(\fake_mem/flop_array[9][13] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8464  (
	.Y(\fake_mem/n_127 ),
	.A(\fake_mem/flop_array[7][30] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8465  (
	.Y(\fake_mem/n_126 ),
	.A(\fake_mem/flop_array[14][13] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8466  (
	.Y(\fake_mem/n_125 ),
	.A(\fake_mem/flop_array[13][22] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8467  (
	.Y(\fake_mem/n_124 ),
	.A(\fake_mem/flop_array[3][27] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8468  (
	.Y(\fake_mem/n_123 ),
	.A(\fake_mem/flop_array[6][12] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8469  (
	.Y(\fake_mem/n_122 ),
	.A(\fake_mem/flop_array[15][31] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8470  (
	.Y(\fake_mem/n_121 ),
	.A(\fake_mem/flop_array[11][22] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8471  (
	.Y(\fake_mem/n_120 ),
	.A(\fake_mem/flop_array[11][3] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8472  (
	.Y(\fake_mem/n_119 ),
	.A(\fake_mem/flop_array[7][12] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8473  (
	.Y(\fake_mem/n_118 ),
	.A(\fake_mem/flop_array[12][22] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8474  (
	.Y(\fake_mem/n_117 ),
	.A(\fake_mem/flop_array[5][12] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8475  (
	.Y(\fake_mem/n_116 ),
	.A(\fake_mem/flop_array[10][22] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8476  (
	.Y(\fake_mem/n_115 ),
	.A(\fake_mem/flop_array[3][12] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8477  (
	.Y(\fake_mem/n_114 ),
	.A(\fake_mem/flop_array[15][16] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8478  (
	.Y(\fake_mem/n_113 ),
	.A(\fake_mem/flop_array[9][22] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8479  (
	.Y(\fake_mem/n_112 ),
	.A(\fake_mem/flop_array[15][12] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8480  (
	.Y(\fake_mem/n_111 ),
	.A(\fake_mem/flop_array[14][12] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8481  (
	.Y(\fake_mem/n_110 ),
	.A(\fake_mem/flop_array[6][30] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8482  (
	.Y(\fake_mem/n_109 ),
	.A(\fake_mem/flop_array[13][12] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8483  (
	.Y(\fake_mem/n_108 ),
	.A(\fake_mem/flop_array[6][27] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8484  (
	.Y(\fake_mem/n_107 ),
	.A(\fake_mem/flop_array[12][12] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8485  (
	.Y(\fake_mem/n_106 ),
	.A(\fake_mem/flop_array[7][22] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8486  (
	.Y(\fake_mem/n_105 ),
	.A(\fake_mem/flop_array[11][12] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8487  (
	.Y(\fake_mem/n_104 ),
	.A(\fake_mem/flop_array[9][12] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8488  (
	.Y(\fake_mem/n_103 ),
	.A(\fake_mem/flop_array[6][22] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8489  (
	.Y(\fake_mem/n_102 ),
	.A(\fake_mem/flop_array[10][12] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8490  (
	.Y(\fake_mem/n_101 ),
	.A(\fake_mem/flop_array[5][22] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8491  (
	.Y(\fake_mem/n_100 ),
	.A(\fake_mem/flop_array[7][11] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8492  (
	.Y(\fake_mem/n_99 ),
	.A(\fake_mem/flop_array[15][27] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8493  (
	.Y(\fake_mem/n_98 ),
	.A(\fake_mem/flop_array[3][22] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8494  (
	.Y(\fake_mem/n_97 ),
	.A(\fake_mem/flop_array[3][11] ),
	.B(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8495  (
	.Y(\fake_mem/n_96 ),
	.A(\fake_mem/flop_array[5][11] ),
	.B(\fake_mem/n_54 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8496  (
	.Y(\fake_mem/n_95 ),
	.A(\fake_mem/flop_array[11][27] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8497  (
	.Y(\fake_mem/n_94 ),
	.A(\fake_mem/flop_array[11][11] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8498  (
	.Y(\fake_mem/n_93 ),
	.A(\fake_mem/flop_array[14][27] ),
	.B(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8499  (
	.Y(\fake_mem/n_92 ),
	.A(\fake_mem/flop_array[10][11] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8500  (
	.Y(\fake_mem/n_91 ),
	.A(\fake_mem/flop_array[13][11] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8501  (
	.Y(\fake_mem/n_90 ),
	.A(\fake_mem/flop_array[6][31] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8502  (
	.Y(\fake_mem/n_89 ),
	.A(\fake_mem/flop_array[12][11] ),
	.B(\fake_mem/n_50 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8503  (
	.Y(\fake_mem/n_88 ),
	.A(\fake_mem/flop_array[10][27] ),
	.B(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8504  (
	.Y(\fake_mem/n_87 ),
	.A(\fake_mem/flop_array[7][21] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8505  (
	.Y(\fake_mem/n_86 ),
	.A(\fake_mem/flop_array[15][11] ),
	.B(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8506  (
	.Y(\fake_mem/n_85 ),
	.A(\fake_mem/flop_array[9][11] ),
	.B(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8507  (
	.Y(\fake_mem/n_84 ),
	.A(\fake_mem/flop_array[11][31] ),
	.B(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8508  (
	.Y(\fake_mem/n_83 ),
	.A(\fake_mem/flop_array[7][29] ),
	.B(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8509  (
	.Y(\fake_mem/n_82 ),
	.A(\fake_mem/flop_array[6][10] ),
	.B(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8510  (
	.Y(\fake_mem/n_81 ),
	.A(\fake_mem/flop_array[13][27] ),
	.B(\fake_mem/n_56 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8511  (
	.Y(\fake_mem/n_729 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8512  (
	.Y(\fake_mem/n_733 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8513  (
	.Y(\fake_mem/n_735 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_61 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8514  (
	.Y(\fake_mem/n_736 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8515  (
	.Y(\fake_mem/n_737 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8516  (
	.Y(\fake_mem/n_724 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8517  (
	.Y(\fake_mem/n_731 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_59 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8518  (
	.Y(\fake_mem/n_728 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_77 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8519  (
	.Y(\fake_mem/n_726 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_71 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8520  (
	.Y(\fake_mem/n_722 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_57 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8521  (
	.Y(\fake_mem/n_723 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_65 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8522  (
	.Y(\fake_mem/n_734 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_51 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8523  (
	.Y(\fake_mem/n_725 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8524  (
	.Y(\fake_mem/n_732 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8525  (
	.Y(\fake_mem/n_727 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_63 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g8526  (
	.Y(\fake_mem/n_730 ),
	.A(\fake_mem/n_35 ),
	.B(\fake_mem/n_79 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8527  (
	.Y(\fake_mem/n_79 ),
	.A(\fake_mem/n_80 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8528  (
	.Y(\fake_mem/n_77 ),
	.A(\fake_mem/n_78 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8529  (
	.Y(\fake_mem/n_76 ),
	.A(\fake_mem/n_75 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8530  (
	.Y(\fake_mem/n_74 ),
	.A(\fake_mem/n_73 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8531  (
	.Y(\fake_mem/n_71 ),
	.A(\fake_mem/n_72 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8532  (
	.Y(\fake_mem/n_70 ),
	.A(\fake_mem/n_69 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8533  (
	.Y(\fake_mem/n_68 ),
	.A(\fake_mem/n_67 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8534  (
	.Y(\fake_mem/n_65 ),
	.A(\fake_mem/n_66 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8535  (
	.Y(\fake_mem/n_80 ),
	.A(\fake_mem/n_39 ),
	.B(\fake_mem/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \fake_mem/g8536  (
	.Y(\fake_mem/n_78 ),
	.A(\fake_mem/n_38 ),
	.B(\fake_mem/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8537  (
	.Y(\fake_mem/n_75 ),
	.A(\fake_mem/n_38 ),
	.B(\fake_mem/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8538  (
	.Y(\fake_mem/n_73 ),
	.A(\fake_mem/n_38 ),
	.B(\fake_mem/n_45 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8539  (
	.Y(\fake_mem/n_72 ),
	.A(\fake_mem/n_37 ),
	.B(\fake_mem/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8540  (
	.Y(\fake_mem/n_69 ),
	.A(\fake_mem/n_41 ),
	.B(\fake_mem/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8541  (
	.Y(\fake_mem/n_67 ),
	.A(\fake_mem/n_41 ),
	.B(\fake_mem/n_38 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8542  (
	.Y(\fake_mem/n_66 ),
	.A(\fake_mem/n_39 ),
	.B(\fake_mem/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8543  (
	.Y(\fake_mem/n_63 ),
	.A(\fake_mem/n_64 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8544  (
	.Y(\fake_mem/n_61 ),
	.A(\fake_mem/n_62 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8545  (
	.Y(\fake_mem/n_59 ),
	.A(\fake_mem/n_60 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8546  (
	.Y(\fake_mem/n_57 ),
	.A(\fake_mem/n_58 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8547  (
	.Y(\fake_mem/n_56 ),
	.A(\fake_mem/n_55 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8548  (
	.Y(\fake_mem/n_54 ),
	.A(\fake_mem/n_53 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8549  (
	.Y(\fake_mem/n_51 ),
	.A(\fake_mem/n_52 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g8550  (
	.Y(\fake_mem/n_50 ),
	.A(\fake_mem/n_49 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8551  (
	.Y(\fake_mem/n_64 ),
	.A(\fake_mem/n_46 ),
	.B(\fake_mem/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \fake_mem/g8552  (
	.Y(\fake_mem/n_62 ),
	.A(\fake_mem/n_41 ),
	.B(\fake_mem/n_42 ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL \fake_mem/g8553  (
	.Y(\fake_mem/n_60 ),
	.A(\fake_mem/n_41 ),
	.B(\fake_mem/n_40 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8554  (
	.Y(\fake_mem/n_58 ),
	.A(\fake_mem/n_37 ),
	.B(\fake_mem/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8555  (
	.Y(\fake_mem/n_55 ),
	.A(\fake_mem/n_44 ),
	.B(\fake_mem/n_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8556  (
	.Y(\fake_mem/n_53 ),
	.A(\fake_mem/n_44 ),
	.B(\fake_mem/n_47 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2x1_ASAP7_75t_SL \fake_mem/g8557  (
	.Y(\fake_mem/n_52 ),
	.A(\fake_mem/n_43 ),
	.B(\fake_mem/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g8558  (
	.Y(\fake_mem/n_49 ),
	.A(\fake_mem/n_45 ),
	.B(\fake_mem/n_44 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \fake_mem/g8819  (
	.Y(\fake_mem/n_47 ),
	.A(\fake_mem/n_48 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \fake_mem/g8820  (
	.Y(\fake_mem/n_45 ),
	.A(\fake_mem/n_46 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8821  (
	.Y(\fake_mem/n_42 ),
	.A(\fake_mem/n_43 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVxp67_ASAP7_75t_SL \fake_mem/g8822  (
	.Y(\fake_mem/n_40 ),
	.A(\fake_mem/n_39 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL \fake_mem/g8823  (
	.Y(\fake_mem/n_36 ),
	.A(\fake_mem/n_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9076  (
	.Y(\fake_mem/n_48 ),
	.A(sram_input_cfg[0]),
	.B(FE_DBTN2_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9077  (
	.Y(\fake_mem/n_46 ),
	.A(sram_input_cfg[3]),
	.B(FE_DBTN0_sram_input_cfg_0), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g9078  (
	.Y(\fake_mem/n_44 ),
	.A(\fake_mem/FE_PHN3085_sram_input_cfg_1 ),
	.B(FE_DBTN1_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9079  (
	.Y(\fake_mem/n_43 ),
	.A(sram_input_cfg[1]),
	.B(FE_DBTN1_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g9080  (
	.Y(\fake_mem/n_41 ),
	.A(sram_input_cfg[0]),
	.B(sram_input_cfg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9081  (
	.Y(\fake_mem/n_39 ),
	.A(sram_input_cfg[1]),
	.B(sram_input_cfg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL \fake_mem/g9082  (
	.Y(\fake_mem/n_38 ),
	.A(\fake_mem/FE_PHN3103_sram_input_cfg_1 ),
	.B(sram_input_cfg[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9083  (
	.Y(\fake_mem/n_37 ),
	.A(sram_input_cfg[0]),
	.B(sram_input_cfg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2xp5_ASAP7_75t_SL \fake_mem/g9084  (
	.Y(\fake_mem/n_35 ),
	.A(sram_input_cfg[4]),
	.B(n_58), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9086  (
	.Y(\fake_mem/n_33 ),
	.A(sram_input_cfg[33]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9087  (
	.Y(\fake_mem/n_32 ),
	.A(sram_input_cfg[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9088  (
	.Y(\fake_mem/n_31 ),
	.A(sram_input_cfg[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9089  (
	.Y(\fake_mem/n_30 ),
	.A(\fake_mem/FE_PHN2539_sram_input_cfg_20 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9090  (
	.Y(\fake_mem/n_29 ),
	.A(sram_input_cfg[25]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9091  (
	.Y(\fake_mem/n_28 ),
	.A(sram_input_cfg[29]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9092  (
	.Y(\fake_mem/n_27 ),
	.A(sram_input_cfg[32]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9093  (
	.Y(\fake_mem/n_26 ),
	.A(sram_input_cfg[34]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9094  (
	.Y(\fake_mem/FE_PHN2972_n_25 ),
	.A(cfg_scan_out), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9095  (
	.Y(\fake_mem/n_24 ),
	.A(sram_input_cfg[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9096  (
	.Y(\fake_mem/n_23 ),
	.A(sram_input_cfg[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9097  (
	.Y(\fake_mem/n_22 ),
	.A(\fake_mem/FE_PHN2986_sram_input_cfg_17 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9098  (
	.Y(\fake_mem/n_21 ),
	.A(sram_input_cfg[24]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9099  (
	.Y(\fake_mem/n_20 ),
	.A(FE_PHN294_sram_input_cfg_8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9100  (
	.Y(\fake_mem/n_19 ),
	.A(sram_input_cfg[26]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9101  (
	.Y(\fake_mem/n_18 ),
	.A(sram_input_cfg[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9104  (
	.Y(\fake_mem/n_15 ),
	.A(\fake_mem/FE_PHN2179_sram_input_cfg_16 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9105  (
	.Y(\fake_mem/n_14 ),
	.A(sram_input_cfg[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9106  (
	.Y(\fake_mem/n_13 ),
	.A(\fake_mem/FE_PHN2233_sram_input_cfg_21 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9107  (
	.Y(\fake_mem/n_12 ),
	.A(\fake_mem/FE_PHN2597_sram_input_cfg_37 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9108  (
	.Y(\fake_mem/n_11 ),
	.A(sram_input_cfg[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9109  (
	.Y(\fake_mem/n_10 ),
	.A(\fake_mem/FE_PHN2926_sram_input_cfg_35 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9110  (
	.Y(\fake_mem/n_9 ),
	.A(sram_input_cfg[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9111  (
	.Y(\fake_mem/n_8 ),
	.A(\fake_mem/FE_PHN2247_sram_input_cfg_36 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9112  (
	.Y(\fake_mem/n_7 ),
	.A(FE_PHN1232_sram_input_cfg_22), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9113  (
	.Y(\fake_mem/n_6 ),
	.A(\fake_mem/FE_PHN2519_sram_input_cfg_30 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9114  (
	.Y(\fake_mem/n_5 ),
	.A(sram_input_cfg[28]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9115  (
	.Y(\fake_mem/n_4 ),
	.A(FE_PHN313_sram_input_cfg_10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9116  (
	.Y(\fake_mem/n_3 ),
	.A(\fake_mem/FE_PHN2713_sram_input_cfg_31 ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9117  (
	.Y(\fake_mem/n_2 ),
	.A(sram_input_cfg[27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9118  (
	.Y(\fake_mem/n_1 ),
	.A(FE_PHN302_sram_input_cfg_23), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L \fake_mem/g9119  (
	.Y(\fake_mem/n_0 ),
	.A(sram_input_cfg[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell  (
	.L(\fake_mem/logic_0_1_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell1  (
	.L(\fake_mem/logic_0_2_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell2  (
	.L(\fake_mem/logic_0_3_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell3  (
	.L(\fake_mem/logic_0_4_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell4  (
	.L(\fake_mem/logic_0_5_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell5  (
	.L(\fake_mem/logic_0_6_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell6  (
	.L(\fake_mem/logic_0_7_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell7  (
	.L(\fake_mem/logic_0_8_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell8  (
	.L(\fake_mem/logic_0_9_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell9  (
	.L(\fake_mem/logic_0_10_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell10  (
	.L(\fake_mem/logic_0_11_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell11  (
	.L(\fake_mem/logic_0_12_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell12  (
	.L(\fake_mem/logic_0_13_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell13  (
	.L(\fake_mem/logic_0_14_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell14  (
	.L(\fake_mem/logic_0_15_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL \fake_mem/tie_0_cell15  (
	.L(\fake_mem/logic_0_16_net ), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_R \sram_input_cfg_reg[38]  (
	.Q(cfg_scan_out),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN3071_sram_input_cfg_37), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[37]  (
	.Q(FE_PHN293_sram_input_cfg_37),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2987_sram_input_cfg_36), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[36]  (
	.Q(FE_PHN295_sram_input_cfg_36),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN1196_sram_input_cfg_35), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[35]  (
	.Q(FE_PHN290_sram_input_cfg_35),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[34]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[34]  (
	.Q(FE_PHN1218_sram_input_cfg_34),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[33]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[33]  (
	.Q(FE_PHN1213_sram_input_cfg_33),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2996_sram_input_cfg_32), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[32]  (
	.Q(FE_PHN1206_sram_input_cfg_32),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2984_sram_input_cfg_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[31]  (
	.Q(FE_PHN288_sram_input_cfg_31),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN1222_sram_input_cfg_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[30]  (
	.Q(FE_PHN297_sram_input_cfg_30),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[29]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[29]  (
	.Q(FE_PHN1212_sram_input_cfg_29),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN3019_sram_input_cfg_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[28]  (
	.Q(FE_PHN1224_sram_input_cfg_28),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[27]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[27]  (
	.Q(FE_PHN1202_sram_input_cfg_27),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[26]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[26]  (
	.Q(FE_PHN1217_sram_input_cfg_26),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2983_sram_input_cfg_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[25]  (
	.Q(FE_PHN1220_sram_input_cfg_25),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[24]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[24]  (
	.Q(FE_PHN2741_sram_input_cfg_24),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN302_sram_input_cfg_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[23]  (
	.Q(FE_PHN1201_sram_input_cfg_23),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2976_sram_input_cfg_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[22]  (
	.Q(FE_PHN287_sram_input_cfg_22),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2982_sram_input_cfg_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[21]  (
	.Q(FE_PHN289_sram_input_cfg_21),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN1203_sram_input_cfg_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[20]  (
	.Q(FE_PHN303_sram_input_cfg_20),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2988_sram_input_cfg_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[19]  (
	.Q(FE_PHN1226_sram_input_cfg_19),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[18]  (
	.Q(FE_PHN2745_sram_input_cfg_18),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2977_sram_input_cfg_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[17]  (
	.Q(FE_PHN300_sram_input_cfg_17),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN1398_sram_input_cfg_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[16]  (
	.Q(FE_PHN298_sram_input_cfg_16),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN3013_sram_input_cfg_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[15]  (
	.Q(FE_PHN1200_sram_input_cfg_15),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[14]  (
	.Q(FE_PHN2753_sram_input_cfg_14),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[13]  (
	.Q(FE_PHN2743_sram_input_cfg_13),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN3073_sram_input_cfg_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[12]  (
	.Q(FE_PHN1208_sram_input_cfg_12),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[11]  (
	.Q(FE_PHN2749_sram_input_cfg_11),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN313_sram_input_cfg_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[10]  (
	.Q(sram_input_cfg[10]),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2989_sram_input_cfg_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[9]  (
	.Q(FE_PHN1209_sram_input_cfg_9),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN294_sram_input_cfg_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[8]  (
	.Q(sram_input_cfg[8]),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2981_sram_input_cfg_7), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL g1369 (
	.Y(n_52),
	.A(n_43),
	.B(sram_input_cfg[2]),
	.C(sram_input_cfg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL g1370 (
	.Y(n_50),
	.A(n_41),
	.B(sram_input_cfg[2]),
	.C(sram_input_cfg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1371 (
	.Y(n_51),
	.A(n_38),
	.B(n_41), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1372 (
	.Y(n_54),
	.A(n_36),
	.B(n_41), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1373 (
	.Y(n_45),
	.A(n_38),
	.B(n_42), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1374 (
	.Y(n_49),
	.A(n_35),
	.B(n_42), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1375 (
	.Y(n_48),
	.A(n_36),
	.B(n_42), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_input_cfg_reg[7]  (
	.QN(FE_PHN1214_sram_input_cfg_7),
	.CLK(CLKGATE_rc_gclk),
	.D(n_58), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1377 (
	.Y(n_57),
	.A(n_35),
	.B(n_43), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1378 (
	.Y(n_55),
	.A(n_35),
	.B(n_41), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1379 (
	.Y(n_53),
	.A(n_38),
	.B(n_43), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1380 (
	.Y(n_56),
	.A(n_36),
	.B(n_43), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL g1381 (
	.Y(n_46),
	.A(n_36),
	.B(n_39),
	.C(FE_PHN2612_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3x1_ASAP7_75t_SL g1382 (
	.Y(n_47),
	.A(n_35),
	.B(n_39),
	.C(FE_PHN2612_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1383 (
	.Y(n_58),
	.A(sram_input_cfg[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[6]  (
	.Q(FE_PHN2755_sram_input_cfg_6),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL g1385 (
	.Y(n_43),
	.A(FE_PHN2612_sram_input_cfg_1),
	.B(n_40), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1386 (
	.Y(n_42),
	.A(n_33),
	.B(n_39), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL g1387 (
	.Y(n_41),
	.A(n_33),
	.B(n_40), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_input_cfg_reg[5]  (
	.Q(FE_PHN2351_sram_input_cfg_5),
	.CLK(CLKGATE_rc_gclk),
	.D(sram_input_cfg[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2x2_ASAP7_75t_SL g1389 (
	.Y(n_40),
	.A(sram_input_cfg[4]),
	.B(sram_input_cfg[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL g1390 (
	.Y(n_39),
	.A(sram_input_cfg[4]),
	.B(FE_DBTN2_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_input_cfg_reg[4]  (
	.QN(FE_PHN2775_sram_input_cfg_4),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_DBTN2_sram_input_cfg_3), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL g1393 (
	.Y(n_38),
	.A(sram_input_cfg[0]),
	.B(FE_DBTN1_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_input_cfg_reg[3]  (
	.QN(FE_PHN2946_sram_input_cfg_3),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_DBTN1_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2x2_ASAP7_75t_SL g1395 (
	.Y(n_36),
	.A(sram_input_cfg[0]),
	.B(FE_DBTN1_sram_input_cfg_2), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2xp33_ASAP7_75t_SL g1396 (
	.Y(n_35),
	.A(sram_input_cfg[2]),
	.B(sram_input_cfg[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SRAM \sram_input_cfg_reg[2]  (
	.QN(FE_PHN2917_sram_input_cfg_2),
	.CLK(CLKGATE_rc_gclk),
	.D(n_33), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1399 (
	.Y(n_33),
	.A(FE_PHN2612_sram_input_cfg_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_input_cfg_reg[1]  (
	.QN(FE_PHN1479_sram_input_cfg_1),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_DBTN0_sram_input_cfg_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SRAM \sram_input_cfg_reg[0]  (
	.Q(FE_PHN3044_sram_input_cfg_0),
	.CLK(CLKGATE_rc_gclk),
	.D(FE_PHN2973_blkinst__cfg_o_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][0]  (
	.QN(\sram_output_cfg[0] [0]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[0][1]  (
	.QN(\sram_output_cfg[0] [1]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][2]  (
	.QN(\sram_output_cfg[0] [2]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][3]  (
	.QN(\sram_output_cfg[0] [3]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][4]  (
	.QN(\sram_output_cfg[0] [4]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[0][5]  (
	.QN(\sram_output_cfg[0] [5]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][6]  (
	.QN(\sram_output_cfg[0] [6]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][7]  (
	.QN(\sram_output_cfg[0] [7]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[0][8]  (
	.QN(\sram_output_cfg[0] [8]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[0][9]  (
	.Q(\sram_output_cfg[0] [9]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(FE_PHN1190_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][10]  (
	.QN(\sram_output_cfg[0] [10]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[0][11]  (
	.QN(\sram_output_cfg[0] [11]),
	.CLK(CLKGATE_rc_gclk_1578),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][0]  (
	.Q(\sram_output_cfg[1] [0]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3058_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][1]  (
	.Q(\sram_output_cfg[1] [1]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3094_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][2]  (
	.QN(\sram_output_cfg[1] [2]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][3]  (
	.QN(\sram_output_cfg[1] [3]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][4]  (
	.Q(\sram_output_cfg[1] [4]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3055_sram_rd_data_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][5]  (
	.Q(\sram_output_cfg[1] [5]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN1187_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][6]  (
	.QN(\sram_output_cfg[1] [6]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][7]  (
	.QN(\sram_output_cfg[1] [7]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][8]  (
	.Q(\sram_output_cfg[1] [8]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN2963_sram_rd_data_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][9]  (
	.Q(\sram_output_cfg[1] [9]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN1190_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][10]  (
	.QN(\sram_output_cfg[1] [10]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][11]  (
	.QN(\sram_output_cfg[1] [11]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][12]  (
	.Q(\sram_output_cfg[1] [12]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(sram_rd_data[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][13]  (
	.Q(\sram_output_cfg[1] [13]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3050_sram_rd_data_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][14]  (
	.QN(\sram_output_cfg[1] [14]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][15]  (
	.QN(\sram_output_cfg[1] [15]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][16]  (
	.Q(\sram_output_cfg[1] [16]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN2968_sram_rd_data_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][17]  (
	.Q(\sram_output_cfg[1] [17]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3051_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][18]  (
	.QN(\sram_output_cfg[1] [18]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][19]  (
	.QN(\sram_output_cfg[1] [19]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][20]  (
	.Q(\sram_output_cfg[1] [20]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(sram_rd_data[20]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][21]  (
	.Q(\sram_output_cfg[1] [21]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(sram_rd_data[21]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][22]  (
	.QN(\sram_output_cfg[1] [22]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[1][23]  (
	.QN(\sram_output_cfg[1] [23]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[1][24]  (
	.QN(\sram_output_cfg[1] [24]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][25]  (
	.Q(\sram_output_cfg[1] [25]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][26]  (
	.QN(\sram_output_cfg[1] [26]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][27]  (
	.QN(\sram_output_cfg[1] [27]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][28]  (
	.Q(\sram_output_cfg[1] [28]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3059_sram_rd_data_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[1][29]  (
	.Q(\sram_output_cfg[1] [29]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(FE_PHN3105_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][30]  (
	.QN(\sram_output_cfg[1] [30]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[1][31]  (
	.QN(\sram_output_cfg[1] [31]),
	.CLK(CLKGATE_rc_gclk_1580),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][0]  (
	.Q(\sram_output_cfg[2] [0]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3058_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][1]  (
	.Q(\sram_output_cfg[2] [1]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3054_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][2]  (
	.QN(\sram_output_cfg[2] [2]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][3]  (
	.QN(\sram_output_cfg[2] [3]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][4]  (
	.Q(\sram_output_cfg[2] [4]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN2965_sram_rd_data_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][5]  (
	.Q(\sram_output_cfg[2] [5]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3057_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][6]  (
	.QN(\sram_output_cfg[2] [6]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][7]  (
	.QN(\sram_output_cfg[2] [7]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][8]  (
	.QN(\sram_output_cfg[2] [8]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][9]  (
	.Q(\sram_output_cfg[2] [9]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3052_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][10]  (
	.QN(\sram_output_cfg[2] [10]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][11]  (
	.QN(\sram_output_cfg[2] [11]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][12]  (
	.QN(\sram_output_cfg[2] [12]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][13]  (
	.Q(\sram_output_cfg[2] [13]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN2970_sram_rd_data_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][14]  (
	.QN(\sram_output_cfg[2] [14]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][15]  (
	.QN(\sram_output_cfg[2] [15]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[2][16]  (
	.QN(\sram_output_cfg[2] [16]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[2][17]  (
	.QN(\sram_output_cfg[2] [17]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][18]  (
	.QN(\sram_output_cfg[2] [18]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][19]  (
	.QN(\sram_output_cfg[2] [19]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[2][20]  (
	.QN(\sram_output_cfg[2] [20]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[2][21]  (
	.QN(\sram_output_cfg[2] [21]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][22]  (
	.QN(\sram_output_cfg[2] [22]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][23]  (
	.QN(\sram_output_cfg[2] [23]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][24]  (
	.Q(\sram_output_cfg[2] [24]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN2959_sram_rd_data_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][25]  (
	.Q(\sram_output_cfg[2] [25]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][26]  (
	.QN(\sram_output_cfg[2] [26]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][27]  (
	.QN(\sram_output_cfg[2] [27]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][28]  (
	.Q(\sram_output_cfg[2] [28]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3048_sram_rd_data_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[2][29]  (
	.Q(\sram_output_cfg[2] [29]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(FE_PHN3056_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][30]  (
	.QN(\sram_output_cfg[2] [30]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[2][31]  (
	.QN(\sram_output_cfg[2] [31]),
	.CLK(CLKGATE_rc_gclk_1582),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][0]  (
	.Q(\sram_output_cfg[3] [0]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN3049_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][1]  (
	.Q(\sram_output_cfg[3] [1]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN2960_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][2]  (
	.QN(\sram_output_cfg[3] [2]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][3]  (
	.QN(\sram_output_cfg[3] [3]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][4]  (
	.QN(\sram_output_cfg[3] [4]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][5]  (
	.Q(\sram_output_cfg[3] [5]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN3057_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][6]  (
	.QN(\sram_output_cfg[3] [6]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][7]  (
	.QN(\sram_output_cfg[3] [7]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][8]  (
	.QN(\sram_output_cfg[3] [8]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][9]  (
	.Q(\sram_output_cfg[3] [9]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN1190_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][10]  (
	.QN(\sram_output_cfg[3] [10]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][11]  (
	.QN(\sram_output_cfg[3] [11]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][12]  (
	.QN(\sram_output_cfg[3] [12]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][13]  (
	.QN(\sram_output_cfg[3] [13]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][14]  (
	.QN(\sram_output_cfg[3] [14]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][15]  (
	.QN(\sram_output_cfg[3] [15]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][16]  (
	.QN(\sram_output_cfg[3] [16]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[3][17]  (
	.QN(\sram_output_cfg[3] [17]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][18]  (
	.QN(\sram_output_cfg[3] [18]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][19]  (
	.QN(\sram_output_cfg[3] [19]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][20]  (
	.Q(\sram_output_cfg[3] [20]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(sram_rd_data[20]), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][21]  (
	.Q(\sram_output_cfg[3] [21]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN1192_sram_rd_data_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][22]  (
	.QN(\sram_output_cfg[3] [22]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][23]  (
	.QN(\sram_output_cfg[3] [23]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][24]  (
	.Q(\sram_output_cfg[3] [24]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN2959_sram_rd_data_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][25]  (
	.Q(\sram_output_cfg[3] [25]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][26]  (
	.QN(\sram_output_cfg[3] [26]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][27]  (
	.QN(\sram_output_cfg[3] [27]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][28]  (
	.QN(\sram_output_cfg[3] [28]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[3][29]  (
	.Q(\sram_output_cfg[3] [29]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(FE_PHN1185_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][30]  (
	.QN(\sram_output_cfg[3] [30]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[3][31]  (
	.QN(\sram_output_cfg[3] [31]),
	.CLK(CLKGATE_rc_gclk_1584),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][0]  (
	.QN(\sram_output_cfg[4] [0]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[4][1]  (
	.Q(\sram_output_cfg[4] [1]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN2960_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][2]  (
	.QN(\sram_output_cfg[4] [2]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][3]  (
	.QN(\sram_output_cfg[4] [3]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][4]  (
	.QN(\sram_output_cfg[4] [4]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][5]  (
	.QN(\sram_output_cfg[4] [5]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][6]  (
	.QN(\sram_output_cfg[4] [6]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][7]  (
	.QN(\sram_output_cfg[4] [7]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][8]  (
	.QN(\sram_output_cfg[4] [8]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][9]  (
	.QN(\sram_output_cfg[4] [9]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][10]  (
	.QN(\sram_output_cfg[4] [10]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][11]  (
	.QN(\sram_output_cfg[4] [11]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][12]  (
	.QN(\sram_output_cfg[4] [12]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][13]  (
	.QN(\sram_output_cfg[4] [13]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][14]  (
	.QN(\sram_output_cfg[4] [14]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][15]  (
	.QN(\sram_output_cfg[4] [15]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][16]  (
	.QN(\sram_output_cfg[4] [16]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[4][17]  (
	.Q(\sram_output_cfg[4] [17]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN3051_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][18]  (
	.QN(\sram_output_cfg[4] [18]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][19]  (
	.QN(\sram_output_cfg[4] [19]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][20]  (
	.QN(\sram_output_cfg[4] [20]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[4][21]  (
	.Q(\sram_output_cfg[4] [21]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN1192_sram_rd_data_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][22]  (
	.QN(\sram_output_cfg[4] [22]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][23]  (
	.QN(\sram_output_cfg[4] [23]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][24]  (
	.QN(\sram_output_cfg[4] [24]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[4][25]  (
	.Q(\sram_output_cfg[4] [25]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][26]  (
	.QN(\sram_output_cfg[4] [26]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][27]  (
	.QN(\sram_output_cfg[4] [27]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[4][28]  (
	.QN(\sram_output_cfg[4] [28]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[4][29]  (
	.Q(\sram_output_cfg[4] [29]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(FE_PHN1185_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][30]  (
	.QN(\sram_output_cfg[4] [30]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[4][31]  (
	.QN(\sram_output_cfg[4] [31]),
	.CLK(CLKGATE_rc_gclk_1586),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][0]  (
	.QN(\sram_output_cfg[5] [0]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][1]  (
	.QN(\sram_output_cfg[5] [1]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][2]  (
	.QN(\sram_output_cfg[5] [2]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][3]  (
	.QN(\sram_output_cfg[5] [3]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][4]  (
	.QN(\sram_output_cfg[5] [4]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][5]  (
	.QN(\sram_output_cfg[5] [5]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][6]  (
	.QN(\sram_output_cfg[5] [6]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][7]  (
	.QN(\sram_output_cfg[5] [7]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][8]  (
	.QN(\sram_output_cfg[5] [8]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][9]  (
	.QN(\sram_output_cfg[5] [9]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][10]  (
	.QN(\sram_output_cfg[5] [10]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][11]  (
	.QN(\sram_output_cfg[5] [11]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][12]  (
	.QN(\sram_output_cfg[5] [12]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[5][13]  (
	.Q(\sram_output_cfg[5] [13]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(FE_PHN1182_sram_rd_data_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][14]  (
	.QN(\sram_output_cfg[5] [14]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][15]  (
	.QN(\sram_output_cfg[5] [15]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][16]  (
	.QN(\sram_output_cfg[5] [16]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[5][17]  (
	.Q(\sram_output_cfg[5] [17]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(FE_PHN3051_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][18]  (
	.QN(\sram_output_cfg[5] [18]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][19]  (
	.QN(\sram_output_cfg[5] [19]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][20]  (
	.QN(\sram_output_cfg[5] [20]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[5][21]  (
	.Q(\sram_output_cfg[5] [21]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(FE_PHN1192_sram_rd_data_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][22]  (
	.QN(\sram_output_cfg[5] [22]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][23]  (
	.QN(\sram_output_cfg[5] [23]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][24]  (
	.QN(\sram_output_cfg[5] [24]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[5][25]  (
	.Q(\sram_output_cfg[5] [25]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][26]  (
	.QN(\sram_output_cfg[5] [26]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][27]  (
	.QN(\sram_output_cfg[5] [27]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][28]  (
	.QN(\sram_output_cfg[5] [28]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[5][29]  (
	.QN(\sram_output_cfg[5] [29]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][30]  (
	.QN(\sram_output_cfg[5] [30]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[5][31]  (
	.QN(\sram_output_cfg[5] [31]),
	.CLK(CLKGATE_rc_gclk_1588),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][0]  (
	.QN(\sram_output_cfg[6] [0]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][1]  (
	.QN(\sram_output_cfg[6] [1]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][2]  (
	.QN(\sram_output_cfg[6] [2]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][3]  (
	.QN(\sram_output_cfg[6] [3]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][4]  (
	.QN(\sram_output_cfg[6] [4]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][5]  (
	.QN(\sram_output_cfg[6] [5]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][6]  (
	.QN(\sram_output_cfg[6] [6]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][7]  (
	.QN(\sram_output_cfg[6] [7]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][8]  (
	.QN(\sram_output_cfg[6] [8]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[6][9]  (
	.Q(\sram_output_cfg[6] [9]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(FE_PHN1190_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][10]  (
	.QN(\sram_output_cfg[6] [10]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][11]  (
	.QN(\sram_output_cfg[6] [11]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][12]  (
	.QN(\sram_output_cfg[6] [12]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQx4_ASAP7_75t_SL \sram_output_cfg_reg[6][13]  (
	.Q(\sram_output_cfg[6] [13]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(FE_PHN1182_sram_rd_data_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][14]  (
	.QN(\sram_output_cfg[6] [14]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][15]  (
	.QN(\sram_output_cfg[6] [15]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][16]  (
	.QN(\sram_output_cfg[6] [16]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][17]  (
	.QN(\sram_output_cfg[6] [17]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][18]  (
	.QN(\sram_output_cfg[6] [18]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][19]  (
	.QN(\sram_output_cfg[6] [19]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][20]  (
	.QN(\sram_output_cfg[6] [20]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][21]  (
	.QN(\sram_output_cfg[6] [21]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][22]  (
	.QN(\sram_output_cfg[6] [22]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][23]  (
	.QN(\sram_output_cfg[6] [23]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][24]  (
	.QN(\sram_output_cfg[6] [24]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][25]  (
	.QN(\sram_output_cfg[6] [25]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][26]  (
	.QN(\sram_output_cfg[6] [26]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][27]  (
	.QN(\sram_output_cfg[6] [27]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][28]  (
	.QN(\sram_output_cfg[6] [28]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[6][29]  (
	.QN(\sram_output_cfg[6] [29]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][30]  (
	.QN(\sram_output_cfg[6] [30]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[6][31]  (
	.QN(\sram_output_cfg[6] [31]),
	.CLK(CLKGATE_rc_gclk_1590),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][0]  (
	.QN(\sram_output_cfg[7] [0]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][1]  (
	.QN(\sram_output_cfg[7] [1]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][2]  (
	.QN(\sram_output_cfg[7] [2]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][3]  (
	.QN(\sram_output_cfg[7] [3]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][4]  (
	.QN(\sram_output_cfg[7] [4]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][5]  (
	.QN(\sram_output_cfg[7] [5]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][6]  (
	.QN(\sram_output_cfg[7] [6]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][7]  (
	.QN(\sram_output_cfg[7] [7]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][8]  (
	.QN(\sram_output_cfg[7] [8]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][9]  (
	.QN(\sram_output_cfg[7] [9]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][10]  (
	.QN(\sram_output_cfg[7] [10]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][11]  (
	.QN(\sram_output_cfg[7] [11]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][12]  (
	.QN(\sram_output_cfg[7] [12]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][13]  (
	.QN(\sram_output_cfg[7] [13]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][14]  (
	.QN(\sram_output_cfg[7] [14]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][15]  (
	.QN(\sram_output_cfg[7] [15]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][16]  (
	.QN(\sram_output_cfg[7] [16]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][17]  (
	.QN(\sram_output_cfg[7] [17]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][18]  (
	.QN(\sram_output_cfg[7] [18]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][19]  (
	.QN(\sram_output_cfg[7] [19]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][20]  (
	.QN(\sram_output_cfg[7] [20]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][21]  (
	.QN(\sram_output_cfg[7] [21]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][22]  (
	.QN(\sram_output_cfg[7] [22]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][23]  (
	.QN(\sram_output_cfg[7] [23]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][24]  (
	.QN(\sram_output_cfg[7] [24]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][25]  (
	.QN(\sram_output_cfg[7] [25]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][26]  (
	.QN(\sram_output_cfg[7] [26]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][27]  (
	.QN(\sram_output_cfg[7] [27]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][28]  (
	.QN(\sram_output_cfg[7] [28]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[7][29]  (
	.QN(\sram_output_cfg[7] [29]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][30]  (
	.QN(\sram_output_cfg[7] [30]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[7][31]  (
	.QN(\sram_output_cfg[7] [31]),
	.CLK(CLKGATE_rc_gclk_1592),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][0]  (
	.QN(\sram_output_cfg[8] [0]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][1]  (
	.QN(\sram_output_cfg[8] [1]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][2]  (
	.QN(\sram_output_cfg[8] [2]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][3]  (
	.QN(\sram_output_cfg[8] [3]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][4]  (
	.QN(\sram_output_cfg[8] [4]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][5]  (
	.QN(\sram_output_cfg[8] [5]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][6]  (
	.QN(\sram_output_cfg[8] [6]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][7]  (
	.QN(\sram_output_cfg[8] [7]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][8]  (
	.QN(\sram_output_cfg[8] [8]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][9]  (
	.QN(\sram_output_cfg[8] [9]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][10]  (
	.QN(\sram_output_cfg[8] [10]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][11]  (
	.QN(\sram_output_cfg[8] [11]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][12]  (
	.QN(\sram_output_cfg[8] [12]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][13]  (
	.QN(\sram_output_cfg[8] [13]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][14]  (
	.QN(\sram_output_cfg[8] [14]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][15]  (
	.QN(\sram_output_cfg[8] [15]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][16]  (
	.QN(\sram_output_cfg[8] [16]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][17]  (
	.QN(\sram_output_cfg[8] [17]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][18]  (
	.QN(\sram_output_cfg[8] [18]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][19]  (
	.QN(\sram_output_cfg[8] [19]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][20]  (
	.QN(\sram_output_cfg[8] [20]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][21]  (
	.QN(\sram_output_cfg[8] [21]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][22]  (
	.QN(\sram_output_cfg[8] [22]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][23]  (
	.QN(\sram_output_cfg[8] [23]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][24]  (
	.QN(\sram_output_cfg[8] [24]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][25]  (
	.QN(\sram_output_cfg[8] [25]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][26]  (
	.QN(\sram_output_cfg[8] [26]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][27]  (
	.QN(\sram_output_cfg[8] [27]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][28]  (
	.QN(\sram_output_cfg[8] [28]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[8][29]  (
	.QN(\sram_output_cfg[8] [29]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][30]  (
	.QN(\sram_output_cfg[8] [30]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[8][31]  (
	.QN(\sram_output_cfg[8] [31]),
	.CLK(CLKGATE_rc_gclk_1594),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][0]  (
	.QN(\sram_output_cfg[9] [0]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][1]  (
	.QN(\sram_output_cfg[9] [1]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][2]  (
	.QN(\sram_output_cfg[9] [2]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][3]  (
	.QN(\sram_output_cfg[9] [3]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][4]  (
	.QN(\sram_output_cfg[9] [4]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][5]  (
	.QN(\sram_output_cfg[9] [5]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][6]  (
	.QN(\sram_output_cfg[9] [6]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][7]  (
	.QN(\sram_output_cfg[9] [7]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][8]  (
	.QN(\sram_output_cfg[9] [8]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][9]  (
	.QN(\sram_output_cfg[9] [9]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][10]  (
	.QN(\sram_output_cfg[9] [10]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][11]  (
	.QN(\sram_output_cfg[9] [11]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][12]  (
	.QN(\sram_output_cfg[9] [12]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][13]  (
	.QN(\sram_output_cfg[9] [13]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][14]  (
	.QN(\sram_output_cfg[9] [14]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][15]  (
	.QN(\sram_output_cfg[9] [15]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][16]  (
	.QN(\sram_output_cfg[9] [16]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][17]  (
	.QN(\sram_output_cfg[9] [17]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][18]  (
	.QN(\sram_output_cfg[9] [18]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][19]  (
	.QN(\sram_output_cfg[9] [19]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][20]  (
	.QN(\sram_output_cfg[9] [20]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[9][21]  (
	.QN(\sram_output_cfg[9] [21]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][22]  (
	.QN(\sram_output_cfg[9] [22]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_SL \sram_output_cfg_reg[9][23]  (
	.QN(\sram_output_cfg[9] [23]),
	.CLK(CLKGATE_rc_gclk_1596),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][0]  (
	.QN(\sram_output_cfg[10] [0]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][1]  (
	.QN(\sram_output_cfg[10] [1]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][2]  (
	.QN(\sram_output_cfg[10] [2]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][3]  (
	.QN(\sram_output_cfg[10] [3]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][4]  (
	.QN(\sram_output_cfg[10] [4]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][5]  (
	.QN(\sram_output_cfg[10] [5]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][6]  (
	.QN(\sram_output_cfg[10] [6]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][7]  (
	.QN(\sram_output_cfg[10] [7]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][8]  (
	.QN(\sram_output_cfg[10] [8]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][9]  (
	.QN(\sram_output_cfg[10] [9]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][10]  (
	.QN(\sram_output_cfg[10] [10]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][11]  (
	.QN(\sram_output_cfg[10] [11]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][12]  (
	.QN(\sram_output_cfg[10] [12]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][13]  (
	.QN(\sram_output_cfg[10] [13]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][14]  (
	.QN(\sram_output_cfg[10] [14]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][15]  (
	.QN(\sram_output_cfg[10] [15]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][16]  (
	.QN(\sram_output_cfg[10] [16]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][17]  (
	.QN(\sram_output_cfg[10] [17]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][18]  (
	.QN(\sram_output_cfg[10] [18]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][19]  (
	.QN(\sram_output_cfg[10] [19]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][20]  (
	.QN(\sram_output_cfg[10] [20]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][21]  (
	.QN(\sram_output_cfg[10] [21]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][22]  (
	.QN(\sram_output_cfg[10] [22]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][23]  (
	.QN(\sram_output_cfg[10] [23]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][24]  (
	.QN(\sram_output_cfg[10] [24]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][25]  (
	.QN(\sram_output_cfg[10] [25]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][26]  (
	.QN(\sram_output_cfg[10] [26]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][27]  (
	.QN(\sram_output_cfg[10] [27]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][28]  (
	.QN(\sram_output_cfg[10] [28]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][29]  (
	.QN(\sram_output_cfg[10] [29]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][30]  (
	.QN(\sram_output_cfg[10] [30]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[10][31]  (
	.QN(\sram_output_cfg[10] [31]),
	.CLK(CLKGATE_rc_gclk_1598),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][0]  (
	.QN(\sram_output_cfg[11] [0]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][1]  (
	.QN(\sram_output_cfg[11] [1]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][2]  (
	.QN(\sram_output_cfg[11] [2]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][3]  (
	.QN(\sram_output_cfg[11] [3]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][4]  (
	.QN(\sram_output_cfg[11] [4]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][5]  (
	.QN(\sram_output_cfg[11] [5]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][6]  (
	.QN(\sram_output_cfg[11] [6]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][7]  (
	.QN(\sram_output_cfg[11] [7]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][8]  (
	.QN(\sram_output_cfg[11] [8]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][9]  (
	.QN(\sram_output_cfg[11] [9]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][10]  (
	.QN(\sram_output_cfg[11] [10]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][11]  (
	.QN(\sram_output_cfg[11] [11]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][12]  (
	.QN(\sram_output_cfg[11] [12]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_16), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][13]  (
	.QN(\sram_output_cfg[11] [13]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_19), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][14]  (
	.QN(\sram_output_cfg[11] [14]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_22), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][15]  (
	.QN(\sram_output_cfg[11] [15]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(FE_PHN2103_n_12), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][16]  (
	.QN(\sram_output_cfg[11] [16]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_15), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][17]  (
	.QN(\sram_output_cfg[11] [17]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_18), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][18]  (
	.QN(\sram_output_cfg[11] [18]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_13), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][19]  (
	.QN(\sram_output_cfg[11] [19]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_14), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][20]  (
	.QN(\sram_output_cfg[11] [20]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_21), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][21]  (
	.QN(\sram_output_cfg[11] [21]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_17), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][22]  (
	.QN(\sram_output_cfg[11] [22]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_20), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][23]  (
	.QN(\sram_output_cfg[11] [23]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_23), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][24]  (
	.QN(\sram_output_cfg[11] [24]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_24), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][25]  (
	.QN(\sram_output_cfg[11] [25]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_25), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][26]  (
	.QN(\sram_output_cfg[11] [26]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_27), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][27]  (
	.QN(\sram_output_cfg[11] [27]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(FE_PHN1189_n_26), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][28]  (
	.QN(\sram_output_cfg[11] [28]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_28), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][29]  (
	.QN(\sram_output_cfg[11] [29]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_29), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][30]  (
	.QN(\sram_output_cfg[11] [30]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_30), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[11][31]  (
	.QN(\sram_output_cfg[11] [31]),
	.CLK(CLKGATE_rc_gclk_1600),
	.D(n_31), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][0]  (
	.QN(\sram_output_cfg[12] [0]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_2), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][1]  (
	.QN(\sram_output_cfg[12] [1]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_9), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][2]  (
	.QN(\sram_output_cfg[12] [2]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_7), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][3]  (
	.QN(\sram_output_cfg[12] [3]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(FE_PHN2104_n_6), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][4]  (
	.QN(\sram_output_cfg[12] [4]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_1), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][5]  (
	.QN(\sram_output_cfg[12] [5]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_3), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][6]  (
	.QN(\sram_output_cfg[12] [6]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_4), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][7]  (
	.QN(\sram_output_cfg[12] [7]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_8), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][8]  (
	.QN(\sram_output_cfg[12] [8]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_10), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][9]  (
	.QN(\sram_output_cfg[12] [9]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_5), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][10]  (
	.QN(\sram_output_cfg[12] [10]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_11), 
	.VSS(VSS), 
	.VDD(VDD));
   DFFHQNx1_ASAP7_75t_L \sram_output_cfg_reg[12][11]  (
	.QN(\sram_output_cfg[12] [11]),
	.CLK(CLKGATE_rc_gclk_1602),
	.D(n_0), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1571 (
	.Y(n_31),
	.A(FE_PHN2084_sram_rd_data_31), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1572 (
	.Y(n_30),
	.A(FE_PHN2952_sram_rd_data_30), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1573 (
	.Y(n_29),
	.A(FE_PHN1185_sram_rd_data_29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1574 (
	.Y(n_28),
	.A(FE_PHN3059_sram_rd_data_28), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1575 (
	.Y(n_27),
	.A(FE_PHN2082_sram_rd_data_26), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1576 (
	.Y(FE_PHN3060_n_26),
	.A(sram_rd_data[27]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1577 (
	.Y(n_25),
	.A(FE_PHN1194_sram_rd_data_25), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1578 (
	.Y(n_24),
	.A(FE_PHN2959_sram_rd_data_24), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1579 (
	.Y(n_23),
	.A(sram_rd_data[23]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1580 (
	.Y(n_22),
	.A(FE_PHN2072_sram_rd_data_14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1581 (
	.Y(n_21),
	.A(sram_rd_data[20]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1582 (
	.Y(n_20),
	.A(FE_PHN2074_sram_rd_data_22), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1583 (
	.Y(n_19),
	.A(FE_PHN1182_sram_rd_data_13), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1584 (
	.Y(n_18),
	.A(FE_PHN3051_sram_rd_data_17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1585 (
	.Y(n_17),
	.A(FE_PHN1192_sram_rd_data_21), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1586 (
	.Y(n_16),
	.A(sram_rd_data[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1587 (
	.Y(n_15),
	.A(FE_PHN2968_sram_rd_data_16), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1588 (
	.Y(n_14),
	.A(sram_rd_data[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1589 (
	.Y(n_13),
	.A(FE_PHN1179_sram_rd_data_18), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1590 (
	.Y(FE_PHN3053_n_12),
	.A(sram_rd_data[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1591 (
	.Y(n_11),
	.A(FE_PHN1177_sram_rd_data_10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1592 (
	.Y(n_10),
	.A(FE_PHN1178_sram_rd_data_8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1593 (
	.Y(n_9),
	.A(FE_PHN2960_sram_rd_data_1), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1594 (
	.Y(n_8),
	.A(sram_rd_data[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1595 (
	.Y(n_7),
	.A(FE_PHN2079_sram_rd_data_2), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1596 (
	.Y(FE_PHN2956_n_6),
	.A(sram_rd_data[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1597 (
	.Y(n_5),
	.A(FE_PHN1190_sram_rd_data_9), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1598 (
	.Y(n_4),
	.A(FE_PHN2078_sram_rd_data_6), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1599 (
	.Y(n_3),
	.A(FE_PHN1187_sram_rd_data_5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_SL g1600 (
	.Y(n_2),
	.A(FE_PHN3058_sram_rd_data_0), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1601 (
	.Y(n_1),
	.A(sram_rd_data[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVx1_ASAP7_75t_L g1602 (
	.Y(n_0),
	.A(FE_PHN2075_sram_rd_data_11), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell (
	.L(logic_0_1_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell1 (
	.L(logic_0_2_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell2 (
	.L(logic_0_3_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell3 (
	.L(logic_0_4_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell4 (
	.L(logic_0_5_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell5 (
	.L(logic_0_6_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell6 (
	.L(logic_0_7_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell7 (
	.L(logic_0_8_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell8 (
	.L(logic_0_9_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell9 (
	.L(logic_0_10_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell10 (
	.L(logic_0_11_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell11 (
	.L(logic_0_12_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell12 (
	.L(logic_0_13_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell13 (
	.L(logic_0_14_net), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell65 (
	.L(arc_L1_x0v1e[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell66 (
	.L(arc_L1_x0v1e[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell67 (
	.L(arc_L1_x0v1e[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell68 (
	.L(arc_L1_x0v1e[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell69 (
	.L(arc_L1_x0v1e[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell70 (
	.L(arc_L1_x0v1e[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell71 (
	.L(arc_L1_x0v1e[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell72 (
	.L(arc_L1_x0v1e[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell73 (
	.L(arc_L1_x0v1e[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell74 (
	.L(arc_L1_x0v1e[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell75 (
	.L(arc_L1_x0v1e[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell76 (
	.L(arc_L1_x0v1e[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell77 (
	.L(arc_L1_x0v1e[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell78 (
	.L(arc_L1_x0v1e[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell79 (
	.L(arc_L1_x0v1e[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell80 (
	.L(arc_L1_x0v1e[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell81 (
	.L(arc_L1_x0v1e[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell82 (
	.L(arc_L1_x0v1e[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell83 (
	.L(arc_L1_x0v1w[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell84 (
	.L(arc_L1_x0v1w[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell85 (
	.L(arc_L1_x0v1w[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell86 (
	.L(arc_L1_x0v1w[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell87 (
	.L(arc_L1_x0v1w[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell88 (
	.L(arc_L1_x0v1w[16]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell89 (
	.L(arc_L1_x0v1w[17]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell90 (
	.L(arc_L1_x0v1w[18]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell91 (
	.L(arc_L1_x0v1w[19]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell92 (
	.L(arc_L1_x0v1w[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell93 (
	.L(arc_L1_x0v1w[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell94 (
	.L(arc_L1_x0v1w[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell95 (
	.L(arc_L1_x0v1w[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell96 (
	.L(arc_L1_x0v1w[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell97 (
	.L(arc_L1_x0v1w[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell98 (
	.L(arc_L1_x0v1w[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell99 (
	.L(arc_L1_x0v1w[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOx1_ASAP7_75t_SL tie_0_cell100 (
	.L(arc_L1_x0v1w[9]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

