Generated by Fabric Compiler (version 2019.1-patch11 build 44256) at Wed Oct 23 12:52:00 2019
Application path: C:/pango/PDS_2019.1-patch11/bin/pds.exe
Compiling architecture definition.
Analyzing project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds'.
W: Public 1013: In project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds', entry 'cmd_translate' is obsolete. Please re-generate the project file.
W: Public 1013: In project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds', entry 'cmd_report_post_trs_timing' is obsolete. Please re-generate the project file.
Compiling architecture definition.
Analyzing project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds'.
Compiling verification operator library.
Compiling technology operator (valence) library.
Loading technology operator library.
Compiling technology operator library.
I: Compiling user design files......
I: Compile user design files successfully.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc(line number: 239)] | Input or inout resetn is not allowed in share pin loc.
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10}
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10} successfully.
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10 successfully.
Executing : create_generated_clock -name pclk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout1 -multiply_by 0
E: CommandTiming 0042: The value of option "-multiply_by" must greater than 0.
E: Flow 0110: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc(line number: 7)] Failed to import constraint.
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2 successfully.
Open UCE successfully.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin E4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 253)] | Package pin E4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin E3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 261)] | Package pin E3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin K7.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 277)] | Package pin K7 can not be placed.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 306)] VCCIO value in the same BANK should be the same.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 313)] VCCIO value in the same BANK should be the same.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 320)] VCCIO value in the same BANK should be the same.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin J4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 347)] | Package pin J4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin H4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 375)] | Package pin H4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 403)] | Package pin T3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin R3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 410)] | Package pin R3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin N3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 431)] | Package pin N3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T5.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 115)] | Package pin T5 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin R5.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 125)] | Package pin R5 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T7.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 155)] | Package pin T7 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin L3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 225)] | Package pin L3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin K3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 466)] | Package pin K3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin F10.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 501)] | Package pin F10 can not be placed.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 233)] | Input or inout pll_refclk_in is not allowed in share pin loc.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 239)] | Input or inout resetn is not allowed in share pin loc.
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10}
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10} successfully.
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10 successfully.
Executing : create_generated_clock -name pclk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout1 -multiply_by 0
E: CommandTiming 0042: The value of option "-multiply_by" must greater than 0.
E: Flow 0110: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 7)] Failed to import constraint.
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2 successfully.
Compiling architecture definition.
Analyzing project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds'.
Compiling verification operator library.
Compiling technology operator (valence) library.
Loading technology operator library.
Compiling technology operator library.
I: Compiling user design files......
I: Compile user design files successfully.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin E4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 253)] | Package pin E4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin E3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 261)] | Package pin E3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin K7.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 277)] | Package pin K7 can not be placed.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 306)] VCCIO value in the same BANK should be the same.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 313)] VCCIO value in the same BANK should be the same.
E: ConstraintEditor 0003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 320)] VCCIO value in the same BANK should be the same.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin J4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 347)] | Package pin J4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin H4.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 375)] | Package pin H4 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 403)] | Package pin T3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin R3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 410)] | Package pin R3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin N3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 431)] | Package pin N3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T5.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 115)] | Package pin T5 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin R5.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 125)] | Package pin R5 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin T7.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 155)] | Package pin T7 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin L3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 225)] | Package pin L3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin K3.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 466)] | Package pin K3 can not be placed.
E: Adm 0187: Cannot find package pin symbol instance that mapping the package pin F10.
E: UserConstraintEditor 0008: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 501)] | Package pin F10 can not be placed.
E: ConstraintEditor 0039: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 20)] Implement of u_pll_e1 is not match with device.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 233)] | Input or inout pll_refclk_in is not allowed in share pin loc.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 239)] | Input or inout resetn is not allowed in share pin loc.
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10}
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10} successfully.
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10 successfully.
Executing : create_generated_clock -name pclk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout1 -multiply_by 0
E: CommandTiming 0042: The value of option "-multiply_by" must greater than 0.
E: Flow 0110: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_256_left.fdc(line number: 7)] Failed to import constraint.
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2 successfully.
Open UCE successfully.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
W: UserConstraintEditor 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc(line number: 239)] | Input or inout resetn is not allowed in share pin loc.
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10}
Executing : create_clock -name pll_refclk_in p:pll_refclk_in -period 20 -waveform {0 10} successfully.
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10
Executing : create_generated_clock -name phy_clk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout0 -multiply_by 10 successfully.
Executing : create_generated_clock -name pclk -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout1 -multiply_by 0
E: CommandTiming 0042: The value of option "-multiply_by" must greater than 0.
E: Flow 0110: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc(line number: 7)] Failed to import constraint.
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2
Executing : create_generated_clock -name axi_clk0 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout2 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2
Executing : create_generated_clock -name axi_clk1 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout3 -multiply_by 2 successfully.
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2
Executing : create_generated_clock -name axi_clk2 -source p:pll_refclk_in t:u_ipsl_hmemc_top.u_pll_50_400.clkout4 -multiply_by 2 successfully.
Save Logic Constraint in file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc success!


Process "Synthesize" started.
Current time: Wed Oct 23 13:13:50 2019
Compiling architecture definition.
Analyzing project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds'.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
W: FabFlow 1056: There are 481 warnings found in log file: C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow 1001: @W: CG1337 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_main_ctrl.v":88:7:88:17|Net prbs_clk_en is not declared.
W: Flow 1001: @W: CG1337 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":260:7:260:9|Net err is not declared.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bits 7 to 4 of axi_awlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":61:24:61:31|Removing wire rd_data4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":62:24:62:31|Removing wire rd_data5, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":63:24:63:31|Removing wire rd_data6, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":64:24:64:31|Removing wire rd_data7, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":70:13:70:22|Removing wire addr_4_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":71:13:71:22|Removing wire addr_5_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":72:13:72:22|Removing wire addr_6_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":73:13:73:22|Removing wire addr_7_mux, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 7 to 4 of axi_arid[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 7 to 4 of axi_arlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 31 to 28 of axi_araddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bit 0 of axi_araddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
W: Flow 1001: @W: CG133 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":596:38:596:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":597:38:597:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":598:38:598:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":599:38:599:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":600:38:600:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":601:38:601:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":602:38:602:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":603:38:603:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":605:38:605:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":606:38:606:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":607:38:607:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":608:38:608:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":609:38:609:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":610:38:610:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":615:38:615:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":616:38:616:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":617:38:617:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":618:38:618:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":619:38:619:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":620:38:620:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":621:38:621:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":622:38:622:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":624:38:624:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":625:38:625:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":631:38:631:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":638:38:638:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":690:38:690:38|Input aclk_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":691:38:691:38|Input awid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":692:38:692:38|Input awaddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":693:38:693:38|Input awlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":694:38:694:38|Input awsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":695:38:695:38|Input awburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":696:38:696:38|Input awlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":697:38:697:38|Input awvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":699:38:699:38|Input awurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":700:38:700:38|Input awpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":701:38:701:38|Input wdata_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":702:38:702:38|Input wstrb_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":703:38:703:38|Input wlast_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":704:38:704:38|Input wvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":709:38:709:38|Input bready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":710:38:710:38|Input arid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":711:38:711:38|Input araddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":712:38:712:38|Input arlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":713:38:713:38|Input arsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":714:38:714:38|Input arburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":715:38:715:38|Input arlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":716:38:716:38|Input arvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":718:38:718:38|Input arurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":719:38:719:38|Input arpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":725:38:725:38|Input rready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":733:38:733:38|Input csysreq_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":783:38:783:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":784:38:784:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":785:38:785:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":786:38:786:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":788:38:788:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":241:23:241:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":243:23:243:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":52:13:52:49|Removing wire ddrphy_dbg, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":98:22:98:32|Removing wire axi_csysreq, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":99:22:99:32|Removing wire axi_csysack, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":100:22:100:32|Removing wire axi_cactive, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":102:22:102:29|Removing wire pll_pclk, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Optimizing register bit cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Optimizing register bit cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Pruning register bits 26 to 25 of cnt[26:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL246 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
W: Flow 1001: @W: CL247 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bits 31 to 29 of axi_awaddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bit 0 of axi_awaddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 31 to 29 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 1 to 0 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: MT686 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":8:0:8:0|No path from master pin (-source) to source of clock phy_clk 
W: Flow 1001: @W: MT548 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":9:0:9:0|Source for clock axi_clk0 not found in netlist.
W: Flow 1001: @W: MT686 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":10:0:10:0|No path from master pin (-source) to source of clock axi_clk1 
W: Flow 1001: @W: MT548 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":11:0:11:0|Source for clock axi_clk2 not found in netlist.
W: Flow 1001: @W: MT531 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 148 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify_cck.rpt" .
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[7] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[6] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[5] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[4] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[3] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[2] because it is equivalent to instance u_test_rd_ctrl.axi_araddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_l[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_h[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_l because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_h. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[2] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[3] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[4] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[5] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[7] because it is equivalent to instance u_test_wr_ctrl.cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[8] because it is equivalent to instance u_test_wr_ctrl.cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[10] because it is equivalent to instance u_test_wr_ctrl.cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[12] because it is equivalent to instance u_test_wr_ctrl.cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[13] because it is equivalent to instance u_test_wr_ctrl.cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[14] because it is equivalent to instance u_test_wr_ctrl.cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[19] because it is equivalent to instance u_test_wr_ctrl.cnt[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[0] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[1] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[2] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[3] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[4] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[5] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[6] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[7] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[8] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[9] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[10] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[11] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[12] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[13] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[14] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[15] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_0[0] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_1[0] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_0[1] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_1[1] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_0[2] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_0[3] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1_0[0] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1_0[1] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1_0[2] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1_0[3] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0_0[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[3] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[3] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[3] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[3] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[4] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[4] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[4] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[4] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[5] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[5] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[5] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[5] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_0[0] because it is equivalent to instance u_test_wr_ctrl.cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[6] because it is equivalent to instance u_test_wr_ctrl.cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: FX553 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
W: Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
Synthesize completed successfully.
Action synthesize: Real time elapsed is 75.000 sec
Action synthesize: CPU time elapsed is 3.641 sec
Current time: Wed Oct 23 13:15:04 2019
Action synthesize: Peak memory pool usage is 149,245,952 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Oct 23 13:15:04 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/testparam.txt cannot open.
Reading design from translate DB.
Compiling file "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm"
W: CompilerVer 1003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm(line number: 86)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port aclk_0 have no connected net.
W: CompilerVer 1007: Port awlock_0 have no connected net.
W: CompilerVer 1007: Port awvalid_0 have no connected net.
W: CompilerVer 1007: Port awurgent_0 have no connected net.
W: CompilerVer 1007: Port awpoison_0 have no connected net.
W: CompilerVer 1007: Port wlast_0 have no connected net.
W: CompilerVer 1007: Port wvalid_0 have no connected net.
W: CompilerVer 1007: Port bready_0 have no connected net.
W: CompilerVer 1007: Port arlock_0 have no connected net.
W: CompilerVer 1007: Port arvalid_0 have no connected net.
W: CompilerVer 1007: Port arpoison_0 have no connected net.
W: CompilerVer 1007: Port rready_0 have no connected net.
W: CompilerVer 1007: Port arurgent_0 have no connected net.
W: CompilerVer 1007: Port aclk_2 have no connected net.
W: CompilerVer 1007: Port awlock_2 have no connected net.
W: CompilerVer 1007: Port awvalid_2 have no connected net.
W: CompilerVer 1007: Port awurgent_2 have no connected net.
W: CompilerVer 1007: Port awpoison_2 have no connected net.
W: CompilerVer 1007: Port wlast_2 have no connected net.
W: CompilerVer 1007: Port wvalid_2 have no connected net.
W: CompilerVer 1007: Port bready_2 have no connected net.
W: CompilerVer 1007: Port arlock_2 have no connected net.
W: CompilerVer 1007: Port arvalid_2 have no connected net.
W: CompilerVer 1007: Port arpoison_2 have no connected net.
W: CompilerVer 1007: Port rready_2 have no connected net.
W: CompilerVer 1007: Port arurgent_2 have no connected net.
W: CompilerVer 1007: Port csysreq_0 have no connected net.
W: CompilerVer 1007: Port csysreq_2 have no connected net.
Elaborating design 'ipsl_hmemc_top_test'.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TEST_PATTERN2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TEST_PATTERN3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'T200US' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR0_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR1_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR2_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR3_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'EMR1_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'EMR2_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'EMR3_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'EMR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TMRD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TMOD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TZQINIT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TXPR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TRP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TRFC' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_EN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'DDR_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'DATA_WIDTH' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'DQS_GATE_MODE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WRDATA_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'CTRL_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_MAX_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_MAX_CHECK' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MAN_WRLVL_DQS_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MAN_WRLVL_DQS_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_READ_CLK_CTRL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_SLIP_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_SLIP_STEP_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'FORCE_READ_CLK_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'FORCE_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'STOP_WITH_ERROR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'DQGT_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WRITE_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'RDEL_ADJ_MAX_RANG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'MIN_DQSI_WIN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_SAMP_POSITION' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'FORCE_SAMP_POSITION_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'FORCE_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'RDEL_RD_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'T400NS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'T_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'REF_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'APB_VLD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TEST_PATTERN1' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TRAIN_RST_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'TXS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WL_SETTING' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'WCLK_DEL_SEL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_WRLVL_STEP_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:17054)] Attribute 'INIT_WRLVL_STEP_H' is not supported. It's ignored.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name pll_refclk_in [get_ports pll_refclk_in]
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name pll_refclk_in [get_ports pll_refclk_in] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q] successfully.
Executing : get_clocks pll_refclk_in
Executing : get_clocks pll_refclk_in successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name phy_clk -multiply_by 10 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0]
Executing : create_generated_clock -name phy_clk -multiply_by 10 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0] successfully.
Executing : get_clocks pll_refclk_in
Executing : get_clocks pll_refclk_in successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name axi_clk1 -multiply_by 2 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3]
Executing : create_generated_clock -name axi_clk1 -multiply_by 2 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3] successfully.
Executing : get_clocks pll_50_400|clkout1_inferred_clock
Executing : get_clocks pll_50_400|clkout1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}]
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}]
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}]
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}]
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}]
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}]
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}]
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}]
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}]
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}]
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}]
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}]
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}]
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}]
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}]
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}]
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}]
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}]
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}]
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}]
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}]
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}]
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}]
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}]
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}]
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}]
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}]
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}]
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}]
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}]
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}]
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}]
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}]
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}]
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}]
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}]
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}]
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}]
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}]
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}]
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}]
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}]
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}]
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}]
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}]
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}] successfully.
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock] successfully.
Design 'ipsl_hmemc_top_test' has been translated successfully.
Flattening design 'ipsl_hmemc_top_test'
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351537

Device mapping started.
Optimizing circuit logic.
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/addr_3_mux_cry_1 (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/cnt_len_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/execute_rd_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/axi_awid_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/data_3_cry_1_0 (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/execute_wr_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant input(s) of u_test_rd_ctrl/cnt_len_cry[0] have been optimized for routing.
I: Removed inst u_test_wr_ctrl/axi_wdata[33] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[48] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[49] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[34] that is redundant to u_test_wr_ctrl/axi_wdata[18] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[50] that is redundant to u_test_wr_ctrl/axi_wdata[18] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[35] that is redundant to u_test_wr_ctrl/axi_wdata[19] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[51] that is redundant to u_test_wr_ctrl/axi_wdata[19] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[36] that is redundant to u_test_wr_ctrl/axi_wdata[20] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[52] that is redundant to u_test_wr_ctrl/axi_wdata[20] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[37] that is redundant to u_test_wr_ctrl/axi_wdata[21] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[53] that is redundant to u_test_wr_ctrl/axi_wdata[21] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[38] that is redundant to u_test_wr_ctrl/axi_wdata[22] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[54] that is redundant to u_test_wr_ctrl/axi_wdata[22] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[39] that is redundant to u_test_wr_ctrl/axi_wdata[23] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[55] that is redundant to u_test_wr_ctrl/axi_wdata[23] (type GTP_DFF_C)
Checking design netlist.
Processing tech operator.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/pll_phy_clk should be ignored.
The name "clkbufg_2756"(GTP_CLKBUFG) of instance has been inserted on the net of "u_ipsl_hmemc_top/pll_pclk" in design.
The name "clkbufg_2757"(GTP_CLKBUFG) of instance has been inserted on the net of "axi_clk[0]" in design.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/ddrc_core_clk should be ignored.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.312500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 416      | 26304         | 2                   
| LUT                   | 832      | 17536         | 5                   
| Distributed RAM       | 0        | 1110          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 61       | 240           | 26                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 1        | 2             | 50                  
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ipsl_hmemc_top_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
Action dev_map: Real time elapsed is 7.000 sec
Action dev_map: CPU time elapsed is 4.641 sec
Current time: Wed Oct 23 13:15:10 2019
Action dev_map: Peak memory pool usage is 183,435,264 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Oct 23 13:15:11 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : apply_constraint -f C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port clk_led -LOC A3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port clk_led -LOC A3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port ddr_init_done -LOC B2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port ddr_init_done -LOC B2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port ddrphy_rst_done -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port ddrphy_rst_done -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port err_flag -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port err_flag -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pll_lock -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port pll_lock -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pll_refclk_in -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER UNUSED
Executing : def_port pll_refclk_in -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER UNUSED successfully.
Executing : def_port resetn -LOC B3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf(line number: 63)] Shared pin loc can not be used for input or inout port resetn.
Executing : def_port resetn -LOC B3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298


Placement started.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2756/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_2757/gopclkbufg to USCM_74_105.
Pre global placement takes 2.41 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 220.
	1 iterations finished.
	Final slack 220.
Super clustering done.
Design Utilization : 5%.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Global placement takes 0.86 sec.
Wirelength after global placement is 20170.
Placed fixed group with base inst clk_led_obuf/opit_1 on IOL_7_285.
Placed fixed instance clkbufg_2756/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_2757/gopclkbufg on USCM_74_105.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_7_282.
Placed fixed group with base inst ddrphy_rst_done_obuf/opit_1 on IOL_7_281.
Placed fixed group with base inst err_flag_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst pll_lock_obuf/opit_1 on IOL_7_290.
Placed fixed group with base inst pll_refclk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst resetn_ibuf/opit_1 on IOL_7_286.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance it_0 on BKCL_2_268.
Placed fixed instance it_1 on BKCL_2_144.
Placed fixed instance it_2 on BKCL_2_20.
Placed fixed instance it_3 on BKCL_154_20.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.00 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 220.
	1 iterations finished.
	Final slack 220.
Super clustering done.
Design Utilization : 5%.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after post global placement is 20298.
Post global placement takes 0.86 sec.
Wirelength after legalization is 20945.
Legalization takes 0.09 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after replication placement is 20945.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Legalized cost 1420.000000.
Wirelength after detailed placement is 20945.
Timing-driven detailed placement takes 1.02 sec.
Placement done.
Total placement takes 5.59 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Building routing graph takes 0.91 sec.
Worst slack is 1420.
Processing design graph takes 4.92 sec.
Total memory for routing:
	58.739025 M.
Total nets for routing : 1942.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.02 sec.
Unrouted nets 191 at the end of iteration 0.
Unrouted nets 113 at the end of iteration 1.
Unrouted nets 79 at the end of iteration 2.
Unrouted nets 62 at the end of iteration 3.
Unrouted nets 37 at the end of iteration 4.
Unrouted nets 30 at the end of iteration 5.
Unrouted nets 13 at the end of iteration 6.
Unrouted nets 16 at the end of iteration 7.
Unrouted nets 9 at the end of iteration 8.
Unrouted nets 7 at the end of iteration 9.
Unrouted nets 4 at the end of iteration 10.
Unrouted nets 3 at the end of iteration 11.
Unrouted nets 3 at the end of iteration 12.
Unrouted nets 0 at the end of iteration 13.
Global Routing step 2 takes 0.83 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.08 sec.
Global routing takes 0.94 sec.
Total 1984 subnets.
    forward max bucket size 184 , backward 256.
        Unrouted nets 561 at the end of iteration 0.
    forward max bucket size 444 , backward 295.
        Unrouted nets 396 at the end of iteration 1.
    forward max bucket size 1201 , backward 281.
        Unrouted nets 337 at the end of iteration 2.
    forward max bucket size 960 , backward 325.
        Unrouted nets 238 at the end of iteration 3.
    forward max bucket size 1453 , backward 127.
        Unrouted nets 163 at the end of iteration 4.
    forward max bucket size 861 , backward 95.
        Unrouted nets 112 at the end of iteration 5.
    forward max bucket size 651 , backward 102.
        Unrouted nets 83 at the end of iteration 6.
    forward max bucket size 661 , backward 70.
        Unrouted nets 41 at the end of iteration 7.
    forward max bucket size 669 , backward 76.
        Unrouted nets 14 at the end of iteration 8.
    forward max bucket size 781 , backward 89.
        Unrouted nets 8 at the end of iteration 9.
    forward max bucket size 704 , backward 49.
        Unrouted nets 5 at the end of iteration 10.
    forward max bucket size 504 , backward 73.
        Unrouted nets 5 at the end of iteration 11.
    forward max bucket size 592 , backward 62.
        Unrouted nets 4 at the end of iteration 12.
    forward max bucket size 47 , backward 68.
        Unrouted nets 6 at the end of iteration 13.
    forward max bucket size 27 , backward 29.
        Unrouted nets 3 at the end of iteration 14.
    forward max bucket size 132 , backward 62.
        Unrouted nets 3 at the end of iteration 15.
    forward max bucket size 27 , backward 29.
        Unrouted nets 0 at the end of iteration 16.
Detailed routing takes 2.33 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route 2001: Insert route through in IOCKGATE_6_180.
I: Route 2001: Insert route through in RCKB_7_60.
    Annotate routing result again.
Finish routing takes 0.55 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 9.98 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of APMMUX            | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CKEB              | 0        | 100           | 0                   
| Use of CKEBMUX           | 0        | 6             | 0                   
| Use of CLMA              | 237      | 3274          | 7                   
|   FF                     | 319      | 19644         | 2                   
|   LUT                    | 682      | 13096         | 5                   
|   LUT-FF pairs           | 183      | 13096         | 1                   
| Use of CLMS              | 61       | 1110          | 5                   
|   FF                     | 97       | 6660          | 1                   
|   LUT                    | 170      | 4440          | 4                   
|   LUT-FF pairs           | 74       | 4440          | 2                   
|   Distributed RAM        | 0        | 1110          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLLMUX            | 0        | 6             | 0                   
| Use of DQSLMUX           | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of G2RCKMUX          | 0        | 12            | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of HMEMCMUX_DLL      | 0        | 2             | 0                   
| Use of HMEMCMUX_DQS      | 0        | 10            | 0                   
| Use of HMEMCMUX_IOL      | 0        | 60            | 0                   
| Use of HMEMCMUX_SRB      | 0        | 60            | 0                   
| Use of IO                | 61       | 240           | 25                  
|   IOBD                   | 32       | 120           | 27                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 29       | 114           | 25                  
|   DLL                    | 2        | 6             | 33                  
|   DQSL                   | 5        | 18            | 28                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKDLYMUX        | 0        | 24            | 0                   
| Use of IOCKGATE          | 3        | 12            | 25                  
| Use of IOCKGMUX          | 0        | 12            | 0                   
| Use of IOCKGMUX_OUT      | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 61       | 240           | 25                  
| Use of IOLMUX            | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PLLMUX            | 0        | 6             | 0                   
| Use of PREGMUX           | 0        | 6             | 0                   
| Use of PREGMUX_OUT       | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 1        | 24            | 4                   
| Use of RCKBMUX           | 0        | 12            | 0                   
| Use of RCKBMUX_OUT       | 0        | 12            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of SRB               | 0        | 2745          | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX           | 0        | 20            | 0                   
| Use of USCMMUX_OUT       | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX           | 0        | 12            | 0                   
| Use of VCKBMUX_OUT       | 0        | 12            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:16s)
Design 'ipsl_hmemc_top_test' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 22.000 sec
Action pnr: CPU time elapsed is 20.188 sec
Current time: Wed Oct 23 13:15:32 2019
Action pnr: Peak memory pool usage is 424,796,160 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:16s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Oct 23 13:15:33 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1103: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'clk_led' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'err_flag' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'resetn' is not constrained, it is treated as combinational input.
Detailed Timing Report:


Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
pll_refclk_in                 20.000                   {0 10}           Declared                   0
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 110
ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
phy_clk                        2.000                    {0 1}          Generated                  21
axi_clk1                      10.000                    {0 5}          Generated                 268
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_1            asynchronous                  ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
Inferred_clkgroup_2            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_3            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_4            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_5            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_6            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_7            asynchronous                 ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
Inferred_clkgroup_8            asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_9            asynchronous              ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_10           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_11           asynchronous                   ipsl_phy_io_Z3|dqs_90_0_inferred_clock
Inferred_clkgroup_12           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_13           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_14           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_15           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_17           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
Inferred_clkgroup_18           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_19           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_20           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_21           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_22           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_23           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_24           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_25           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_26           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_27           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_29           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_31           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_33           asynchronous                   ipsl_phy_io_Z3|dqs_90_1_inferred_clock
Inferred_clkgroup_34           asynchronous                 ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
Inferred_clkgroup_35           asynchronous              ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_36           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_37           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_39           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_41           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_42           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_46           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_47           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_48           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_49           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_50           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_51           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_52           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_54           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_56           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_60           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_62           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_63           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_64           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_65           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_66           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_67           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     131.510 MHz       1000.000          7.604        992.396
phy_clk                     500.000 MHz    1782.531 MHz          2.000          0.561          1.439
axi_clk1                    100.000 MHz     162.840 MHz         10.000          6.141          3.859
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_89/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMS_86_89/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       0.513       3.012        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_82_97/Y0                     td                     0.306       3.318 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.260       3.578        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMA_82_97/Y1                     td                     0.158       3.736 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        0.879       4.615        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_58_85/Y0                     td                     0.306       4.921 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop/Z
                                  net (fanout=1)         1.717       6.638        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    6.638        Logic Levels: 4   
                                                                                  Logic: 1.017ns(23.187%), Route: 3.369ns(76.813%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -6.638                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[5]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_89/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMS_86_89/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       0.784       3.283        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_94_68/Y1                     td                     0.430       3.713 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_266_35_1/gateop_perm/Z
                                  net (fanout=1)         0.415       4.128        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_266_35/n3
CLMA_90_69/Y2                     td                     0.218       4.346 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_266_35/gateop_perm/Z
                                  net (fanout=1)         0.414       4.760        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_266_35_Z
CLMA_94_68/Y0                     td                     0.216       4.976 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_235mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.446       5.422        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [38]
CLMA_90_77/Y0                     td                     0.163       5.585 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[5]/gateop_perm/Z
                                  net (fanout=1)         2.177       7.762        u_ipsl_hmemc_top/ddrc_paddr [5]
HMEMC_16_1/SRB_IOL4_TX_DATA[2]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[5]

Data arrival time                                                    7.762        Logic Levels: 5   
                                                                                  Logic: 1.274ns(23.122%), Route: 4.236ns(76.878%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.873    1000.379                          

Data required time                                                1000.379                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.379                          
Data arrival time                                                   -7.762                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.617                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_86_89/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/CLK
CLMS_86_89/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[0]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=110)       0.781       3.280        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [0]
CLMA_106_93/Y6AB                  td                     0.425       3.705 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_29_37/LUT6_inst_perm/Z
                                  net (fanout=1)         0.585       4.290        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_29_37_Z
CLMA_106_92/Y0                    td                     0.163       4.453 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/data_237mux_iv[0]/gateop_perm/Z
                                  net (fanout=1)         0.283       4.736        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/data_2 [40]
CLMA_102_88/Y0                    td                     0.163       4.899 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[7]/gateop_perm/Z
                                  net (fanout=1)         2.598       7.497        u_ipsl_hmemc_top/ddrc_paddr [7]
HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]

Data arrival time                                                    7.497        Logic Levels: 4   
                                                                                  Logic: 0.998ns(19.028%), Route: 4.247ns(80.972%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.033    1000.219                          

Data required time                                                1000.219                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.219                          
Data arrival time                                                   -7.497                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.722                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/CLK
CLMA_38_172/Q2                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[0]/opit_0_inv/Q
                                  net (fanout=3)         0.151       2.651        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [0]
CLMS_38_173/M2                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/D

Data arrival time                                                    2.651        Logic Levels: 1   
                                                                                  Logic: 0.248ns(62.155%), Route: 0.151ns(37.845%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.651                          
----------------------------------------------------------------------------------------------------
Slack (VIOLATED)                                                    -0.002                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/CLK
CLMS_38_173/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[7]/opit_0_inv/Q
                                  net (fanout=3)         0.233       2.733        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [7]
CLMS_38_177/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/D

Data arrival time                                                    2.733        Logic Levels: 1   
                                                                                  Logic: 0.248ns(51.559%), Route: 0.233ns(48.441%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_177/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[7]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.733                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.080                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_66_93/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
CLMS_66_93/Q0                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/Q
                                  net (fanout=5)         0.286       2.786        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/n0
CLMS_66_85/M2                                                              f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/D

Data arrival time                                                    2.786        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.442%), Route: 0.286ns(53.558%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_66_85/CLK                                                       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.786                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_69/CLK                                           0.000       2.252 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
CLMS_46_69/Q0                     tco                    0.247       2.499 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=4)         1.326       3.825        axi_arvalid       
HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1

Data arrival time                                                    3.825        Logic Levels: 1   
                                                                                  Logic: 0.247ns(15.702%), Route: 1.326ns(84.298%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                        12.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.568       7.684                          

Data required time                                                   7.684                          
----------------------------------------------------------------------------------------------------
Data required time                                                   7.684                          
Data arrival time                                                   -3.825                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          3.859                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[0]   tco                    0.988       3.240 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWREADY_1
                                  net (fanout=1)         1.058       4.298        axi_awready       
CLMA_30_88/Y0                     td                     0.216       4.514 r      u_test_wr_ctrl/axi_awaddr7/gateop_perm/Z
                                  net (fanout=6)         0.679       5.193        u_test_wr_ctrl/N_54_i/n1
CLMS_38_85/Y1                     td                     0.158       5.351 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         0.640       5.991        u_test_wr_ctrl/axi_awaddr_7_0_cry_6/n2
                                                         0.417       6.408 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cin/gateop_A2/Cout
                                                         0.000       6.408        u_test_wr_ctrl/axi_awaddr_7_0_cry_6_Z
CLMA_30_73/COUT                   td                     0.065       6.473 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_7/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.473        u_test_wr_ctrl/axi_awaddr_7_0_cry_8_Z
                                                         0.065       6.538 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_9/gateop_A2/Cout
                                                         0.000       6.538        u_test_wr_ctrl/axi_awaddr_7_0_cry_10_Z
CLMA_30_77/COUT                   td                     0.065       6.603 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_11/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.603        u_test_wr_ctrl/axi_awaddr_7_0_cry_12_Z
                                                         0.065       6.668 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_13/gateop_A2/Cout
                                                         0.000       6.668        u_test_wr_ctrl/axi_awaddr_7_0_cry_14_Z
CLMA_30_81/COUT                   td                     0.065       6.733 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_15/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.733        u_test_wr_ctrl/axi_awaddr_7_0_cry_16_Z
                                                         0.065       6.798 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_17/gateop_A2/Cout
                                                         0.000       6.798        u_test_wr_ctrl/axi_awaddr_7_0_cry_18_Z
CLMA_30_85/COUT                   td                     0.065       6.863 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_19/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.863        u_test_wr_ctrl/axi_awaddr_7_0_cry_20_Z
                                                         0.065       6.928 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_21/gateop_A2/Cout
                                                         0.000       6.928        u_test_wr_ctrl/axi_awaddr_7_0_cry_22_Z
CLMA_30_89/COUT                   td                     0.065       6.993 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_23/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.993        u_test_wr_ctrl/axi_awaddr_7_0_cry_24_Z
                                                         0.065       7.058 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_25/gateop_A2/Cout
                                                         0.000       7.058        u_test_wr_ctrl/axi_awaddr_7_0_s_27/n6
CLMA_30_93/Y2                     td                     0.197       7.255 r      u_test_wr_ctrl/axi_awaddr_7_0_s_27/gateop/Y
                                  net (fanout=1)         0.638       7.893        u_test_wr_ctrl/axi_awaddr_7[27]/n2
CLMA_38_88/B4                                                              r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                    7.893        Logic Levels: 9   
                                                                                  Logic: 2.626ns(46.552%), Route: 3.015ns(53.448%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

CLMA_38_88/CLK                                                      12.252 r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.123      12.129                          

Data required time                                                  12.129                          
----------------------------------------------------------------------------------------------------
Data required time                                                  12.129                          
Data arrival time                                                   -7.893                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.236                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_test_wr_ctrl/axi_awaddr_1[23]/opit_0_inv_L5Q_perm/L0
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[0]   tco                    0.988       3.240 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWREADY_1
                                  net (fanout=1)         1.058       4.298        axi_awready       
CLMA_30_88/Y0                     td                     0.216       4.514 r      u_test_wr_ctrl/axi_awaddr7/gateop_perm/Z
                                  net (fanout=6)         0.679       5.193        u_test_wr_ctrl/N_54_i/n1
CLMS_38_85/Y1                     td                     0.158       5.351 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         0.640       5.991        u_test_wr_ctrl/axi_awaddr_7_0_cry_6/n2
                                                         0.417       6.408 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cin/gateop_A2/Cout
                                                         0.000       6.408        u_test_wr_ctrl/axi_awaddr_7_0_cry_6_Z
CLMA_30_73/COUT                   td                     0.065       6.473 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_7/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.473        u_test_wr_ctrl/axi_awaddr_7_0_cry_8_Z
                                                         0.065       6.538 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_9/gateop_A2/Cout
                                                         0.000       6.538        u_test_wr_ctrl/axi_awaddr_7_0_cry_10_Z
CLMA_30_77/COUT                   td                     0.065       6.603 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_11/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.603        u_test_wr_ctrl/axi_awaddr_7_0_cry_12_Z
                                                         0.065       6.668 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_13/gateop_A2/Cout
                                                         0.000       6.668        u_test_wr_ctrl/axi_awaddr_7_0_cry_14_Z
CLMA_30_81/COUT                   td                     0.065       6.733 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_15/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.733        u_test_wr_ctrl/axi_awaddr_7_0_cry_16_Z
                                                         0.065       6.798 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_17/gateop_A2/Cout
                                                         0.000       6.798        u_test_wr_ctrl/axi_awaddr_7_0_cry_18_Z
CLMA_30_85/COUT                   td                     0.065       6.863 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_19/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.863        u_test_wr_ctrl/axi_awaddr_7_0_cry_20_Z
CLMA_30_89/Y1                     td                     0.304       7.167 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_21/gateop_A2/Y1
                                  net (fanout=1)         0.636       7.803        u_test_wr_ctrl/axi_awaddr_7[22]/n3
CLMA_38_96/C0                                                              r      u_test_wr_ctrl/axi_awaddr_1[23]/opit_0_inv_L5Q_perm/L0

Data arrival time                                                    7.803        Logic Levels: 8   
                                                                                  Logic: 2.538ns(45.721%), Route: 3.013ns(54.279%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

CLMA_38_96/CLK                                                      12.252 r      u_test_wr_ctrl/axi_awaddr_1[23]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.194      12.058                          

Data required time                                                  12.058                          
----------------------------------------------------------------------------------------------------
Data required time                                                  12.058                          
Data arrival time                                                   -7.803                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[99]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[10]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_77/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[99]/opit_0_inv_L5Q_perm/CLK
CLMS_38_77/Q1                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[99]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.286       2.786        dsp_join_kb_2[9]  
CLMS_38_85/M1                                                              f      u_test_rd_ctrl/axi_araddr_1[10]/opit_0_inv/D

Data arrival time                                                    2.786        Logic Levels: 1   
                                                                                  Logic: 0.248ns(46.442%), Route: 0.286ns(53.558%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_85/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[10]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.786                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.133                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_73/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q_perm/CLK
CLMA_42_73/Q1                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.466       2.966        dsp_join_kb_2[17] 
CLMS_38_85/CD                                                              f      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D

Data arrival time                                                    2.966        Logic Levels: 1   
                                                                                  Logic: 0.248ns(34.734%), Route: 0.466ns(65.266%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_85/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.966                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.313                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[39]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_arid_1[2]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_65/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[39]/opit_0_inv_L5Q_perm/CLK
CLMA_30_65/Q2                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[39]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.556       3.056        random_axi_id[2]  
CLMS_26_85/M2                                                              f      u_test_rd_ctrl/axi_arid_1[2]/opit_0_inv/D

Data arrival time                                                    3.056        Logic Levels: 1   
                                                                                  Logic: 0.248ns(30.846%), Route: 0.556ns(69.154%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_26_85/CLK                                                       2.252 r      u_test_rd_ctrl/axi_arid_1[2]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -3.056                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.403                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        1.939       4.438        u_ipsl_hmemc_top/global_reset
CLMS_66_85/RSCO                   td                     0.153       4.591 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       4.591        n67               
CLMS_66_89/RSCO                   td                     0.103       4.694 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.694        n66               
CLMS_66_93/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/RS

Data arrival time                                                    4.694        Logic Levels: 3   
                                                                                  Logic: 0.503ns(20.598%), Route: 1.939ns(79.402%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_66_93/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.694                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        1.939       4.438        u_ipsl_hmemc_top/global_reset
CLMS_66_85/RSCO                   td                     0.153       4.591 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       4.591        n67               
CLMS_66_89/RSCO                   td                     0.103       4.694 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RSOUT
                                  net (fanout=2)         0.000       4.694        n66               
CLMS_66_93/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/RS

Data arrival time                                                    4.694        Logic Levels: 3   
                                                                                  Logic: 0.503ns(20.598%), Route: 1.939ns(79.402%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_66_93/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[4]/opit_0_inv_AQ/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.694                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        1.939       4.438        u_ipsl_hmemc_top/global_reset
CLMS_66_85/RSCO                   td                     0.153       4.591 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RSOUT
                                  net (fanout=2)         0.000       4.591        n67               
CLMS_66_89/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/RS

Data arrival time                                                    4.591        Logic Levels: 2   
                                                                                  Logic: 0.400ns(17.101%), Route: 1.939ns(82.899%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMS_66_89/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[3]/opit_0_inv_A2Q21/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.591                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        996.936                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        0.613       3.113        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.253 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       3.253        n71               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/RS

Data arrival time                                                    3.253        Logic Levels: 2   
                                                                                  Logic: 0.388ns(38.761%), Route: 0.613ns(61.239%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[3]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.253                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        0.613       3.113        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.253 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       3.253        n71               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/RS

Data arrival time                                                    3.253        Logic Levels: 2   
                                                                                  Logic: 0.388ns(38.761%), Route: 0.613ns(61.239%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.253                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_145/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_30_145/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=45)        0.613       3.113        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.253 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/last_dll_step[1]/opit_0_inv/RSOUT
                                  net (fanout=6)         0.000       3.253        n71               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/RS

Data arrival time                                                    3.253        Logic Levels: 2   
                                                                                  Logic: 0.388ns(38.761%), Route: 0.613ns(61.239%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[7]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.253                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.353                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_66_88/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
CLMA_66_88/Q0                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                  net (fanout=5)         2.763       5.263        ddr_init_done_c   
IOL_7_282/DO                      td                     0.122       5.385 f      ddr_init_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       5.385        ddr_init_done_obuf/ntO
IOBD_0_282/PAD                    td                     2.720       8.105 f      ddr_init_done_obuf/opit_0/O
                                  net (fanout=1)         0.083       8.188        nt_ddr_init_done  
B2                                                                         f      ddr_init_done (port)

Data arrival time                                                    8.188        Logic Levels: 3   
                                                                                  Logic: 3.090ns(52.055%), Route: 2.846ns(47.945%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_97/CLK                                           0.000       2.252 r      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
CLMA_30_97/Q2                     tco                    0.248       2.500 f      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         2.094       4.594        err_flag_c        
IOL_151_114/DO                    td                     0.122       4.716 f      err_flag_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.716        err_flag_obuf/ntO 
IOBD_152_114/PAD                  td                     2.720       7.436 f      err_flag_obuf/opit_0/O
                                  net (fanout=1)         0.161       7.597        nt_err_flag       
U10                                                                        f      err_flag (port)   

Data arrival time                                                    7.597        Logic Levels: 3   
                                                                                  Logic: 3.090ns(57.811%), Route: 2.255ns(42.189%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_144/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
CLMA_38_144/Q2                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                  net (fanout=1)         2.044       4.544        ddrphy_rst_done_c 
IOL_7_281/DO                      td                     0.122       4.666 f      ddrphy_rst_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.666        ddrphy_rst_done_obuf/ntO
IOBS_0_281/PAD                    td                     2.720       7.386 f      ddrphy_rst_done_obuf/opit_0/O
                                  net (fanout=1)         0.088       7.474        nt_ddrphy_rst_done
A2                                                                         f      ddrphy_rst_done (port)

Data arrival time                                                    7.474        Logic Levels: 3   
                                                                                  Logic: 3.090ns(59.173%), Route: 2.132ns(40.827%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 5.766 sec
Current time: Wed Oct 23 13:15:40 2019
Action report_timing: Peak memory pool usage is 273,489,920 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Oct 23 13:15:41 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.703125 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/generate_bitstream/ipsl_hmemc_top_test.sbit"
Generate programming file takes 8.062500 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 12.078 sec
Current time: Wed Oct 23 13:15:54 2019
Action gen_bit_stream: Peak memory pool usage is 322,076,672 bytes
Process "Generate Bitstream" done.
Process exit normally.
Compiling architecture definition.


Process "Synthesize" started.
Current time: Wed Oct 23 13:22:11 2019
Compiling architecture definition.
Analyzing project file 'C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr3.pds'.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
W: FabFlow 1056: There are 481 warnings found in log file: C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/synplify.log.And detail warnings are(note: only one line for each warning):
W: Flow 1001: @W: CG1337 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_main_ctrl.v":88:7:88:17|Net prbs_clk_en is not declared.
W: Flow 1001: @W: CG1337 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":260:7:260:9|Net err is not declared.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bits 7 to 4 of axi_awlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":61:24:61:31|Removing wire rd_data4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":62:24:62:31|Removing wire rd_data5, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":63:24:63:31|Removing wire rd_data6, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":64:24:64:31|Removing wire rd_data7, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":70:13:70:22|Removing wire addr_4_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":71:13:71:22|Removing wire addr_5_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":72:13:72:22|Removing wire addr_6_mux, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":73:13:73:22|Removing wire addr_7_mux, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_araddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arid[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Optimizing register bit axi_arlen[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 7 to 4 of axi_arid[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 7 to 4 of axi_arlen[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bits 31 to 28 of axi_araddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Pruning register bit 0 of axi_araddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":259:14:259:14|Input DUTYF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":265:15:265:15|Input PHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":271:16:271:16|Input CPHASEF on instance u_pll_e1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|Removing wire clkfb, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|Removing wire pfden, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|Removing wire clkout0_2pad_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|Removing wire clkout1_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|Removing wire clkout2_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|Removing wire clkout3_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|Removing wire clkout4_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|Removing wire clkout5_gate, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|Removing wire dyn_idiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|Removing wire dyn_odiv0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|Removing wire dyn_odiv1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|Removing wire dyn_odiv2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|Removing wire dyn_odiv3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|Removing wire dyn_odiv4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|Removing wire dyn_fdiv, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|Removing wire dyn_duty0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|Removing wire dyn_duty1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|Removing wire dyn_duty2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|Removing wire dyn_duty3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|Removing wire dyn_duty4, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|Removing wire dyn_phase0, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|Removing wire dyn_phase1, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|Removing wire dyn_phase2, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|Removing wire dyn_phase3, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|Removing wire dyn_phase4, as there is no assignment to it.
W: Flow 1001: @W: CG133 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":44:4:44:19|Object dqsi_dpi_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CG133 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":45:4:45:19|Object dly_loop_mon_req is declared but not assigned. Either assign a value or remove the declaration.
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1147:42:1147:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1199:41:1199:41|Input DQSI on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1200:41:1200:41|Input GATE_IN on instance dqs1_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1224:42:1224:52|Port-width mismatch for port DQS_DRIFT. The port definition is 2 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1276:41:1276:41|Input DQSI on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1277:41:1277:41|Input GATE_IN on instance dqs3_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1313:41:1313:41|Input DQSI on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1314:41:1314:41|Input GATE_IN on instance dqs4_dut is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|Removing wire PSLVERR, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|Removing wire DQS_DRIFT_L, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|Removing wire DQS_DRIFT_H, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":330:28:330:37|Removing wire loop_in_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":331:28:331:37|Removing wire loop_in_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":332:28:332:37|Removing wire loop_in_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":333:28:333:38|Removing wire loop_out_di, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":334:28:334:38|Removing wire loop_out_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":335:28:335:38|Removing wire loop_out_to, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":371:28:371:39|Removing wire loop_in_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":372:28:372:39|Removing wire loop_in_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":373:28:373:39|Removing wire loop_in_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":374:28:374:40|Removing wire loop_out_di_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":375:28:375:40|Removing wire loop_out_do_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":376:28:376:40|Removing wire loop_out_to_h, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":384:28:384:36|Removing wire resetn_do, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":385:28:385:36|Removing wire resetn_to, as there is no assignment to it.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":100:41:100:47|*Output PSLVERR has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":174:41:174:51|*Output DQS_DRIFT_L has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL318 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":175:41:175:51|*Output DQS_DRIFT_H has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[54].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[53].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[50].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[39].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[38].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[30].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[26].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[16].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[15].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[14].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[13].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[8].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[1].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CL168 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1324:18:1324:24|Removing instance gtp_int_dut[0].inv_dut because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":294:46:294:46|Input SRB_CORE_CLK on instance u_ipsl_phy_io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_phy_top.v":155:15:155:26|Removing wire update_start, as there is no assignment to it.
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":596:38:596:38|Input aclk_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":597:38:597:38|Input awid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":598:38:598:38|Input awaddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":599:38:599:38|Input awlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":600:38:600:38|Input awsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":601:38:601:38|Input awburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":602:38:602:38|Input awlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":603:38:603:38|Input awvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":605:38:605:38|Input awurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":606:38:606:38|Input awpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":607:38:607:38|Input wdata_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":608:38:608:38|Input wstrb_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":609:38:609:38|Input wlast_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":610:38:610:38|Input wvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":615:38:615:38|Input bready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":616:38:616:38|Input arid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":617:38:617:38|Input araddr_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":618:38:618:38|Input arlen_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":619:38:619:38|Input arsize_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":620:38:620:38|Input arburst_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":621:38:621:38|Input arlock_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":622:38:622:38|Input arvalid_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":624:38:624:38|Input arurgent_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":625:38:625:38|Input arpoison_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":631:38:631:38|Input rready_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":638:38:638:38|Input csysreq_0 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":690:38:690:38|Input aclk_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":691:38:691:38|Input awid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":692:38:692:38|Input awaddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":693:38:693:38|Input awlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":694:38:694:38|Input awsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":695:38:695:38|Input awburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":696:38:696:38|Input awlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":697:38:697:38|Input awvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":699:38:699:38|Input awurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":700:38:700:38|Input awpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":701:38:701:38|Input wdata_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":702:38:702:38|Input wstrb_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":703:38:703:38|Input wlast_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":704:38:704:38|Input wvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":709:38:709:38|Input bready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":710:38:710:38|Input arid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":711:38:711:38|Input araddr_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":712:38:712:38|Input arlen_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":713:38:713:38|Input arsize_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":714:38:714:38|Input arburst_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":715:38:715:38|Input arlock_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":716:38:716:38|Input arvalid_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":718:38:718:38|Input arurgent_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":719:38:719:38|Input arpoison_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":725:38:725:38|Input rready_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":733:38:733:38|Input csysreq_2 on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":783:38:783:38|Input paddr on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":784:38:784:38|Input pwdata on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":785:38:785:38|Input pwrite on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":786:38:786:38|Input penable on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CG781 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\ddr3.v":788:38:788:38|Input psel on instance u_ipsl_hmemc_ddrc_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":242:23:242:23|Port-width mismatch for port ddrc_rst. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CS263 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":244:23:244:23|Port-width mismatch for port areset_1. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":52:13:52:49|Removing wire ddrphy_dbg, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":98:22:98:32|Removing wire axi_csysreq, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":99:22:99:32|Removing wire axi_csysack, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":100:22:100:32|Removing wire axi_cactive, as there is no assignment to it.
W: Flow 1001: @W: CG360 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":102:22:102:29|Removing wire pll_pclk, as there is no assignment to it.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Optimizing register bit cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Optimizing register bit cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Pruning register bits 26 to 25 of cnt[26:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Optimizing register bit rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Optimizing register bit ddrc_rst_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":113:0:113:5|Pruning register bits 7 to 5 of ddrc_rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":86:0:86:5|Pruning register bits 7 to 5 of rst_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL246 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":47:23:47:28|Input port bits 31 to 2 of prdata[31:0] are unused. Assign logic for all port bits or change the input port size.
W: Flow 1001: @W: CL247 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":12:13:12:23|Input port bit 2 of update_mask[2:0] is unused
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":120:9:120:13|*Input clkfb to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":123:9:123:13|*Input pfden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":125:9:125:25|*Input clkout0_2pad_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":126:9:126:20|*Input clkout1_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":127:9:127:20|*Input clkout2_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":128:9:128:20|*Input clkout3_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":129:9:129:20|*Input clkout4_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":130:9:130:20|*Input clkout5_gate to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":131:15:131:22|*Input dyn_idiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":132:15:132:23|*Input dyn_odiv0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":133:15:133:23|*Input dyn_odiv1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":134:15:134:23|*Input dyn_odiv2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":135:15:135:23|*Input dyn_odiv3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":136:15:136:23|*Input dyn_odiv4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":137:15:137:22|*Input dyn_fdiv[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":138:15:138:23|*Input dyn_duty0[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":139:15:139:23|*Input dyn_duty1[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":140:15:140:23|*Input dyn_duty2[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":141:15:141:23|*Input dyn_duty3[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":142:15:142:23|*Input dyn_duty4[9:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[2:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":143:16:143:25|*Input dyn_phase0[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":144:16:144:25|*Input dyn_phase1[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":145:16:145:25|*Input dyn_phase2[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":146:16:146:25|*Input dyn_phase3[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL156 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\rtl\pll\pll_50_400.v":147:16:147:25|*Input dyn_phase4[12:3] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit init_addr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Optimizing register bit axi_awaddr[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL190 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Optimizing register bit cnt_len[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 7 to 5 of cnt_len[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bits 31 to 29 of axi_awaddr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL260 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Pruning register bit 0 of axi_awaddr[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 31 to 29 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: CL279 :"C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Pruning register bits 1 to 0 of init_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":141:0:141:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_ioclkdiv_rstn because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.srb_dqs_rstn. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset2 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset1 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_reset_ctrl.v":125:0:125:5|Removing sequential instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_axi_reset0 because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ipsl_ddrc_reset_ctrl.init_ddrc_rst. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: MT686 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":8:0:8:0|No path from master pin (-source) to source of clock phy_clk 
W: Flow 1001: @W: MT548 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":9:0:9:0|Source for clock axi_clk0 not found in netlist.
W: Flow 1001: @W: MT686 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":10:0:10:0|No path from master pin (-source) to source of clock axi_clk1 
W: Flow 1001: @W: MT548 :"c:/users/zzl/desktop/fpga/pango/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/ddr_324_left.fdc":11:0:11:0|Source for clock axi_clk2 not found in netlist.
W: Flow 1001: @W: MT531 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_hmemc_ddrc_top.v":337:9:337:14|Found signal identified as System clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_ddrc_top.u_ddrc.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_reset_ctrl.v":52:0:52:5|Found inferred clock pll_50_400|clkout1_inferred_clock which controls 148 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_ddrphy_reset_ctrl.state[10]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":960:6:960:15|Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrphy_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1134:5:1134:12|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1171:13:1171:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1211:6:1211:13|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1248:13:1248:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1285:13:1285:20|Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1332:12:1332:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr2_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1363:12:1363:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr3_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1586:12:1586:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1395:12:1395:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr4_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1426:12:1426:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr5_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1458:12:1458:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr6_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1489:12:1489:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr7_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1502:12:1502:24|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr9_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1534:12:1534:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr10_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1565:12:1565:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr11_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1597:12:1597:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr12_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1609:12:1609:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr17_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1621:12:1621:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr18_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1632:12:1632:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr19_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1644:12:1644:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr20_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1655:12:1655:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr21_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1666:12:1666:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr22_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1677:12:1677:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr23_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1689:12:1689:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr24_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1700:12:1700:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr25_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1733:12:1733:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr27_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1956:12:1956:25|Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock which controls 8 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_iddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock which controls 10 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1765:12:1765:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr28_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1796:12:1796:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr29_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1809:12:1809:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr31_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1841:12:1841:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr32_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1872:12:1872:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr33_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1904:12:1904:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr34_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1935:12:1935:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr35_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1967:12:1967:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] which controls 2 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr36_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1978:12:1978:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr37_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":1993:12:1993:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr40_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock which controls 12 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2006:12:2006:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr41_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2020:12:2020:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr42_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2031:12:2031:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr43_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2045:12:2045:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr44_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2056:12:2056:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr45_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2068:12:2068:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr46_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2078:12:2078:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr47_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2090:12:2090:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr48_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2101:12:2101:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr49_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2114:12:2114:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr51_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2126:12:2126:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr52_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2140:12:2140:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr55_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock which controls 5 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2152:12:2152:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr56_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2162:12:2162:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr57_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2174:12:2174:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr58_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_phy_io.v":2187:12:2187:25|Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] which controls 1 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.iol_oddr59_dut. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MT529 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock which controls 9 sequential elements including u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
W: Flow 1001: @W: MF511 |Found issues with constraints. Please check constraint checker report "C:\Users\zzl\Desktop\FPGA\PANGO\my_video_v1.3\ipcore\ddr3\pnr\ctrl_phy_22\synthesize\synplify_impl\synplify_cck.rpt" .
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awlen_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1[3] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_arlen_1[2] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[7] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[6] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[5] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[4] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[3] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[2] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":94:0:94:5|Removing instance u_test_rd_ctrl.axi_araddr_1[1] because it is equivalent to instance u_test_rd_ctrl.axi_arlen_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_l[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_val_h[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_d1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_d1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":121:0:121:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":102:0:102:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_now[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_l_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.dqs_drift_h_last[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":293:0:293:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_l because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.ddrphy_update_comp_dir_h. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0_0[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_1[0] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[1] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[2] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[3] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[4] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[5] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrphy_update_ctrl.v":54:0:54:5|Removing instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step_0[6] because it is equivalent to instance u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_update_ctrl.last_dll_step[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_0[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[0] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[1] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[2] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[3] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[4] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":164:0:164:5|Removing instance u_test_wr_ctrl.normal_wr_addr_0_1[5] because it is equivalent to instance u_test_wr_ctrl.normal_wr_addr[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[6] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[0] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[1] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[2] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[3] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[4] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_1[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":104:0:104:5|Removing instance u_test_wr_ctrl.axi_awaddr_1_0[5] because it is equivalent to instance u_test_wr_ctrl.axi_awaddr_1[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[7] because it is equivalent to instance u_test_wr_ctrl.cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[8] because it is equivalent to instance u_test_wr_ctrl.cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[10] because it is equivalent to instance u_test_wr_ctrl.cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[12] because it is equivalent to instance u_test_wr_ctrl.cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[13] because it is equivalent to instance u_test_wr_ctrl.cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[14] because it is equivalent to instance u_test_wr_ctrl.cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\ipsl_hmemc_top_test.v":116:0:116:5|Removing instance u_test_wr_ctrl.cnt_1[19] because it is equivalent to instance u_test_wr_ctrl.cnt[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[0] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[1] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[2] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[3] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[4] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[5] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[6] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[7] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[8] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[9] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[10] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[11] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[12] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[13] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[14] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_wr_ctrl_64bit.v":232:0:232:5|Removing instance u_test_wr_ctrl.req_wr_cnt_0[15] because it is equivalent to instance u_test_wr_ctrl.req_wr_cnt[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[0] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[1] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[2] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[3] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[4] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[5] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[6] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[7] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[8] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[9] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[10] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[11] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[12] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[13] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[14] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":171:0:171:5|Removing instance u_test_rd_ctrl.req_rd_cnt_0[15] because it is equivalent to instance u_test_rd_ctrl.req_rd_cnt[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0_0[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[0] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr_0[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_2[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_0[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_3[1] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: BN132 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\example_design\rtl\test_rd_ctrl_64bit.v":147:0:147:5|Removing instance u_test_rd_ctrl.normal_rd_addr_1[2] because it is equivalent to instance u_test_rd_ctrl.normal_rd_addr[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
W: Flow 1001: @W: FX553 :"c:\users\zzl\desktop\fpga\pango\my_video_v1.3\ipcore\ddr3\rtl\ipsl_ddrc_apb_reset.v":115:15:115:18|Could not implement Block ROM for u_ipsl_ddrc_reset_ctrl.u_ipsl_ddrc_apb_reset.data_2[43:3].
W: Flow 1001: @W: MT420 |Found inferred clock pll_50_400|clkout1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_pll_50_400.pll_pclk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.ddrc_core_clk.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[0].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[1].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_dqs_clk_regional[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs0_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[2].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[3].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[4].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[5].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[6].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[7].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[9].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_0.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[10].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[11].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[12].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[17].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_01.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[18].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[19].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[20].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[21].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[22].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[23].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[24].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[25].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[27].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_90_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_90_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs1_clk_r.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw290_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[28].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[29].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[31].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_1.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[32].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[33].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[34].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[35].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[36].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[37].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[40].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_03.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[41].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[42].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[43].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[44].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[45].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[46].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[47].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[48].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[49].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[51].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[52].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_ca_clk_r_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[55].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.dqs_clkw_ca_04.
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[56].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[57].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[58].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ipsl_phy_io.buffer_clk_sys[59].
W: Flow 1001: @W: MT420 |Found inferred clock ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock with period 1000.00ns. Please declare a user-defined clock on net u_ipsl_hmemc_top.u_ipsl_hmemc_phy_top.u_ddrphy_dll_update_ctrl.dll_update_n[0].
Synthesize completed successfully.
Action synthesize: Real time elapsed is 114.000 sec
Action synthesize: CPU time elapsed is 3.953 sec
Current time: Wed Oct 23 13:24:04 2019
Action synthesize: Peak memory pool usage is 149,282,816 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Wed Oct 23 13:24:04 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Loading technology operator library.
Compiling technology operator library.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/testparam.txt cannot open.
Reading design from translate DB.
Compiling file "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm"
W: CompilerVer 1003: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm(line number: 86)] Compiler directive '`timescale 100 ps/100 ps' is ignored.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CPHASEF have no connected net.
W: CompilerVer 1007: Port DUTYF have no connected net.
W: CompilerVer 1007: Port PHASEF have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port CIN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port DQSI have no connected net.
W: CompilerVer 1007: Port GATE_IN have no connected net.
W: CompilerVer 1007: Port aclk_0 have no connected net.
W: CompilerVer 1007: Port awlock_0 have no connected net.
W: CompilerVer 1007: Port awvalid_0 have no connected net.
W: CompilerVer 1007: Port awurgent_0 have no connected net.
W: CompilerVer 1007: Port awpoison_0 have no connected net.
W: CompilerVer 1007: Port wlast_0 have no connected net.
W: CompilerVer 1007: Port wvalid_0 have no connected net.
W: CompilerVer 1007: Port bready_0 have no connected net.
W: CompilerVer 1007: Port arlock_0 have no connected net.
W: CompilerVer 1007: Port arvalid_0 have no connected net.
W: CompilerVer 1007: Port arpoison_0 have no connected net.
W: CompilerVer 1007: Port rready_0 have no connected net.
W: CompilerVer 1007: Port arurgent_0 have no connected net.
W: CompilerVer 1007: Port aclk_2 have no connected net.
W: CompilerVer 1007: Port awlock_2 have no connected net.
W: CompilerVer 1007: Port awvalid_2 have no connected net.
W: CompilerVer 1007: Port awurgent_2 have no connected net.
W: CompilerVer 1007: Port awpoison_2 have no connected net.
W: CompilerVer 1007: Port wlast_2 have no connected net.
W: CompilerVer 1007: Port wvalid_2 have no connected net.
W: CompilerVer 1007: Port bready_2 have no connected net.
W: CompilerVer 1007: Port arlock_2 have no connected net.
W: CompilerVer 1007: Port arvalid_2 have no connected net.
W: CompilerVer 1007: Port arpoison_2 have no connected net.
W: CompilerVer 1007: Port rready_2 have no connected net.
W: CompilerVer 1007: Port arurgent_2 have no connected net.
W: CompilerVer 1007: Port csysreq_0 have no connected net.
W: CompilerVer 1007: Port csysreq_2 have no connected net.
Elaborating design 'ipsl_hmemc_top_test'.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TEST_PATTERN2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TEST_PATTERN3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'T200US' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR0_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR1_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR2_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR3_DDR3' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'EMR1_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'EMR2_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'EMR3_DDR2' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'EMR_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TMRD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TMOD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TZQINIT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TXPR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TRP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TRFC' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_EN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'DDR_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'DATA_WIDTH' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'DQS_GATE_MODE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WRDATA_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'CTRL_PATH_ADJ' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_MAX_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_MAX_CHECK' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MAN_WRLVL_DQS_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MAN_WRLVL_DQS_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_READ_CLK_CTRL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_SLIP_STEP' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_SLIP_STEP_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'FORCE_READ_CLK_CTRL_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'FORCE_READ_CLK_CTRL_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'STOP_WITH_ERROR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'DQGT_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WRITE_DEBUG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'RDEL_ADJ_MAX_RANG' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'MIN_DQSI_WIN' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_SAMP_POSITION' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'FORCE_SAMP_POSITION_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'FORCE_SAMP_POSITION_H' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'RDEL_RD_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'T400NS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'T_LPDDR' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'REF_CNT' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'APB_VLD' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TEST_PATTERN1' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TRAIN_RST_TYPE' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'TXS' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WL_SETTING' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'WCLK_DEL_SEL' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_WRLVL_STEP_L' is not supported. It's ignored.
W: Adm 1002: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/synthesize/ipsl_hmemc_top_test.vm (line number:16844)] Attribute 'INIT_WRLVL_STEP_H' is not supported. It's ignored.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71
Executing : define_attribute i:u_ipsl_hmemc_top.u_pll_50_400.u_pll_e1 PAP_LOC PLL_82_71 successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name pll_refclk_in [get_ports pll_refclk_in]
Executing : create_clock -period 20.000 -waveform {0.000 10.000} -name pll_refclk_in [get_ports pll_refclk_in] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1 successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name pll_50_400|clkout1_inferred_clock [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT1] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut:CLKDIVOUT] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[0]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[1]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[2]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[3]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:DQS_CLK_REGIONAL[4]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[2]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[3]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:DQSI_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[4]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[5]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[6]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[7]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[9]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[10]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[11]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[12]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[17]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[18]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[19]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[20]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[21]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[22]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[23]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[24]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[25]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[27]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_90_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:DQSI_DELAY] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:RCLK] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK_DELAY] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[28]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[29]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[31]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[32]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[33]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[34]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[35]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[36]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[37]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[40]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[41]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[42]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[43]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[44]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[45]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[46]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[47]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[48]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[49]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[51]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[52]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:RCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[55]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut:WCLK] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[56]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[57]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[58]}] successfully.
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}
Executing : get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]} successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} [get_pins {u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut:IOL_CLK_SYS[59]}] successfully.
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q
Executing : get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q successfully.
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q]
Executing : create_clock -period 1000.000 -waveform {0.000 500.000} -name ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock [get_pins u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_dll_update_ctrl/dll_update_n:Q] successfully.
Executing : get_clocks pll_refclk_in
Executing : get_clocks pll_refclk_in successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name phy_clk -multiply_by 10 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0]
Executing : create_generated_clock -name phy_clk -multiply_by 10 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT0] successfully.
Executing : get_clocks pll_refclk_in
Executing : get_clocks pll_refclk_in successfully.
Executing : get_ports pll_refclk_in
Executing : get_ports pll_refclk_in successfully.
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3
Executing : get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3 successfully.
Executing : create_generated_clock -name axi_clk1 -multiply_by 2 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3]
Executing : create_generated_clock -name axi_clk1 -multiply_by 2 -master_clock [get_clocks pll_refclk_in] -source [get_ports pll_refclk_in] [get_pins u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1:CLKOUT3] successfully.
Executing : get_clocks pll_50_400|clkout1_inferred_clock
Executing : get_clocks pll_50_400|clkout1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_0 -asynchronous -group [get_clocks pll_50_400|clkout1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_1 -asynchronous -group [get_clocks ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}]
Executing : set_clock_groups -name Inferred_clkgroup_2 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}]
Executing : set_clock_groups -name Inferred_clkgroup_3 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_4 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_5 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_6 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_7 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}]
Executing : set_clock_groups -name Inferred_clkgroup_8 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_9 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}]
Executing : set_clock_groups -name Inferred_clkgroup_10 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_11 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}]
Executing : set_clock_groups -name Inferred_clkgroup_12 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}]
Executing : set_clock_groups -name Inferred_clkgroup_13 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}]
Executing : set_clock_groups -name Inferred_clkgroup_14 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}]
Executing : set_clock_groups -name Inferred_clkgroup_15 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}]
Executing : set_clock_groups -name Inferred_clkgroup_16 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_17 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}]
Executing : set_clock_groups -name Inferred_clkgroup_18 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}]
Executing : set_clock_groups -name Inferred_clkgroup_19 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}]
Executing : set_clock_groups -name Inferred_clkgroup_20 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_21 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}]
Executing : set_clock_groups -name Inferred_clkgroup_22 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_23 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}]
Executing : set_clock_groups -name Inferred_clkgroup_24 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}]
Executing : set_clock_groups -name Inferred_clkgroup_25 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}]
Executing : set_clock_groups -name Inferred_clkgroup_26 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}]
Executing : set_clock_groups -name Inferred_clkgroup_27 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}]
Executing : set_clock_groups -name Inferred_clkgroup_28 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}]
Executing : set_clock_groups -name Inferred_clkgroup_29 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}]
Executing : set_clock_groups -name Inferred_clkgroup_30 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}]
Executing : set_clock_groups -name Inferred_clkgroup_31 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}]
Executing : set_clock_groups -name Inferred_clkgroup_32 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_33 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_90_1_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_34 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_35 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}]
Executing : set_clock_groups -name Inferred_clkgroup_36 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}]
Executing : set_clock_groups -name Inferred_clkgroup_37 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}]
Executing : set_clock_groups -name Inferred_clkgroup_38 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_39 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}]
Executing : set_clock_groups -name Inferred_clkgroup_40 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}]
Executing : set_clock_groups -name Inferred_clkgroup_41 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}]
Executing : set_clock_groups -name Inferred_clkgroup_42 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}]
Executing : set_clock_groups -name Inferred_clkgroup_43 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}]
Executing : set_clock_groups -name Inferred_clkgroup_44 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}]
Executing : set_clock_groups -name Inferred_clkgroup_45 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_46 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}]
Executing : set_clock_groups -name Inferred_clkgroup_47 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_48 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}]
Executing : set_clock_groups -name Inferred_clkgroup_49 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}]
Executing : set_clock_groups -name Inferred_clkgroup_50 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}]
Executing : set_clock_groups -name Inferred_clkgroup_51 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}]
Executing : set_clock_groups -name Inferred_clkgroup_52 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}]
Executing : set_clock_groups -name Inferred_clkgroup_53 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}]
Executing : set_clock_groups -name Inferred_clkgroup_54 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}]
Executing : set_clock_groups -name Inferred_clkgroup_55 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}]
Executing : set_clock_groups -name Inferred_clkgroup_56 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}]
Executing : set_clock_groups -name Inferred_clkgroup_57 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}]
Executing : set_clock_groups -name Inferred_clkgroup_58 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}]
Executing : set_clock_groups -name Inferred_clkgroup_59 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_60 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}]
Executing : set_clock_groups -name Inferred_clkgroup_61 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]}] successfully.
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
Executing : get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_62 -asynchronous -group [get_clocks ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}]
Executing : set_clock_groups -name Inferred_clkgroup_63 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}]
Executing : set_clock_groups -name Inferred_clkgroup_64 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}]
Executing : set_clock_groups -name Inferred_clkgroup_65 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]}] successfully.
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}
Executing : get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]} successfully.
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}]
Executing : set_clock_groups -name Inferred_clkgroup_66 -asynchronous -group [get_clocks {ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]}] successfully.
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
Executing : get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock successfully.
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock]
Executing : set_clock_groups -name Inferred_clkgroup_67 -asynchronous -group [get_clocks ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock] successfully.
Design 'ipsl_hmemc_top_test' has been translated successfully.
Flattening design 'ipsl_hmemc_top_test'
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 351537

Device mapping started.
Optimizing circuit logic.
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/addr_3_mux_cry_1 (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/cnt_len_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_rd_ctrl/execute_rd_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/axi_awid_cry[0] (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/data_3_cry_1_0 (GTP_LUT5CARRY).
I: Constant propagation done on u_test_wr_ctrl/execute_wr_cnt_cry[0] (GTP_LUT5CARRY).
I: Constant input(s) of u_test_rd_ctrl/cnt_len_cry[0] have been optimized for routing.
I: Removed inst u_test_wr_ctrl/axi_wdata[33] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[48] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[49] that is redundant to u_test_wr_ctrl/axi_wdata[16] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[34] that is redundant to u_test_wr_ctrl/axi_wdata[18] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[50] that is redundant to u_test_wr_ctrl/axi_wdata[18] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[35] that is redundant to u_test_wr_ctrl/axi_wdata[19] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[51] that is redundant to u_test_wr_ctrl/axi_wdata[19] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[36] that is redundant to u_test_wr_ctrl/axi_wdata[20] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[52] that is redundant to u_test_wr_ctrl/axi_wdata[20] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[37] that is redundant to u_test_wr_ctrl/axi_wdata[21] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[53] that is redundant to u_test_wr_ctrl/axi_wdata[21] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[38] that is redundant to u_test_wr_ctrl/axi_wdata[22] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[54] that is redundant to u_test_wr_ctrl/axi_wdata[22] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[39] that is redundant to u_test_wr_ctrl/axi_wdata[23] (type GTP_DFF_C)
I: Removed inst u_test_wr_ctrl/axi_wdata[55] that is redundant to u_test_wr_ctrl/axi_wdata[23] (type GTP_DFF_C)
Checking design netlist.
Processing tech operator.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/pll_phy_clk should be ignored.
The name "clkbufg_2730"(GTP_CLKBUFG) of instance has been inserted on the net of "u_ipsl_hmemc_top/pll_pclk" in design.
The name "clkbufg_2731"(GTP_CLKBUFG) of instance has been inserted on the net of "axi_clk[0]" in design.
W: DeviceMap 1023: The clk attribute of the net u_ipsl_hmemc_top/ddrc_core_clk should be ignored.
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 0.265625 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 407      | 26304         | 2                   
| LUT                   | 819      | 17536         | 5                   
| Distributed RAM       | 0        | 1110          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 0        | 48            | 0                   
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 61       | 240           | 26                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 1        | 2             | 50                  
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ipsl_hmemc_top_test' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public 1010: Pcf file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf has been covered.
Action dev_map: Real time elapsed is 6.000 sec
Action dev_map: CPU time elapsed is 4.578 sec
Current time: Wed Oct 23 13:24:10 2019
Action dev_map: Peak memory pool usage is 184,709,120 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Wed Oct 23 13:24:11 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
I: Parameter configuration file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : apply_constraint -f C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[0]} -LOC T8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[1]} -LOC T6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[2]} -LOC R6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[3]} -LOC R9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[4]} -LOC T9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[5]} -LOC N4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[6]} -LOC N5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[7]} -LOC P6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[8]} -LOC T4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[9]} -LOC V9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[10]} -LOC U9 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[11]} -LOC V7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[12]} -LOC U7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[13]} -LOC V6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[14]} -LOC U6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dq_ch0[15]} -LOC V5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[0]} -LOC N6 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqs_ch0[1]} -LOC U8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[0]} -LOC N7 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dqsn_ch0[1]} -LOC V8 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DDR_TERM_MODE ON -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port clk_led -LOC A3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port clk_led -LOC A3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port ddr_init_done -LOC B2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port ddr_init_done -LOC B2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port ddrphy_rst_done -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port ddrphy_rst_done -LOC A2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port err_flag -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port err_flag -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[0]} -LOC M4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[1]} -LOC M3 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[2]} -LOC P2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[3]} -LOC P1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[4]} -LOC L5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[5]} -LOC M5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[6]} -LOC N2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[7]} -LOC N1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[8]} -LOC K4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[9]} -LOC M1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[10]} -LOC M6 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[11]} -LOC L1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[12]} -LOC K2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[13]} -LOC K1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[14]} -LOC J2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_addr_ch0[15]} -LOC J1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[0]} -LOC U2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[1]} -LOC U1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_ba_ch0[2]} -LOC T2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_casn_ch0 -LOC T1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_cke_ch0 -LOC L4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_csn_ch0 -LOC R1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clk_w -LOC U3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_ddr_clkn_w -LOC V3 -IOSTANDARD SSTL15D_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[0]} -LOC R8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port {pad_dm_rdqs_ch0[1]} -LOC U5 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out -LOC P8 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_loop_out_h -LOC U4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_odt_ch0 -LOC V2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rasn_ch0 -LOC R2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_rstn_ch0 -LOC M2 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST
Executing : def_port pad_wen_ch0 -LOC V1 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -DRIVE 7.5 -SLEW FAST successfully.
Executing : def_port pll_lock -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF
Executing : def_port pll_lock -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 -SLEW FAST -OPEN_DRAIN OFF successfully.
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in -LOC P7 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON
Executing : def_port pad_loop_in_h -LOC V4 -IOSTANDARD SSTL15_I -VCCIO 1.5 -BUS_KEEPER UNUSED -VREF_MODE IN -VREF_MODE_VALUE 0.5 -DDR_TERM_MODE ON successfully.
Executing : def_port pll_refclk_in -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER UNUSED
Executing : def_port pll_refclk_in -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER UNUSED successfully.
Executing : def_port resetn -LOC B3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP
W: PhysicalConstraintEditor 1016: [C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf(line number: 63)] Shared pin loc can not be used for input or inout port resetn.
Executing : def_port resetn -LOC B3 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -HYS_DRIVE_MODE NOHYS -BUS_KEEPER PULLUP successfully.
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71
Executing : def_inst_site u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll PLL_82_71 successfully.
Executing : apply_constraint -f C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/device_map/ipsl_hmemc_top_test.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298


Placement started.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC to HMEMC_16_1.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 to DQSL_6_96.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 to DQSL_6_24.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll to DLL_7_59.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 to DQSL_6_52.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 to DQSL_6_148.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 to DQSL_6_176.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv to IOCKDIV_6_64.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate to IOCKGATE_6_56.
Mapping instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate to IOCKGATE_6_181.
Mapping instance clkbufg_2730/gopclkbufg to USCM_74_104.
Mapping instance clkbufg_2731/gopclkbufg to USCM_74_105.
Pre global placement takes 2.34 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 220.
	1 iterations finished.
	Final slack 220.
Super clustering done.
Design Utilization : 5%.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Global placement takes 0.95 sec.
Wirelength after global placement is 19523.
Placed fixed group with base inst clk_led_obuf/opit_1 on IOL_7_285.
Placed fixed instance clkbufg_2730/gopclkbufg on USCM_74_104.
Placed fixed instance clkbufg_2731/gopclkbufg on USCM_74_105.
Placed fixed group with base inst ddr_init_done_obuf/opit_1 on IOL_7_282.
Placed fixed group with base inst ddrphy_rst_done_obuf/opit_1 on IOL_7_281.
Placed fixed group with base inst err_flag_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst pll_lock_obuf/opit_1 on IOL_7_290.
Placed fixed group with base inst pll_refclk_in_ibuf/opit_1 on IOL_7_298.
Placed fixed group with base inst resetn_ibuf/opit_1 on IOL_7_286.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC on HMEMC_16_1.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll on DLL_7_59.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0 on DQSL_6_24.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0 on DQSL_6_52.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0 on DQSL_6_96.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0 on DQSL_6_148.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0 on DQSL_6_176.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O on IOL_7_22.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O on IOL_7_102.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_00_dut/opit_0_iol on IOL_7_5.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_01_dut/opit_1 on IOL_7_6.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL on IOL_7_9.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL on IOL_7_46.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL on IOL_7_49.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL on IOL_7_50.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL on IOL_7_73.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL on IOL_7_74.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL on IOL_7_77.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL on IOL_7_78.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL on IOL_7_81.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL on IOL_7_82.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL on IOL_7_114.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_38_dut/opit_0_iol on IOL_7_117.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_39_dut/opit_1 on IOL_7_118.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL on IOL_7_129.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL on IOL_7_130.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL on IOL_7_133.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL on IOL_7_134.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL on IOL_7_137.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL on IOL_7_138.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL on IOL_7_141.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL on IOL_7_142.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL on IOL_7_145.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL on IOL_7_146.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_50_dut/opit_1 on IOL_7_157.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL on IOL_7_158.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL on IOL_7_161.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL on IOL_7_166.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL on IOL_7_169.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL on IOL_7_170.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL on IOL_7_173.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL on IOL_7_174.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf01_dut/gopclkgate on IOCKGATE_6_56.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkbuf02_dut/gopclkgate on IOCKGATE_6_181.
Placed fixed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ioclkdiv_dut/gopclkdiv on IOCKDIV_6_64.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO on IOL_7_10.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO on IOL_7_13.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO on IOL_7_14.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO on IOL_7_17.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO on IOL_7_18.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO on IOL_7_33.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO on IOL_7_34.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO on IOL_7_37.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO on IOL_7_86.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO on IOL_7_89.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO on IOL_7_90.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO on IOL_7_105.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO on IOL_7_106.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO on IOL_7_109.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO on IOL_7_110.
Placed fixed group with base inst u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO on IOL_7_113.
Placed fixed instance u_ipsl_hmemc_top/u_pll_50_400/u_pll_e1/goppll on PLL_82_71.
Placed fixed instance it_0 on BKCL_2_268.
Placed fixed instance it_1 on BKCL_2_144.
Placed fixed instance it_2 on BKCL_2_20.
Placed fixed instance it_3 on BKCL_154_20.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0(gopDQS_DDC) on DQSL_6_24.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0(gopDQS_DDC) on DQSL_6_52.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0(gopDQS_DDC) on DQSL_6_96.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0(gopDQS_DDC) on DQSL_6_148.
Placed instance u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dll_hmemc_dut/gopdll(gopDLL) on DLL_7_59, and placed u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0(gopDQS_DDC) on DQSL_6_176.
Forbidden IOL_7_38.
Forbidden IOL_7_41.
Forbidden IOL_7_42.
Forbidden IOL_7_85.
Forbidden IOL_7_162.
Forbidden IOL_7_165.
Macro cell placement takes 0.00 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Run super clustering :
	Initial slack 220.
	1 iterations finished.
	Final slack 220.
Super clustering done.
Design Utilization : 5%.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after post global placement is 19794.
Post global placement takes 0.86 sec.
Wirelength after legalization is 20502.
Legalization takes 0.08 sec.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Wirelength after replication placement is 20502.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Legalized cost 1420.000000.
Wirelength after detailed placement is 20502.
Timing-driven detailed placement takes 1.00 sec.
Placement done.
Total placement takes 5.64 sec.
Finished placement. (CPU time elapsed 0h:00m:06s)

Routing started.
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Building routing graph takes 0.83 sec.
Worst slack is 1420.
Processing design graph takes 4.78 sec.
Total memory for routing:
	58.730587 M.
Total nets for routing : 1934.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 takes 0.00 sec.
Unrouted nets 193 at the end of iteration 0.
Unrouted nets 115 at the end of iteration 1.
Unrouted nets 97 at the end of iteration 2.
Unrouted nets 60 at the end of iteration 3.
Unrouted nets 48 at the end of iteration 4.
Unrouted nets 38 at the end of iteration 5.
Unrouted nets 34 at the end of iteration 6.
Unrouted nets 23 at the end of iteration 7.
Unrouted nets 10 at the end of iteration 8.
Unrouted nets 5 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 4 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 0 at the end of iteration 14.
Global Routing step 2 takes 1.20 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 takes 0.06 sec.
Global routing takes 1.27 sec.
Total 1988 subnets.
    forward max bucket size 341 , backward 256.
        Unrouted nets 569 at the end of iteration 0.
    forward max bucket size 761 , backward 133.
        Unrouted nets 475 at the end of iteration 1.
    forward max bucket size 724 , backward 135.
        Unrouted nets 329 at the end of iteration 2.
    forward max bucket size 1131 , backward 134.
        Unrouted nets 226 at the end of iteration 3.
    forward max bucket size 928 , backward 212.
        Unrouted nets 156 at the end of iteration 4.
    forward max bucket size 902 , backward 135.
        Unrouted nets 106 at the end of iteration 5.
    forward max bucket size 951 , backward 220.
        Unrouted nets 77 at the end of iteration 6.
    forward max bucket size 330 , backward 131.
        Unrouted nets 59 at the end of iteration 7.
    forward max bucket size 527 , backward 112.
        Unrouted nets 42 at the end of iteration 8.
    forward max bucket size 991 , backward 109.
        Unrouted nets 34 at the end of iteration 9.
    forward max bucket size 990 , backward 67.
        Unrouted nets 21 at the end of iteration 10.
    forward max bucket size 1068 , backward 96.
        Unrouted nets 14 at the end of iteration 11.
    forward max bucket size 160 , backward 67.
        Unrouted nets 6 at the end of iteration 12.
    forward max bucket size 26 , backward 26.
        Unrouted nets 2 at the end of iteration 13.
    forward max bucket size 28 , backward 26.
        Unrouted nets 0 at the end of iteration 14.
Detailed routing takes 1.94 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route 2001: Insert route through in IOCKGATE_6_180.
I: Route 2001: Insert route through in RCKB_7_61.
I: Route 2001: Insert route through in RCKB_7_62.
I: Route 2001: Insert route through in RCKB_7_60.
    Annotate routing result again.
Finish routing takes 0.53 sec.
Cleanup routing takes 0.03 sec.
Routing done.
Total routing takes 9.67 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 0        | 30            | 0                   
| Use of APMMUX            | 0        | 30            | 0                   
| Use of BKCL              | 4        | 6             | 67                  
| Use of CKEB              | 0        | 100           | 0                   
| Use of CKEBMUX           | 0        | 6             | 0                   
| Use of CLMA              | 233      | 3274          | 7                   
|   FF                     | 325      | 19644         | 2                   
|   LUT                    | 648      | 13096         | 5                   
|   LUT-FF pairs           | 179      | 13096         | 1                   
| Use of CLMS              | 68       | 1110          | 6                   
|   FF                     | 82       | 6660          | 1                   
|   LUT                    | 189      | 4440          | 4                   
|   LUT-FF pairs           | 70       | 4440          | 2                   
|   Distributed RAM        | 0        | 1110          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLLMUX            | 0        | 6             | 0                   
| Use of DQSLMUX           | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of G2RCKMUX          | 0        | 12            | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 1        | 2             | 50                  
| Use of HMEMCMUX_DLL      | 0        | 2             | 0                   
| Use of HMEMCMUX_DQS      | 0        | 10            | 0                   
| Use of HMEMCMUX_IOL      | 0        | 60            | 0                   
| Use of HMEMCMUX_SRB      | 0        | 60            | 0                   
| Use of IO                | 61       | 240           | 25                  
|   IOBD                   | 32       | 120           | 27                  
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 29       | 114           | 25                  
|   DLL                    | 2        | 6             | 33                  
|   DQSL                   | 5        | 18            | 28                  
| Use of IOCKDIV           | 1        | 12            | 8                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKDLYMUX        | 0        | 24            | 0                   
| Use of IOCKGATE          | 3        | 12            | 25                  
| Use of IOCKGMUX          | 0        | 12            | 0                   
| Use of IOCKGMUX_OUT      | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 61       | 240           | 25                  
| Use of IOLMUX            | 0        | 240           | 0                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PLLMUX            | 0        | 6             | 0                   
| Use of PREGMUX           | 0        | 6             | 0                   
| Use of PREGMUX_OUT       | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 3        | 24            | 13                  
| Use of RCKBMUX           | 0        | 12            | 0                   
| Use of RCKBMUX_OUT       | 0        | 12            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of SRB               | 0        | 2745          | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX           | 0        | 20            | 0                   
| Use of USCMMUX_OUT       | 0        | 20            | 0                   
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX           | 0        | 12            | 0                   
| Use of VCKBMUX_OUT       | 0        | 12            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:00m:15s)
Design 'ipsl_hmemc_top_test' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 22.000 sec
Action pnr: CPU time elapsed is 19.906 sec
Current time: Wed Oct 23 13:24:32 2019
Action pnr: Peak memory pool usage is 425,926,656 bytes
Finished placement and routing. (CPU time elapsed 0h:00m:16s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Wed Oct 23 13:24:33 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 288298

Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing 1097: The clock pll_refclk_in is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58] is not connected to any clock endpoints,it will be treated as a normal port or pin.
W: Timing 1097: The clock ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59] is not connected to any clock endpoints,it will be treated as a normal port or pin.
Check timing ...
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs1_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs2_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs3_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs4_dut/opit_0/CLK_REGIONAL' (gopDQS_DDC.CLK_REGIONAL) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk1.iob_08_09_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/genblk2.iob_30_31_dut/opit_2_O/SYSCLK' (gopIOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_02_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_16_17_dut/opit_3_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_18_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_19_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_20_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_21_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_22_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_23_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_24_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_25_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_37_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_40_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_41_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_42_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_43_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_44_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_45_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_46_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_47_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_48_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_49_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_51_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_52_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_55_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_56_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_57_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_58_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_59_dut/opit_1_IOL/SYSCLK' (gopOMDDR.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr6_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr7_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr10_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr11_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr27_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr28_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr29_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr32_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr33_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr34_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr35_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1102: Clock pin 'u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr36_dut/gateop_inv_IO/SYSCLK' (gopIOMDDRDEL.SYSCLK) has no clock, timing propagation is disabled at the pin.
W: Timing 1103: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dq_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational input.
W: Timing 1104: Port 'pad_dqsn_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'clk_led' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'ddr_init_done' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'ddrphy_rst_done' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'err_flag' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[3]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[4]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[5]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[6]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[7]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[8]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[9]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[10]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[11]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[12]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[13]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[14]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_addr_ch0[15]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ba_ch0[2]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_casn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_cke_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_csn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clk_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_ddr_clkn_w' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[0]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_dm_rdqs_ch0[1]' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_loop_out_h' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_odt_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rasn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_rstn_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pad_wen_ch0' is not constrained, it is treated as combinational output.
W: Timing 1104: Port 'pll_lock' is not constrained, it is treated as combinational output.
W: Timing 1103: Port 'pad_loop_in' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'pad_loop_in_h' is not constrained, it is treated as combinational input.
W: Timing 1103: Port 'resetn' is not constrained, it is treated as combinational input.
Detailed Timing Report:


Timing analysis mode : single corner

Clock Report:                                                                                       
****************************************************************************************************
Clock                         Period                 Waveform               Type                Load
----------------------------------------------------------------------------------------------------
pll_refclk_in                 20.000                   {0 10}           Declared                   0
pll_50_400|clkout1_inferred_clock
                            1000.000                  {0 500}           Declared                 110
ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_0_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_90_1_inferred_clock
                            1000.000                  {0 500}           Declared                   8
ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
                            1000.000                  {0 500}           Declared                  10
ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
                            1000.000                  {0 500}           Declared                   9
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
                            1000.000                  {0 500}           Declared                   1
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
                            1000.000                  {0 500}           Declared                  12
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
                            1000.000                  {0 500}           Declared                   5
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
                            1000.000                  {0 500}           Declared                   0
ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
                            1000.000                  {0 500}           Declared                   0
ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
                            1000.000                  {0 500}           Declared                   8
phy_clk                        2.000                    {0 1}          Generated                  21
axi_clk1                      10.000                    {0 5}          Generated                 259
====================================================================================================

Clock Groups:                                                                                       
****************************************************************************************************
Clock Group                      Group Type                                                   clocks
----------------------------------------------------------------------------------------------------
Inferred_clkgroup_0            asynchronous                        pll_50_400|clkout1_inferred_clock
Inferred_clkgroup_1            asynchronous                  ipsl_phy_io_Z3|IOCLK_DIV_inferred_clock
Inferred_clkgroup_2            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[0]
Inferred_clkgroup_3            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[1]
Inferred_clkgroup_4            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[2]
Inferred_clkgroup_5            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[3]
Inferred_clkgroup_6            asynchronous ipsl_phy_io_Z3|buffer_dqs_clk_regional_inferred_clock[4]
Inferred_clkgroup_7            asynchronous                 ipsl_phy_io_Z3|dqs0_clk_r_inferred_clock
Inferred_clkgroup_8            asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[2]
Inferred_clkgroup_9            asynchronous              ipsl_phy_io_Z3|dqs_clkw290_0_inferred_clock
Inferred_clkgroup_10           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[3]
Inferred_clkgroup_11           asynchronous                   ipsl_phy_io_Z3|dqs_90_0_inferred_clock
Inferred_clkgroup_12           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[4]
Inferred_clkgroup_13           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[5]
Inferred_clkgroup_14           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[6]
Inferred_clkgroup_15           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[7]
Inferred_clkgroup_16           asynchronous          ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[9]
Inferred_clkgroup_17           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_0_inferred_clock
Inferred_clkgroup_18           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[10]
Inferred_clkgroup_19           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[11]
Inferred_clkgroup_20           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[12]
Inferred_clkgroup_21           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_01_inferred_clock
Inferred_clkgroup_22           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[17]
Inferred_clkgroup_23           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_01_inferred_clock
Inferred_clkgroup_24           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[18]
Inferred_clkgroup_25           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[19]
Inferred_clkgroup_26           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[20]
Inferred_clkgroup_27           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[21]
Inferred_clkgroup_28           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[22]
Inferred_clkgroup_29           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[23]
Inferred_clkgroup_30           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[24]
Inferred_clkgroup_31           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[25]
Inferred_clkgroup_32           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[27]
Inferred_clkgroup_33           asynchronous                   ipsl_phy_io_Z3|dqs_90_1_inferred_clock
Inferred_clkgroup_34           asynchronous                 ipsl_phy_io_Z3|dqs1_clk_r_inferred_clock
Inferred_clkgroup_35           asynchronous              ipsl_phy_io_Z3|dqs_clkw290_1_inferred_clock
Inferred_clkgroup_36           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[28]
Inferred_clkgroup_37           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[29]
Inferred_clkgroup_38           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[31]
Inferred_clkgroup_39           asynchronous                 ipsl_phy_io_Z3|dqs_clkw_1_inferred_clock
Inferred_clkgroup_40           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[32]
Inferred_clkgroup_41           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[33]
Inferred_clkgroup_42           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[34]
Inferred_clkgroup_43           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[35]
Inferred_clkgroup_44           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[36]
Inferred_clkgroup_45           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[37]
Inferred_clkgroup_46           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_03_inferred_clock
Inferred_clkgroup_47           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[40]
Inferred_clkgroup_48           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_03_inferred_clock
Inferred_clkgroup_49           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[41]
Inferred_clkgroup_50           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[42]
Inferred_clkgroup_51           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[43]
Inferred_clkgroup_52           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[44]
Inferred_clkgroup_53           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[45]
Inferred_clkgroup_54           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[46]
Inferred_clkgroup_55           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[47]
Inferred_clkgroup_56           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[48]
Inferred_clkgroup_57           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[49]
Inferred_clkgroup_58           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[51]
Inferred_clkgroup_59           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[52]
Inferred_clkgroup_60           asynchronous            ipsl_phy_io_Z3|dqs_ca_clk_r_04_inferred_clock
Inferred_clkgroup_61           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[55]
Inferred_clkgroup_62           asynchronous             ipsl_phy_io_Z3|dqs_clkw_ca_04_inferred_clock
Inferred_clkgroup_63           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[56]
Inferred_clkgroup_64           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[57]
Inferred_clkgroup_65           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[58]
Inferred_clkgroup_66           asynchronous         ipsl_phy_io_Z3|buffer_clk_sys_inferred_clock[59]
Inferred_clkgroup_67           asynchronous  ipsl_ddrphy_dll_update_ctrl|dll_update_n_inferred_clock
====================================================================================================

Performance Summary:                                                                                
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated          Clock
Clocks                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
pll_50_400|clkout1_inferred_clock
                              1.000 MHz     117.426 MHz       1000.000          8.516        991.484
phy_clk                     500.000 MHz    1782.531 MHz          2.000          0.561          1.439
axi_clk1                    100.000 MHz     163.827 MHz         10.000          6.104          3.896
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        1.170       5.615        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_58_84/Y2                     td                     0.218       5.833 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_pwrite/gateop_perm/Z
                                  net (fanout=1)         1.717       7.550        u_ipsl_hmemc_top/ddrc_pwrite
HMEMC_16_1/SRB_IOL2_TX_DATA[0]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PWRITE

Data arrival time                                                    7.550        Logic Levels: 4   
                                                                                  Logic: 0.988ns(18.649%), Route: 4.310ns(81.351%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -3.218     999.034                          

Data required time                                                 999.034                          
----------------------------------------------------------------------------------------------------
Data required time                                                 999.034                          
Data arrival time                                                   -7.550                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        991.484                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        0.783       5.228        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_86_88/Y0                     td                     0.251       5.479 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[7]/gateop_perm/Z
                                  net (fanout=1)         2.278       7.757        u_ipsl_hmemc_top/ddrc_paddr [7]
HMEMC_16_1/SRB_IOL4_TX_DATA[1]                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[7]

Data arrival time                                                    7.757        Logic Levels: 4   
                                                                                  Logic: 1.021ns(18.547%), Route: 4.484ns(81.453%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -2.033    1000.219                          

Data required time                                                1000.219                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.219                          
Data arrival time                                                   -7.757                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.462                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_86_80/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/CLK
CLMA_86_80/Q0                     tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt[1]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=78)        0.598       3.097        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/cnt [1]
CLMA_86_68/Y2                     td                     0.307       3.404 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite_0_0/gateop_perm/Z
                                  net (fanout=1)         0.825       4.229        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/n4
CLMS_86_73/Y0                     td                     0.216       4.445 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/u_ipsl_ddrc_apb_reset/un2_pwrite/gateop_perm/Z
                                  net (fanout=48)        0.622       5.067        u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/un2_pwrite
CLMA_94_84/Y0                     td                     0.216       5.283 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_paddr_cZ[4]/gateop_perm/Z
                                  net (fanout=1)         2.171       7.454        u_ipsl_hmemc_top/ddrc_paddr [4]
HMEMC_16_1/SRB_IOL4_TX_DATA[5]                                             r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PADDR[4]

Data arrival time                                                    7.454        Logic Levels: 4   
                                                                                  Logic: 0.986ns(18.954%), Route: 4.216ns(81.046%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

HMEMC_16_1/SRB_IOL4_CLK_SYS                                       1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/PCLK
Setup time                                              -1.855    1000.397                          

Data required time                                                1000.397                          
----------------------------------------------------------------------------------------------------
Data required time                                                1000.397                          
Data arrival time                                                   -7.454                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        992.943                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/CLK
CLMA_30_173/Q0                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[2]/opit_0_inv/Q
                                  net (fanout=3)         0.319       2.819        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [2]
CLMS_38_173/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/D

Data arrival time                                                    2.819        Logic Levels: 1   
                                                                                  Logic: 0.248ns(43.739%), Route: 0.319ns(56.261%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_173/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[2]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.819                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.166                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/CLK
CLMA_30_173/Q3                    tco                    0.245       2.497 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[1]/opit_0_inv/Q
                                  net (fanout=3)         0.151       2.648        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2 [1]
CLMA_30_173/M1                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/D

Data arrival time                                                    2.648        Logic Levels: 1   
                                                                                  Logic: 0.245ns(61.869%), Route: 0.151ns(38.131%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_173/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[1]/opit_0_inv/CLK
Hold time                                               -0.025       2.227                          

Data required time                                                   2.227                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.227                          
Data arrival time                                                   -2.648                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.421                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_177/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/CLK
CLMA_30_177/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1[6]/opit_0_inv/Q
                                  net (fanout=1)         0.151       2.651        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d1 [6]
CLMA_30_177/M0                                                             f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/D

Data arrival time                                                    2.651        Logic Levels: 1   
                                                                                  Logic: 0.248ns(62.155%), Route: 0.151ns(37.845%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_177/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d2[6]/opit_0_inv/CLK
Hold time                                               -0.024       2.228                          

Data required time                                                   2.228                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.228                          
Data arrival time                                                   -2.651                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.464       1.322 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.322        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.322        Logic Levels: 1   
                                                                                  Logic: 0.464ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              2.000       2.000 r                        
Clock network delay (propagated)                         0.881       2.881                          

IOL_7_10/CLK_IO                                                      2.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Setup time                                              -0.120       2.761                          

Data required time                                                   2.761                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.761                          
Data arrival time                                                   -1.322                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          1.439                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[0]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[0]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [0]
IOL_7_10/IFIFO_RADDR[0]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[0]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[1]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[1]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [1]
IOL_7_10/IFIFO_RADDR[1]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[1]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]
Path Group  : phy_clk
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.858       0.858                          

DQSL_6_24/CLK_IO                                         0.000       0.858 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IOCLK
DQSL_6_24/IFIFO_RADDR[2]          tco                    0.476       1.334 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs0_dut/opit_0/IFIFO_RADDR[2]
                                  net (fanout=8)         0.000       1.334        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/dqs_ififo_rpoint_0 [2]
IOL_7_10/IFIFO_RADDR[2]                                                    r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/IFIFO_RADDR[2]

Data arrival time                                                    1.334        Logic Levels: 1   
                                                                                  Logic: 0.476ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

Clock phy_clk (rising edge)                              0.000       0.000 r                        
Clock network delay (propagated)                         0.881       0.881                          

IOL_7_10/CLK_IO                                                      0.881 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr3_dut/gateop_inv_IO/DESCLK
Hold time                                               -0.074       0.807                          

Data required time                                                   0.807                          
----------------------------------------------------------------------------------------------------
Data required time                                                   0.807                          
Data arrival time                                                   -1.334                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.527                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_42_80/CLK                                           0.000       2.252 r      u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/CLK
CLMA_42_80/Q0                     tco                    0.247       2.499 r      u_test_wr_ctrl/axi_awvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=3)         1.300       3.799        axi_awvalid       
HMEMC_16_1/SRB_IOL42_LRS                                                   r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWVALID_1

Data arrival time                                                    3.799        Logic Levels: 1   
                                                                                  Logic: 0.247ns(15.966%), Route: 1.300ns(84.034%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                        12.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.557       7.695                          

Data required time                                                   7.695                          
----------------------------------------------------------------------------------------------------
Data required time                                                   7.695                          
Data arrival time                                                   -3.799                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          3.896                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_46_97/CLK                                           0.000       2.252 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/CLK
CLMS_46_97/Q1                     tco                    0.247       2.499 r      u_test_rd_ctrl/axi_arvalid/opit_0_inv_L5Q_perm/Q
                                  net (fanout=7)         0.851       3.350        axi_arvalid       
HMEMC_16_1/SRB_IOL34_TX_DATA[4]                                            r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ARVALID_1

Data arrival time                                                    3.350        Logic Levels: 1   
                                                                                  Logic: 0.247ns(22.495%), Route: 0.851ns(77.505%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                                        12.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Setup time                                              -4.568       7.684                          

Data required time                                                   7.684                          
----------------------------------------------------------------------------------------------------
Data required time                                                   7.684                          
Data arrival time                                                   -3.350                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.334                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
Endpoint    : u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4
Path Group  : axi_clk1
Path Type   : max
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

HMEMC_16_1/SRB_IOL40_CLK_SYS                             0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/ACLK_1
HMEMC_16_1/SRB_IOL44_RX_DATA[0]   tco                    0.988       3.240 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/ddrphy_dut/gateop_DDRC/AWREADY_1
                                  net (fanout=1)         1.087       4.327        axi_awready       
CLMS_26_77/Y0                     td                     0.163       4.490 r      u_test_wr_ctrl/axi_awaddr7/gateop_perm/Z
                                  net (fanout=6)         0.425       4.915        u_test_wr_ctrl/N_58_i/n1
CLMA_30_77/Y1                     td                     0.158       5.073 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cco/gateop_perm/Z
                                  net (fanout=1)         0.289       5.362        u_test_wr_ctrl/axi_awaddr_7_0_cry_6/n2
                                                         0.417       5.779 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_6_cin/gateop_A2/Cout
                                                         0.000       5.779        u_test_wr_ctrl/axi_awaddr_7_0_cry_6_Z
CLMA_30_81/COUT                   td                     0.065       5.844 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_7/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.844        u_test_wr_ctrl/axi_awaddr_7_0_cry_8_Z
                                                         0.065       5.909 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_9/gateop_A2/Cout
                                                         0.000       5.909        u_test_wr_ctrl/axi_awaddr_7_0_cry_10_Z
CLMA_30_85/COUT                   td                     0.065       5.974 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_11/gateop_A2/Cout
                                  net (fanout=1)         0.000       5.974        u_test_wr_ctrl/axi_awaddr_7_0_cry_12_Z
                                                         0.065       6.039 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_13/gateop_A2/Cout
                                                         0.000       6.039        u_test_wr_ctrl/axi_awaddr_7_0_cry_14_Z
CLMA_30_89/COUT                   td                     0.065       6.104 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_15/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.104        u_test_wr_ctrl/axi_awaddr_7_0_cry_16_Z
                                                         0.065       6.169 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_17/gateop_A2/Cout
                                                         0.000       6.169        u_test_wr_ctrl/axi_awaddr_7_0_cry_18_Z
CLMA_30_93/COUT                   td                     0.065       6.234 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_19/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.234        u_test_wr_ctrl/axi_awaddr_7_0_cry_20_Z
                                                         0.065       6.299 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_21/gateop_A2/Cout
                                                         0.000       6.299        u_test_wr_ctrl/axi_awaddr_7_0_cry_22_Z
CLMA_30_97/COUT                   td                     0.065       6.364 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_23/gateop_A2/Cout
                                  net (fanout=1)         0.000       6.364        u_test_wr_ctrl/axi_awaddr_7_0_cry_24_Z
                                                         0.065       6.429 r      u_test_wr_ctrl/axi_awaddr_7_0_cry_25/gateop_A2/Cout
                                                         0.000       6.429        u_test_wr_ctrl/axi_awaddr_7_0_s_27/n6
CLMA_30_101/Y2                    td                     0.197       6.626 r      u_test_wr_ctrl/axi_awaddr_7_0_s_27/gateop/Y
                                  net (fanout=1)         0.796       7.422        u_test_wr_ctrl/axi_awaddr_7[27]/n2
CLMA_38_80/D4                                                              r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/L4

Data arrival time                                                    7.422        Logic Levels: 9   
                                                                                  Logic: 2.573ns(49.768%), Route: 2.597ns(50.232%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                            10.000      10.000 r                        
Clock network delay (propagated)                         2.252      12.252                          

CLMA_38_80/CLK                                                      12.252 r      u_test_wr_ctrl/axi_awaddr_1[28]/opit_0_inv_L5Q_perm/CLK
Setup time                                              -0.120      12.132                          

Data required time                                                  12.132                          
----------------------------------------------------------------------------------------------------
Data required time                                                  12.132                          
Data arrival time                                                   -7.422                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          4.710                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_77/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/CLK
CLMS_38_77/Q3                     tco                    0.245       2.497 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[107]/opit_0_inv_L5Q/Q
                                  net (fanout=2)         0.273       2.770        dsp_join_kb_3[17] 
CLMS_38_81/M3                                                              f      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/D

Data arrival time                                                    2.770        Logic Levels: 1   
                                                                                  Logic: 0.245ns(47.297%), Route: 0.273ns(52.703%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[18]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.770                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.117                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_85/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/CLK
CLMS_38_85/Q0                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[113]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.272       2.772        dsp_join_kb_3[23] 
CLMS_38_81/M0                                                              f      u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/D

Data arrival time                                                    2.772        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.692%), Route: 0.272ns(52.308%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[24]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.772                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.119                          
====================================================================================================

====================================================================================================

Startpoint  : u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/D
Path Group  : axi_clk1
Path Type   : min
Path Class  : sequential timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_77/CLK                                           0.000       2.252 r      u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/CLK
CLMS_38_77/Q2                     tco                    0.248       2.500 f      u_test_main_ctrl/I_prbs31_128bit/latch_y[110]/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         0.273       2.773        dsp_join_kb_3[20] 
CLMS_38_81/M2                                                              f      u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/D

Data arrival time                                                    2.773        Logic Levels: 1   
                                                                                  Logic: 0.248ns(47.601%), Route: 0.273ns(52.399%)
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMS_38_81/CLK                                                       2.252 r      u_test_rd_ctrl/axi_araddr_1[21]/opit_0_inv/CLK
Hold time                                                0.401       2.653                          

Data required time                                                   2.653                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.653                          
Data arrival time                                                   -2.773                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.514       4.013        u_ipsl_hmemc_top/global_reset
CLMA_58_89/RSCO                   td                     0.153       4.166 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_init_start/opit_0_inv/RSOUT
                                  net (fanout=1)         0.000       4.166        n72               
CLMA_58_93/RSCO                   td                     0.103       4.269 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/rst_cnt[0]/opit_0_inv_INVQ_perm/RSOUT
                                  net (fanout=1)         0.000       4.269        n71               
CLMA_58_97/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/RS

Data arrival time                                                    4.269        Logic Levels: 3   
                                                                                  Logic: 0.503ns(24.938%), Route: 1.514ns(75.062%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_97/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddrc_rst_cnt[1]/opit_0_inv_L5Q_perm/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.269                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.258                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.521       4.020        u_ipsl_hmemc_top/global_reset
CLMA_58_92/RSCO                   td                     0.153       4.173 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.173        n73               
CLMA_58_96/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/RS

Data arrival time                                                    4.173        Logic Levels: 2   
                                                                                  Logic: 0.400ns(20.822%), Route: 1.521ns(79.178%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_96/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_preset/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.173                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : max
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.247       2.499 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        1.521       4.020        u_ipsl_hmemc_top/global_reset
CLMA_58_92/RSCO                   td                     0.153       4.173 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/init_ddrc_rst/opit_0_inv_L5Q_perm/RSOUT
                                  net (fanout=2)         0.000       4.173        n73               
CLMA_58_96/RSCI                                                            f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/RS

Data arrival time                                                    4.173        Logic Levels: 2   
                                                                                  Logic: 0.400ns(20.822%), Route: 1.521ns(79.178%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                      1000.000    1000.000 r                        
Clock network delay (propagated)                         2.252    1002.252                          

CLMA_58_96/CLK                                                    1002.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/presetn/opit_0_inv/CLK
Recovery time                                           -0.725    1001.527                          

Data required time                                                1001.527                          
----------------------------------------------------------------------------------------------------
Data required time                                                1001.527                          
Data arrival time                                                   -4.173                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                        997.354                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[2]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[0]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS
Path Group  : pll_50_400|clkout1_inferred_clock
Path Type   : min
Path Class  : async timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_148/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/CLK
CLMA_38_148/Q1                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/global_reset/opit_0_inv_L5Q_perm/Q
                                  net (fanout=37)        0.529       3.029        u_ipsl_hmemc_top/global_reset
CLMA_38_168/RSCO                  td                     0.140       3.169 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_d3[0]/opit_0_inv/RSOUT
                                  net (fanout=4)         0.000       3.169        n83               
CLMA_38_172/RSCI                                                           r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/RS

Data arrival time                                                    3.169        Logic Levels: 2   
                                                                                  Logic: 0.388ns(42.312%), Route: 0.529ns(57.688%)
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_172/CLK                                                      2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ddrphy_update_ctrl/dll_step_copy_synced[1]/opit_0_inv/CLK
Removal time                                             0.648       2.900                          

Data required time                                                   2.900                          
----------------------------------------------------------------------------------------------------
Data required time                                                   2.900                          
Data arrival time                                                   -3.169                          
----------------------------------------------------------------------------------------------------
Slack (MET)                                                          0.269                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
Endpoint    : ddr_init_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_58_89/CLK                                           0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/CLK
CLMA_58_89/Q1                     tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_ddrc_top/u_ipsl_ddrc_reset_ctrl/ddr_init_done/opit_0_inv/Q
                                  net (fanout=5)         2.570       5.070        ddr_init_done_c   
IOL_7_282/DO                      td                     0.122       5.192 f      ddr_init_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       5.192        ddr_init_done_obuf/ntO
IOBD_0_282/PAD                    td                     2.720       7.912 f      ddr_init_done_obuf/opit_0/O
                                  net (fanout=1)         0.083       7.995        nt_ddr_init_done  
B2                                                                         f      ddr_init_done (port)

Data arrival time                                                    7.995        Logic Levels: 3   
                                                                                  Logic: 3.090ns(53.805%), Route: 2.653ns(46.195%)
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
Endpoint    : ddrphy_rst_done (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock pll_50_400|clkout1_inferred_clock (rising edge)
                                                         0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_38_152/CLK                                          0.000       2.252 r      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/CLK
CLMA_38_152/Q2                    tco                    0.248       2.500 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_ddrphy_reset_ctrl/led0_ddrphy_rst/opit_0_inv_L5Q_perm/Q
                                  net (fanout=1)         2.052       4.552        ddrphy_rst_done_c 
IOL_7_281/DO                      td                     0.122       4.674 f      ddrphy_rst_done_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.674        ddrphy_rst_done_obuf/ntO
IOBS_0_281/PAD                    td                     2.720       7.394 f      ddrphy_rst_done_obuf/opit_0/O
                                  net (fanout=1)         0.088       7.482        nt_ddrphy_rst_done
A2                                                                         f      ddrphy_rst_done (port)

Data arrival time                                                    7.482        Logic Levels: 3   
                                                                                  Logic: 3.090ns(59.082%), Route: 2.140ns(40.918%)
====================================================================================================

====================================================================================================

Startpoint  : u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : err_flag (port)
Path Group  : 
Path Type   : max
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------

Clock axi_clk1 (rising edge)                             0.000       0.000 r                        
Clock network delay (propagated)                         2.252       2.252                          

CLMA_30_105/CLK                                          0.000       2.252 r      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/CLK
CLMA_30_105/Q0                    tco                    0.248       2.500 f      u_test_rd_ctrl/err_flag_led/opit_0_inv_L5Q_perm/Q
                                  net (fanout=2)         1.933       4.433        err_flag_c        
IOL_151_114/DO                    td                     0.122       4.555 f      err_flag_obuf/opit_1/O
                                  net (fanout=1)         0.000       4.555        err_flag_obuf/ntO 
IOBD_152_114/PAD                  td                     2.720       7.275 f      err_flag_obuf/opit_0/O
                                  net (fanout=1)         0.161       7.436        nt_err_flag       
U10                                                                        f      err_flag (port)   

Data arrival time                                                    7.436        Logic Levels: 3   
                                                                                  Logic: 3.090ns(59.606%), Route: 2.094ns(40.394%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[2] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


R6                                                       0.000       0.000 f      pad_dq_ch0[2] (port)
                                  net (fanout=1)         0.034       0.034        nt_pad_dq_ch0[2]  
IOBD_0_14/DIN                     td                     0.580       0.614 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/opit_0/O
                                  net (fanout=1)         0.000       0.614        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_05_dut/ntI
IOL_7_14/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr5_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.614        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.463%), Route: 0.034ns(5.537%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[1] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


T6                                                       0.000       0.000 f      pad_dq_ch0[1] (port)
                                  net (fanout=1)         0.035       0.035        nt_pad_dq_ch0[1]  
IOBS_0_13/DIN                     td                     0.580       0.615 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/opit_0/O
                                  net (fanout=1)         0.000       0.615        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_04_dut/ntI
IOL_7_13/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr4_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.615        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.309%), Route: 0.035ns(5.691%)
====================================================================================================

====================================================================================================

Startpoint  : pad_dq_ch0[7] (port)
Endpoint    : u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI
Path Group  : 
Path Type   : min
Path Class  : combinational timing path

Location                          Delay Type              Incr        Path        Logical Resource  
----------------------------------------------------------------------------------------------------


P6                                                       0.000       0.000 f      pad_dq_ch0[7] (port)
                                  net (fanout=1)         0.036       0.036        nt_pad_dq_ch0[7]  
IOBS_0_37/DIN                     td                     0.580       0.616 f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/opit_0/O
                                  net (fanout=1)         0.000       0.616        u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iob_12_dut/ntI
IOL_7_37/DI                                                                f      u_ipsl_hmemc_top/u_ipsl_hmemc_phy_top/u_ipsl_phy_io/iol_iddr12_dut/gateop_inv_IO/PADI

Data arrival time                                                    0.616        Logic Levels: 1   
                                                                                  Logic: 0.580ns(94.156%), Route: 0.036ns(5.844%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 8.000 sec
Action report_timing: CPU time elapsed is 5.828 sec
Current time: Wed Oct 23 13:24:40 2019
Action report_timing: Peak memory pool usage is 273,330,176 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Wed Oct 23 13:24:41 2019
Compiling architecture definition.
Compiling verification operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling common defs.
Compiling common devices.
Building architecture model.
Loading device packaging model 'BG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 0.703125 sec.
Generating architecture configuration.
The bitstream file is "C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/pnr/ctrl_phy_22/generate_bitstream/ipsl_hmemc_top_test.sbit"
Generate programming file takes 7.671875 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 14.000 sec
Action gen_bit_stream: CPU time elapsed is 11.672 sec
Current time: Wed Oct 23 13:24:54 2019
Action gen_bit_stream: Peak memory pool usage is 322,744,320 bytes
Process "Generate Bitstream" done.
Process exit normally.
W: FabFlow 1025: Design file C:/Users/zzl/Desktop/FPGA/PANGO/my_video_v1.3/ipcore/ddr3/ddr3.v was removed outside.
Compiling architecture definition.
Compiling architecture definition.
