
*** Running vivado
    with args -log fpga_sobel_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_sobel_top.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_sobel_top.tcl -notrace
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1348.406 ; gain = 131.805 ; free physical = 205 ; free virtual = 4855
Command: synth_design -top fpga_sobel_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 181096
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2156.082 ; gain = 403.746 ; free physical = 170 ; free virtual = 3721
---------------------------------------------------------------------------------
WARNING: [Synth 8-10929] literal value 'd256 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:72]
WARNING: [Synth 8-10929] literal value 'd256 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:73]
WARNING: [Synth 8-10929] literal value 'd256 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:74]
WARNING: [Synth 8-10929] literal value 'd393 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:77]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:77]
WARNING: [Synth 8-10929] literal value 'd769 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:77]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:77]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:77]
WARNING: [Synth 8-10929] literal value 'd349 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:78]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:78]
WARNING: [Synth 8-10929] literal value 'd686 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:78]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:78]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:78]
WARNING: [Synth 8-10929] literal value 'd272 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:79]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:79]
WARNING: [Synth 8-10929] literal value 'd534 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:79]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:79]
WARNING: [Synth 8-10929] literal value 'd1000 truncated to fit in 8 bits [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:79]
INFO: [Synth 8-11241] undeclared symbol 'cam_pwd_o', assumed default net type 'wire' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fpga_sobel_top.v:90]
INFO: [Synth 8-6157] synthesizing module 'fpga_sobel_top' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fpga_sobel_top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cam_mod' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'camera_init' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/camera_init.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg_init' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/reg_init.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_init' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/reg_init.v:1]
INFO: [Synth 8-6157] synthesizing module 'sccb_sender' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sccb_sender.v:1]
INFO: [Synth 8-226] default block is never used [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sccb_sender.v:61]
INFO: [Synth 8-6155] done synthesizing module 'sccb_sender' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sccb_sender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'camera_init' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/camera_init.v:1]
INFO: [Synth 8-6157] synthesizing module 'cam_data_capt' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_capt.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam_data_capt' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_capt.v:1]
WARNING: [Synth 8-7071] port 'wr_en' of module 'cam_data_capt' is unconnected for instance 'cam_data_capt_01' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_mod.v:38]
WARNING: [Synth 8-7071] port 'out_addr' of module 'cam_data_capt' is unconnected for instance 'cam_data_capt_01' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_mod.v:38]
WARNING: [Synth 8-7023] instance 'cam_data_capt_01' of module 'cam_data_capt' has 8 connections declared, but only 6 given [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_mod.v:38]
INFO: [Synth 8-6157] synthesizing module 'cam_data_proc' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:1]
WARNING: [Synth 8-4179] divide by zero is illegal [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:72]
WARNING: [Synth 8-4179] divide by zero is illegal [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:73]
WARNING: [Synth 8-4179] divide by zero is illegal [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:74]
INFO: [Synth 8-6155] done synthesizing module 'cam_data_proc' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_data_proc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cam_mod' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/cam_mod.v:3]
INFO: [Synth 8-6157] synthesizing module 'sobel_mod' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'rgb_to_grayscale' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/rgb_to_grascale.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb_to_grayscale' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/rgb_to_grascale.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_kernel' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_kernel.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_data_buffer' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'fifo_double_line_buffer' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fifo_double_line_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'fifo_single_line_buffer' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fifo_single_line_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_single_line_buffer' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fifo_single_line_buffer.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fifo_double_line_buffer' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fifo_double_line_buffer.v:23]
INFO: [Synth 8-6157] synthesizing module 'sobel_data_modulate' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_data_modulate' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_data_buffer' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_buffer.v:2]
INFO: [Synth 8-6157] synthesizing module 'sobel_calc' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_calc' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_calc.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_kernel' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_kernel.v:23]
INFO: [Synth 8-6157] synthesizing module 'grayscale_to_rgb' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/grayscale_to_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'grayscale_to_rgb' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/grayscale_to_rgb.v:23]
INFO: [Synth 8-6155] done synthesizing module 'sobel_mod' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_display' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/vga_display.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_control' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/vga_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_control' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/vga_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_display' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/vga_display.v:1]
WARNING: [Synth 8-7071] port 'ram_addr' of module 'vga_display' is unconnected for instance 'vga_display_01' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fpga_sobel_top.v:121]
WARNING: [Synth 8-7023] instance 'vga_display_01' of module 'vga_display' has 9 connections declared, but only 8 given [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fpga_sobel_top.v:121]
INFO: [Synth 8-6155] done synthesizing module 'fpga_sobel_top' (0#1) [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/fpga_sobel_top.v:23]
WARNING: [Synth 8-7129] Port d4_i[7] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[6] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[5] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[4] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[3] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[2] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[1] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port d4_i[0] in module sobel_calc is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module cam_data_proc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2252.020 ; gain = 499.684 ; free physical = 162 ; free virtual = 3600
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.863 ; gain = 514.527 ; free physical = 160 ; free virtual = 3598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 2266.863 ; gain = 514.527 ; free physical = 160 ; free virtual = 3598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2266.863 ; gain = 0.000 ; free physical = 160 ; free virtual = 3598
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.613 ; gain = 0.000 ; free physical = 171 ; free virtual = 3591
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2412.648 ; gain = 0.000 ; free physical = 169 ; free virtual = 3590
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 162 ; free virtual = 3561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 162 ; free virtual = 3561
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 162 ; free virtual = 3561
---------------------------------------------------------------------------------
WARNING: [Synth 8-6040] Register count_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-327] inferring latch for variable 'data0_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:72]
WARNING: [Synth 8-327] inferring latch for variable 'data1_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'data2_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'data3_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'data4_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'data5_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'data6_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'data7_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'data8_o_reg' [/media/nisitha/My_Passport/image_processing/image_processing.srcs/sources_1/new/sobel_data_modulate.v:80]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 181 ; free virtual = 3544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 3     
	   2 Input   21 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   3 Input   10 Bit       Adders := 7     
	   2 Input   10 Bit       Adders := 7     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 5     
	   3 Input    8 Bit       Adders := 1     
	   6 Input    8 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 13    
	                8 Bit    Registers := 18    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Multipliers : 
	               2x32  Multipliers := 3     
+---RAMs : 
	               5K Bit	(640 X 8 bit)          RAMs := 2     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 12    
	   8 Input    8 Bit        Muxes := 5     
	   9 Input    8 Bit        Muxes := 2     
	   7 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 10    
	   5 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port clk in module cam_data_proc is either unconnected or has no load
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data3_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data2_o_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data7_o_reg[0]  is always disabled
WARNING: [Synth 8-264] enable of latch \sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data7_o_reg[0]  is always disabled
WARNING: [Synth 8-3332] Sequential element (sobel_mod_01/sobel_kernel_01/sobel_data_buffer_01/sobel_data_modulate_01/data7_o_reg[0]) is unused and will be removed from module fpga_sobel_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 213 ; free virtual = 3520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|camera_init | init/data_out | 2048x16       | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 218 ; free virtual = 3533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 218 ; free virtual = 3533
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 211 ; free virtual = 3526
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:50 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |    11|
|3     |LUT1     |     2|
|4     |LUT2     |    15|
|5     |LUT3     |    25|
|6     |LUT4     |    23|
|7     |LUT5     |    30|
|8     |LUT6     |    12|
|9     |RAMB36E1 |     1|
|10    |FDRE     |    61|
|11    |FDSE     |    23|
|12    |IBUF     |     2|
|13    |OBUF     |    17|
|14    |OBUFT    |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 2412.648 ; gain = 514.527 ; free physical = 225 ; free virtual = 3540
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:51 . Memory (MB): peak = 2412.648 ; gain = 660.312 ; free physical = 225 ; free virtual = 3540
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.648 ; gain = 0.000 ; free physical = 225 ; free virtual = 3541
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2412.648 ; gain = 0.000 ; free physical = 506 ; free virtual = 3824
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: eff77972
INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 2412.648 ; gain = 985.586 ; free physical = 476 ; free virtual = 3794
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2042.811; main = 1743.286; forked = 408.064
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3377.234; main = 2412.617; forked = 996.633
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2436.625 ; gain = 0.000 ; free physical = 476 ; free virtual = 3795
INFO: [Common 17-1381] The checkpoint '/media/nisitha/My_Passport/image_processing/image_processing.runs/synth_1/fpga_sobel_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_sobel_top_utilization_synth.rpt -pb fpga_sobel_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep  7 17:59:04 2025...
