$date
	Sun Oct 23 08:49:22 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#235191
b10101 !
1"
#235194
b10101 &
b10101 %
1$
#235195
0"
#235198
b1000000 &
b1000000 %
#235202
b100000 &
b100000 %
#235206
b10000 &
b10000 %
#235210
b1000 &
b1000 %
#235214
b100 &
b100 %
#235218
b10 &
b10 %
#235222
b1 &
1#
b1 %
#235226
b0 &
b0 %
0#
0$
#1283340
b110 !
1"
#1283342
b110 &
b110 %
1$
#1283343
0"
#1283346
b11 &
b11 %
#1283350
b1010 &
b1010 %
#1283354
b101 &
b101 %
#1283358
b10000 &
b10000 %
#1283362
b1000 &
b1000 %
#1283366
b100 &
b100 %
#1283370
b10 &
b10 %
#1283374
b1 &
1#
b1 %
#1283378
b0 &
b0 %
0#
0$
#2240929
b1101 !
1"
#2240930
b1101 &
b1101 %
1$
#2240931
0"
#2240934
b101000 &
b101000 %
#2240938
b10100 &
b10100 %
#2240942
b1010 &
b1010 %
#2240946
b101 &
b101 %
#2240950
b10000 &
b10000 %
#2240954
b1000 &
b1000 %
#2240958
b100 &
b100 %
#2240962
b10 &
b10 %
#2240966
b1 &
1#
b1 %
#2240970
b0 &
b0 %
0#
0$
#4500012
