#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 13 14:42:37 2019
# Process ID: 2966
# Current directory: /home/user/Documents/temp/embedded-final-project
# Command line: vivado
# Log file: /home/user/Documents/temp/embedded-final-project/vivado.log
# Journal file: /home/user/Documents/temp/embedded-final-project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd}
set_property  ip_repo_paths  /home/user/Documents/embedded-final-project/project-code/audio_ip [current_project]
update_ip_catalog
update_ip_catalog
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:xilinx:zybo_audio_ctrl:1.0 zybo_audio_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/zybo_audio_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins zybo_audio_ctrl_0/S_AXI]
startgroup
make_bd_pins_external  [get_bd_pins zybo_audio_ctrl_0/BCLK]
endgroup
startgroup
make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_cells zybo_audio_ctrl_0]
make_bd_intf_pins_external  [get_bd_cells zybo_audio_ctrl_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {12.288} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
set_property -dict [list CONFIG.PCW_QSPI_GRP_SINGLE_SS_ENABLE {1} CONFIG.PCW_I2C0_PERIPHERAL_ENABLE {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins processing_system7_0/IIC_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_1/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_gpio_1/S_AXI]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {1}] [get_bd_cells axi_gpio_1]
endgroup
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins axi_gpio_1/GPIO]
endgroup
regenerate_bd_layout
make_wrapper -files [get_files /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
reset_run design_1_processing_system7_0_1_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
file copy -force /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.runs/impl_1/design_1_wrapper.sysdef /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk -hwspec /home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.sdk/design_1_wrapper.hdf
open_bd_design {/home/user/Documents/temp/embedded-final-project/project-code/guitar_tuner/guitar_tuner.srcs/sources_1/bd/design_1/design_1.bd}
