
5. Printing statistics.

=== $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\gemm_0_S00_AXI ===

   Number of wires:                172
   Number of wire bits:           3910
   Number of public wires:          73
   Number of public wire bits:    3799
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                146
     $and                            2
     $eq                            76
     $logic_and                     18
     $logic_not                     12
     $mux                           27
     $ne                             2
     $not                            6
     $pmux                          38
     $reduce_and                    89
     $reduce_bool                   15
     $sdff                           3
     $sdffe                        285

=== FPAddSub_a ===

   Number of wires:                 56
   Number of wire bits:            658
   Number of public wires:          30
   Number of public wire bits:     446
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                          128
     $and                            4
     $eq                            12
     $logic_not                      6
     $lt                            31
     $mux                           83
     $not                           64
     $or                             3
     $pmux                          48
     $reduce_and                    16
     $reduce_or                     56

=== FPAddSub_c ===

   Number of wires:                 32
   Number of wire bits:            350
   Number of public wires:          19
   Number of public wire bits:     337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 81
     $add                            9
     $eq                            12
     $logic_not                      5
     $mux                            9
     $pmux                          66
     $reduce_or                     50
     $sub                            9

=== FPAddSub_d ===

   Number of wires:                 53
   Number of wire bits:            245
   Number of public wires:          28
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                           41
     $and                           11
     $logic_not                      1
     $mux                           34
     $not                            4
     $or                             9
     $reduce_and                     8
     $reduce_or                     11
     $xor                            2

=== FPAddSub_single ===

   Number of wires:                 30
   Number of wire bits:            420
   Number of public wires:          30
   Number of public wire bits:     420
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                         170

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            340
   Number of public wires:          27
   Number of public wire bits:     340
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $sdff                         172

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      92
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           18
     $and                            1
     $mux                            7
     $or                             1
     $reduce_or                      7
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  9
   Number of wire bits:            122
   Number of public wires:           7
   Number of public wire bits:      58
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sub                           73

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           16
     $or                             3
     $reduce_and                    16
     $reduce_or                     23

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             87
   Number of public wires:          12
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           25

=== FpAddSub_b ===

   Number of wires:                 40
   Number of wire bits:            349
   Number of public wires:          12
   Number of public wire bits:     157
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     $add                           33
     $mux                          197
     $sub                           33
     $xor                            2

=== fp16_to_fp32 ===

   Number of wires:                 73
   Number of wire bits:            343
   Number of public wires:           5
   Number of public wire bits:      88
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 70
     $add                           12
     $and                           55
     $dlatch                         4
     $eq                             5
     $logic_not                     20
     $mux                          110
     $not                           12
     $reduce_or                      4
     $shl                           23
     $sub                           40

=== fp32_to_fp16 ===

   Number of wires:                 14
   Number of wire bits:            136
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $add                           16
     $eq                             8
     $ge                             8
     $le                             8
     $logic_and                      1
     $logic_not                     31
     $mux                           36
     $shr                           11
     $sub                            8

=== gemm_layer ===

   Number of wires:                 36
   Number of wire bits:           2130
   Number of public wires:          36
   Number of public wire bits:    2130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== matmul_20x20_systolic ===

   Number of wires:                559
   Number of wire bits:          11109
   Number of public wires:         552
   Number of public wire bits:   11071
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           32
     $eq                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          641
     $not                            1
     $sdff                           9

=== output_logic ===

   Number of wires:                542
   Number of wire bits:          39024
   Number of public wires:         434
   Number of public wire bits:   13192
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     $add                           40
     $dffe                           8
     $eq                             8
     $ge                            32
     $mux                        25774
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                       6434
     $sub                            8

=== processing_element ===

   Number of wires:                  8
   Number of wire bits:             98
   Number of public wires:           8
   Number of public wire bits:      98
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $sdff                          32

=== qadd ===

   Number of wires:                  6
   Number of wire bits:            103
   Number of public wires:           6
   Number of public wire bits:     103
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== qmult ===

   Number of wires:                  7
   Number of wire bits:             87
   Number of public wires:           7
   Number of public wire bits:      87
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2

=== seq_mac ===

   Number of wires:                 12
   Number of wire bits:            242
   Number of public wires:          12
   Number of public wire bits:     242
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $sdff                          96

=== systolic_data_setup ===

   Number of wires:                676
   Number of wire bits:           8547
   Number of public wires:         444
   Number of public wire bits:    7535
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                660
     $add                          144
     $and                         1280
     $dffe                          16
     $eq                           320
     $ge                           144
     $logic_and                     42
     $logic_not                      8
     $logic_or                      42
     $lt                            64
     $mux                           34
     $not                           43
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                        6096
     $sdffe                          2
     $sub                           16

=== systolic_pe_matrix ===

   Number of wires:               1246
   Number of wire bits:          20484
   Number of public wires:        1246
   Number of public wire bits:   20484
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                401
     $or                             1

=== design hierarchy ===

   gemm_layer                        1
     $paramod$41ce7cf734738109e6d2d7e48c357ff7b2e866ef\gemm_0_S00_AXI      0
       matmul_20x20_systolic         0
         output_logic                0
         systolic_data_setup         0
         systolic_pe_matrix          0
           processing_element        0
             seq_mac                 0
               fp32_to_fp16          0
               qadd                  0
                 FPAddSub_single      0
                   FPAddSub_a        0
                   FPAddSub_c        0
                   FPAddSub_d        0
                   FpAddSub_b        0
               qmult                 0
                 FPMult_16           0
                   FPMult_ExecuteModule      0
                   FPMult_NormalizeModule      0
                   FPMult_PrepModule      0
                   FPMult_RoundModule      0
                 fp16_to_fp32        0

   Number of wires:                 36
   Number of wire bits:           2130
   Number of public wires:          36
   Number of public wire bits:    2130
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

