INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/ulisses/Tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ulisses' on host 'ulisses-thinkpad' (Linux_x86_64 version 5.15.0-130-generic) on Wed Jan 15 16:36:37 -03 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/home/ulisses/Projects/masters-degree/geem'
Sourcing Tcl script '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/home/ulisses/Projects/masters-degree/geem/geem_hls'.
INFO: [HLS 200-10] Adding design file 'src/geem_pe.c' to the project
INFO: [HLS 200-10] Adding design file 'src/geem_sa.c' to the project
INFO: [HLS 200-10] Adding test bench file 'src/geem_test.c' to the project
INFO: [HLS 200-10] Opening solution '/home/ulisses/Projects/masters-degree/geem/geem_hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a35t-cpg236-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'src/geem_sa.c' ... 
INFO: [HLS 200-10] Analyzing design file 'src/geem_pe.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2726 ; free virtual = 11890
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2726 ; free virtual = 11890
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2722 ; free virtual = 11886
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'pe_compute' into 'sa_compute' (src/geem_sa.c:79) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2722 ; free virtual = 11886
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-5.1' (src/geem_sa.c:64) in function 'sa_compute' automatically.
INFO: [XFORM 203-502] Unrolling small iteration loop 'Loop-6' (src/geem_sa.c:70) in function 'sa_compute' automatically.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1' (src/geem_sa.c:64) in function 'sa_compute' completely with a factor of 1.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (src/geem_sa.c:70) in function 'sa_compute' completely with a factor of 1.
INFO: [XFORM 203-602] Inlining function 'pe_compute' into 'sa_compute' (src/geem_sa.c:79) automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2705 ; free virtual = 11869
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2704 ; free virtual = 11868
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sa_compute' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sa_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.26 seconds; current allocated memory: 104.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 104.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sa_compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_pe_li' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_pe_tw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_pe_ri' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_pe_bw' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_pe_ba' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_buffer_a_li_ready' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_buffer_a_li_value' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_buffer_b_tw_ready' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_buffer_b_tw_value' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sa_compute/sa_ba_sa' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sa_compute' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_address0' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_we0' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_d0' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_address1' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_we1' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'sa_compute/sa_ba_sa_d1' to 0.
WARNING: [RTGEN 206-101] Port 'sa_compute/sa_ba_sa_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sa_compute'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 105.693 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 118.06 MHz
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 930.953 ; gain = 526.004 ; free physical = 2798 ; free virtual = 11964
INFO: [VHDL 208-304] Generating VHDL RTL for sa_compute.
INFO: [VLOG 209-307] Generating Verilog RTL for sa_compute.
INFO: [HLS 200-112] Total elapsed time: 10.32 seconds; peak allocated memory: 105.693 MB.
