
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Sun Mar 19 20:21:26 2023
Host:		ieng6-ece-20.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> is_common_ui_mode
<CMD> restoreDesign /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat fullchip
#% Begin load design ... (date=03/19 20:21:53, mem=485.7M)
Set Default Input Pin Transition as 0.1 ps.
Loading design 'fullchip' saved by 'Innovus' '19.17-s077_1' on 'Sun Mar 19 20:09:46 2023'.
% Begin Load MMMC data ... (date=03/19 20:21:54, mem=487.7M)
% End Load MMMC data ... (date=03/19 20:21:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=487.8M, current mem=487.8M)
Cmin Cmax

Loading LEF file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Sun Mar 19 20:21:54 2023
viaInitial ends at Sun Mar 19 20:21:54 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/viewDefinition.tcl
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.04min, real=0.03min, mem=25.0M, fe_cpu=0.35min, fe_real=0.50min, fe_mem=747.3M) ***
% Begin Load netlist data ... (date=03/19 20:21:56, mem=512.9M)
*** Begin netlist parsing (mem=747.3M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilogBinary netlist '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.v.bin'
Reading binary database version 2 in 1-threaded mode

*** Memory Usage v#1 (Current mem = 761.262M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=761.3M) ***
% End Load netlist data ... (date=03/19 20:21:57, total cpu=0:00:00.1, real=0:00:01.0, peak res=534.5M, current mem=534.5M)
Set top cell to fullchip.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell fullchip ...
*** Netlist is unique.
** info: there are 1832 modules.
** info: there are 26200 stdCell insts.

*** Memory Usage v#1 (Current mem = 833.188M, initial mem = 283.785M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Loading preference file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/gui.pref.tcl ...
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Stripe will break at block ring.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/modes/CON/CON.sdc' ...
Current (total cpu=0:00:22.6, real=0:00:32.0, peak res=770.2M, current mem=770.2M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=789.5M, current mem=789.5M)
Current (total cpu=0:00:22.7, real=0:00:32.0, peak res=789.5M, current mem=789.5M)
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/views/WC_VIEW/latency.sdc' ...
Reading latency file '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/mmmc/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 BUFFD20 BUFFD24 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of usable buffers: 27
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16 INVD20 INVD24
Total number of usable inverters: 27
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified usable delay cells: 9
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
% Begin Load MMMC data post ... (date=03/19 20:21:58, mem=812.3M)
% End Load MMMC data post ... (date=03/19 20:21:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=812.3M, current mem=812.3M)
Reading floorplan file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.fp.gz (mem = 1055.4M).
% Begin Load floorplan data ... (date=03/19 20:21:58, mem=812.3M)
*info: reset 27424 existing net BottomPreferredLayer and AvoidDetour
net ignore based on current view = 0
Deleting old partition specification.
Set FPlanBox to (0 0 947600 947200)
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
 ... processed partition successfully.
Reading binary special route file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.fp.spr.gz (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023, version: 1)
Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=813.8M, current mem=813.8M)
Set (core_instance) in guide (7200 7200 859200 820800)
There are 205 nets with weight being set
There are 244 nets with bottomPreferredRoutingLayer being set
There are 205 nets with avoidDetour being set
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
% End Load floorplan data ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=815.9M, current mem=815.9M)
Reading congestion map file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.route.congmap.gz ...
% Begin Load SymbolTable ... (date=03/19 20:21:59, mem=816.3M)
Suppress "**WARN ..." messages.
Un-suppress "**WARN ..." messages.
% End Load SymbolTable ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=822.2M, current mem=822.2M)
Loading place ...
% Begin Load placement data ... (date=03/19 20:21:59, mem=822.2M)
Reading placement file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.place.gz.
** Reading stdCellPlacement_binary (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023, version# 2) ...
Read Views for adaptive view pruning ...
Read 0 views from Binary DB for adaptive view pruning
*** Completed restorePlace (cpu=0:00:00.1 real=0:00:00.0 mem=1063.6M) ***
Total net length = 3.765e+05 (1.618e+05 2.147e+05) (ext = 7.016e+03)
% End Load placement data ... (date=03/19 20:21:59, total cpu=0:00:00.1, real=0:00:00.0, peak res=827.8M, current mem=827.1M)
Reading PG file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.pg.gz
*** Completed restorePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1059.6M) ***
% Begin Load routing data ... (date=03/19 20:22:00, mem=827.5M)
Reading routing file - /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.route.gz.
Reading Innovus routing data (Created by Innovus v19.17-s077_1 on Sun Mar 19 20:09:42 2023 Format: 19.1) ...
*** Total 27310 nets are successfully restored.
*** Completed restoreRoute (cpu=0:00:00.3 real=0:00:00.0 mem=1091.6M) ***
% End Load routing data ... (date=03/19 20:22:00, total cpu=0:00:00.3, real=0:00:00.0, peak res=863.1M, current mem=862.6M)
TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
Reading property file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.prop
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Completed restoreProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1097.7M) ***
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Loading rc congestion map /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.congmap.gz ...
Start generating vias ...
#Skip building auto via since it is not turned on.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Via generation completed.
% Begin Load power constraints ... (date=03/19 20:22:01, mem=900.8M)
'set_default_switching_activity' finished successfully.
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

% End Load power constraints ... (date=03/19 20:22:01, total cpu=0:00:00.0, real=0:00:00.0, peak res=901.0M, current mem=901.0M)
% Begin load AAE data ... (date=03/19 20:22:01, mem=901.0M)
AAE DB initialization (MEM=1152.56 CPU=0:00:00.6 REAL=0:00:00.0) 
% End load AAE data ... (date=03/19 20:22:02, total cpu=0:00:01.0, real=0:00:01.0, peak res=908.9M, current mem=908.9M)
Restoring CCOpt config...
  Extracting original clock gating for clk...
    clock_tree clk contains 6512 sinks and 0 clock gates.
    Extraction for clk complete.
  Extracting original clock gating for clk done.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
  The skew group clk/CON was created. It contains 6512 sinks and 1 sources.
Restoring CCOpt config done.
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
**WARN: (IMPCTE-107):	The following globals have been obsoleted since version 19.17-s077_1. They will be removed in the next release. 
timing_enable_default_delay_arc
#% End load design ... (date=03/19 20:22:03, total cpu=0:00:08.7, real=0:00:10.0, peak res=926.2M, current mem=922.7M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPCTE-107           1  The following globals have been obsolete...
*** Message Summary: 1636 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/19 20:23:09, mem=941.3M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 941.28 (MB), peak = 944.25 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=1195.6M, init mem=1204.8M)
*info: Placed = 26200          (Fixed = 67)
*info: Unplaced = 0           
Placement Density:61.22%(126022/205844)
Placement Density (including fixed std cells):61.22%(126022/205844)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1207.6M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (78) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1207.6M) ***
#Start route 205 clock and analog nets...
% Begin globalDetailRoute (date=03/19 20:23:10, mem=945.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 19 20:23:10 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=27219
#need_extraction net=27219 (total=27424)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 20:23:12 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27422 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Restoring pin access data from file /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/fullchip.apa ...
#Done restoring pin access data
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 1043.52 (MB), peak = 1072.12 (MB)
#Merging special wires: starts on Sun Mar 19 20:23:31 2023 with memory = 1044.13 (MB), peak = 1072.12 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.0 GB, peak:1.0 GB
#
#Finished routing data preparation on Sun Mar 19 20:23:31 2023
#
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 39.52 (MB)
#Total memory = 1044.27 (MB)
#Peak memory = 1072.12 (MB)
#
#
#Start global routing on Sun Mar 19 20:23:31 2023
#
#
#Start global routing initialization on Sun Mar 19 20:23:31 2023
#
#Number of eco nets is 69
#
#Start global routing data preparation on Sun Mar 19 20:23:31 2023
#
#Start routing resource analysis on Sun Mar 19 20:23:31 2023
#
#Routing resource analysis is done on Sun Mar 19 20:23:31 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2288          79       24964    66.83%
#  M2             V        2285          84       24964     1.26%
#  M3             H        2367           0       24964     0.02%
#  M4             V        2305          64       24964     0.00%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2369           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         592           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  15166       1.19%      199712     8.51%
#
#  205 nets (0.75%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 19 20:23:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1049.34 (MB), peak = 1072.12 (MB)
#
#
#Global routing initialization is done on Sun Mar 19 20:23:31 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1052.78 (MB), peak = 1072.12 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1088.68 (MB), peak = 1088.79 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.69 (MB), peak = 1089.69 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.73 (MB), peak = 1089.73 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of nets with skipped attribute = 27103 (skipped).
#Total number of routable nets = 205.
#Total number of nets in the design = 27424.
#
#196 routable nets have only global wires.
#9 routable nets have only detail routed wires.
#27103 skipped nets have only detail routed wires.
#196 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#9 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                196               0  
#------------------------------------------------
#        Total                196               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                205           39                33           27064  
#-------------------------------------------------------------------------------
#        Total                205           39                33           27064  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 28798 um.
#Total half perimeter of net bounding box = 11101 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 421 um.
#Total wire length on LAYER M3 = 14301 um.
#Total wire length on LAYER M4 = 13697 um.
#Total wire length on LAYER M5 = 346 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20246
#Total number of multi-cut vias = 48 (  0.2%)
#Total number of single cut vias = 20198 ( 99.8%)
#Up-Via Summary (total 20246):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6643 ( 99.3%)        48 (  0.7%)       6691
# M2              6555 (100.0%)         0 (  0.0%)       6555
# M3              6884 (100.0%)         0 (  0.0%)       6884
# M4               103 (100.0%)         0 (  0.0%)        103
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                20198 ( 99.8%)        48 (  0.2%)      20246 
#
#Total number of involved priority nets 196
#Maximum src to sink distance for priority net 392.9
#Average of max src_to_sink distance for priority net 43.5
#Average of ave src_to_sink distance for priority net 26.8
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 45.47 (MB)
#Total memory = 1089.82 (MB)
#Peak memory = 1089.82 (MB)
#
#Finished global routing on Sun Mar 19 20:23:33 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1055.65 (MB), peak = 1089.82 (MB)
#Start Track Assignment.
#Done with 583 horizontal wires in 2 hboxes and 208 vertical wires in 2 hboxes.
#Done with 7 horizontal wires in 2 hboxes and 3 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 30368 um.
#Total half perimeter of net bounding box = 11101 um.
#Total wire length on LAYER M1 = 383 um.
#Total wire length on LAYER M2 = 424 um.
#Total wire length on LAYER M3 = 15341 um.
#Total wire length on LAYER M4 = 13840 um.
#Total wire length on LAYER M5 = 346 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 20246
#Total number of multi-cut vias = 48 (  0.2%)
#Total number of single cut vias = 20198 ( 99.8%)
#Up-Via Summary (total 20246):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6643 ( 99.3%)        48 (  0.7%)       6691
# M2              6555 (100.0%)         0 (  0.0%)       6555
# M3              6884 (100.0%)         0 (  0.0%)       6884
# M4               103 (100.0%)         0 (  0.0%)        103
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                20198 ( 99.8%)        48 (  0.2%)      20246 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1068.43 (MB), peak = 1089.82 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:22
#Elapsed time = 00:00:22
#Increased memory = 63.84 (MB)
#Total memory = 1068.45 (MB)
#Peak memory = 1089.82 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 21.0% of the total area was rechecked for DRC, and 47.6% required routing.
#   number of violations = 0
#26133 out of 26200 instances (99.7%) need to be verified(marked ipoed), dirty area = 66.1%.
#   number of violations = 0
#cpu time = 00:00:53, elapsed time = 00:00:53, memory = 1087.77 (MB), peak = 1103.01 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 29756 um.
#Total half perimeter of net bounding box = 11101 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 4183 um.
#Total wire length on LAYER M3 = 13952 um.
#Total wire length on LAYER M4 = 11421 um.
#Total wire length on LAYER M5 = 87 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17733
#Total number of multi-cut vias = 130 (  0.7%)
#Total number of single cut vias = 17603 ( 99.3%)
#Up-Via Summary (total 17733):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6749 ( 98.1%)       130 (  1.9%)       6879
# M2              5949 (100.0%)         0 (  0.0%)       5949
# M3              4853 (100.0%)         0 (  0.0%)       4853
# M4                39 (100.0%)         0 (  0.0%)         39
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                17603 ( 99.3%)       130 (  0.7%)      17733 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:54
#Elapsed time = 00:00:54
#Increased memory = -7.58 (MB)
#Total memory = 1060.88 (MB)
#Peak memory = 1103.01 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1062.94 (MB), peak = 1103.01 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 29756 um.
#Total half perimeter of net bounding box = 11101 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 4183 um.
#Total wire length on LAYER M3 = 13952 um.
#Total wire length on LAYER M4 = 11421 um.
#Total wire length on LAYER M5 = 87 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17733
#Total number of multi-cut vias = 130 (  0.7%)
#Total number of single cut vias = 17603 ( 99.3%)
#Up-Via Summary (total 17733):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6749 ( 98.1%)       130 (  1.9%)       6879
# M2              5949 (100.0%)         0 (  0.0%)       5949
# M3              4853 (100.0%)         0 (  0.0%)       4853
# M4                39 (100.0%)         0 (  0.0%)         39
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                17603 ( 99.3%)       130 (  0.7%)      17733 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 29756 um.
#Total half perimeter of net bounding box = 11101 um.
#Total wire length on LAYER M1 = 80 um.
#Total wire length on LAYER M2 = 4183 um.
#Total wire length on LAYER M3 = 13952 um.
#Total wire length on LAYER M4 = 11421 um.
#Total wire length on LAYER M5 = 87 um.
#Total wire length on LAYER M6 = 33 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 17733
#Total number of multi-cut vias = 130 (  0.7%)
#Total number of single cut vias = 17603 ( 99.3%)
#Up-Via Summary (total 17733):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              6749 ( 98.1%)       130 (  1.9%)       6879
# M2              5949 (100.0%)         0 (  0.0%)       5949
# M3              4853 (100.0%)         0 (  0.0%)       4853
# M4                39 (100.0%)         0 (  0.0%)         39
# M5                13 (100.0%)         0 (  0.0%)         13
#-----------------------------------------------------------
#                17603 ( 99.3%)       130 (  0.7%)      17733 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:56
#Elapsed time = 00:00:55
#Increased memory = -5.24 (MB)
#Total memory = 1063.21 (MB)
#Peak memory = 1103.01 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = 93.63 (MB)
#Total memory = 1038.78 (MB)
#Peak memory = 1103.01 (MB)
#Number of warnings = 1
#Total number of warnings = 1
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:24:29 2023
#
% End globalDetailRoute (date=03/19 20:24:29, total cpu=0:01:20, real=0:01:19, peak res=1103.0M, current mem=1038.6M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/19 20:24:29, mem=1038.6M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Sun Mar 19 20:24:29 2023
#
#Generating timing data, please wait...
#27308 total nets, 205 already routed, 205 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 27325
End delay calculation. (MEM=1483.3 CPU=0:00:04.0 REAL=0:00:03.0)
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1104.54 (MB), peak = 1114.05 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=27424)
#Start reading timing information from file .timing_file_18060.tif.gz ...
#Read in timing information for 195 ports, 26200 instances from timing file .timing_file_18060.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Start routing data preparation on Sun Mar 19 20:24:42 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27422 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1122.09 (MB), peak = 1122.28 (MB)
#Merging special wires: starts on Sun Mar 19 20:24:44 2023 with memory = 1122.61 (MB), peak = 1122.61 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.1 GB, peak:1.1 GB
#
#Finished routing data preparation on Sun Mar 19 20:24:44 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.77 (MB)
#Total memory = 1122.71 (MB)
#Peak memory = 1122.72 (MB)
#
#
#Start global routing on Sun Mar 19 20:24:44 2023
#
#
#Start global routing initialization on Sun Mar 19 20:24:44 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sun Mar 19 20:24:44 2023
#
#Start routing resource analysis on Sun Mar 19 20:24:44 2023
#
#Routing resource analysis is done on Sun Mar 19 20:24:44 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2288          79       24964    66.83%
#  M2             V        2285          84       24964     1.26%
#  M3             H        2367           0       24964     0.02%
#  M4             V        2305          64       24964     0.00%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2369           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         592           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  15166       1.19%      199712     8.51%
#
#  205 nets (0.75%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 19 20:24:44 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.29 (MB), peak = 1127.29 (MB)
#
#
#Global routing initialization is done on Sun Mar 19 20:24:44 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1127.29 (MB), peak = 1127.29 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1208.55 (MB), peak = 1208.55 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1217.84 (MB), peak = 1217.84 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 27308.
#Total number of nets in the design = 27424.
#
#27103 routable nets have only global wires.
#205 routable nets have only detail routed wires.
#39 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#205 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           39                33           27064  
#------------------------------------------------------------
#        Total           39                33           27064  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                205           39                33           27064  
#-------------------------------------------------------------------------------
#        Total                205           39                33           27064  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)           (4)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           51(0.21%)     29(0.12%)     10(0.04%)      4(0.02%)   (0.38%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     51(0.03%)     29(0.02%)     10(0.01%)      4(0.00%)   (0.05%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
#  Overflow after GR: 0.00% H + 0.05% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          0.44 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.44 | (M2)     0.44 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 438231 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 536 um.
#Total wire length on LAYER M2 = 153157 um.
#Total wire length on LAYER M3 = 180927 um.
#Total wire length on LAYER M4 = 86430 um.
#Total wire length on LAYER M5 = 9123 um.
#Total wire length on LAYER M6 = 630 um.
#Total wire length on LAYER M7 = 3669 um.
#Total wire length on LAYER M8 = 3759 um.
#Total number of vias = 156827
#Total number of multi-cut vias = 130 (  0.1%)
#Total number of single cut vias = 156697 ( 99.9%)
#Up-Via Summary (total 156827):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90075 ( 99.9%)       130 (  0.1%)      90205
# M2             53835 (100.0%)         0 (  0.0%)      53835
# M3              9879 (100.0%)         0 (  0.0%)       9879
# M4               945 (100.0%)         0 (  0.0%)        945
# M5               696 (100.0%)         0 (  0.0%)        696
# M6               661 (100.0%)         0 (  0.0%)        661
# M7               606 (100.0%)         0 (  0.0%)        606
#-----------------------------------------------------------
#               156697 ( 99.9%)       130 (  0.1%)     156827 
#
#Max overcon = 4 tracks.
#Total overcon = 0.05%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 96.47 (MB)
#Total memory = 1219.19 (MB)
#Peak memory = 1219.19 (MB)
#
#Finished global routing on Sun Mar 19 20:24:59 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1152.33 (MB), peak = 1219.19 (MB)
#Start Track Assignment.
#Done with 32598 horizontal wires in 2 hboxes and 37119 vertical wires in 2 hboxes.
#Done with 7158 horizontal wires in 2 hboxes and 7333 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           453.93 	  0.00%  	  0.00% 	  0.00%
# M2        149494.51 	  0.02%  	  0.00% 	  0.00%
# M3        165160.68 	  0.04%  	  0.00% 	  0.00%
# M4         75153.10 	  0.00%  	  0.00% 	  0.00%
# M5          9021.20 	  0.00%  	  0.00% 	  0.00%
# M6           602.90 	  0.00%  	  0.00% 	  0.00%
# M7          3809.20 	  0.00%  	  0.00% 	  0.00%
# M8          3875.60 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      407571.13  	  0.03% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 459669 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 15617 um.
#Total wire length on LAYER M2 = 153151 um.
#Total wire length on LAYER M3 = 186659 um.
#Total wire length on LAYER M4 = 86924 um.
#Total wire length on LAYER M5 = 9162 um.
#Total wire length on LAYER M6 = 644 um.
#Total wire length on LAYER M7 = 3705 um.
#Total wire length on LAYER M8 = 3807 um.
#Total number of vias = 156827
#Total number of multi-cut vias = 130 (  0.1%)
#Total number of single cut vias = 156697 ( 99.9%)
#Up-Via Summary (total 156827):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             90075 ( 99.9%)       130 (  0.1%)      90205
# M2             53835 (100.0%)         0 (  0.0%)      53835
# M3              9879 (100.0%)         0 (  0.0%)       9879
# M4               945 (100.0%)         0 (  0.0%)        945
# M5               696 (100.0%)         0 (  0.0%)        696
# M6               661 (100.0%)         0 (  0.0%)        661
# M7               606 (100.0%)         0 (  0.0%)        606
#-----------------------------------------------------------
#               156697 ( 99.9%)       130 (  0.1%)     156827 
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1184.70 (MB), peak = 1219.19 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	288       295       583       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:25
#Elapsed time = 00:00:25
#Increased memory = 74.46 (MB)
#Total memory = 1185.39 (MB)
#Peak memory = 1219.19 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 123
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            1        1        0       12        0       14
#	M2            5        4       95        0        5      109
#	Totals        6        5       95       12        5      123
#cpu time = 00:03:03, elapsed time = 00:03:03, memory = 1238.34 (MB), peak = 1244.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 115
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        1        0        0        0        1
#	M2           24        8       66       10        6      114
#	Totals       24        9       66       10        6      115
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1246.74 (MB), peak = 1247.40 (MB)
#start 2nd optimization iteration ...
#   number of violations = 102
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        0        0        0        0        0
#	M2           24        6       62        6        4      102
#	Totals       24        6       62        6        4      102
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1250.11 (MB), peak = 1250.52 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1250.43 (MB), peak = 1251.85 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 475286 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5953 um.
#Total wire length on LAYER M2 = 157323 um.
#Total wire length on LAYER M3 = 180838 um.
#Total wire length on LAYER M4 = 113849 um.
#Total wire length on LAYER M5 = 10447 um.
#Total wire length on LAYER M6 = 1219 um.
#Total wire length on LAYER M7 = 2694 um.
#Total wire length on LAYER M8 = 2963 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 940 (  0.5%)
#Total number of single cut vias = 176807 ( 99.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             92626 ( 99.2%)       712 (  0.8%)      93338
# M2             66855 (100.0%)         0 (  0.0%)      66855
# M3             16013 (100.0%)         0 (  0.0%)      16013
# M4               775 (100.0%)         0 (  0.0%)        775
# M5                84 ( 26.9%)       228 ( 73.1%)        312
# M6               240 (100.0%)         0 (  0.0%)        240
# M7               214 (100.0%)         0 (  0.0%)        214
#-----------------------------------------------------------
#               176807 ( 99.5%)       940 (  0.5%)     177747 
#
#Total number of DRC violations = 0
#Cpu time = 00:03:20
#Elapsed time = 00:03:20
#Increased memory = -32.31 (MB)
#Total memory = 1153.21 (MB)
#Peak memory = 1251.85 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1155.01 (MB), peak = 1251.85 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 475286 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5953 um.
#Total wire length on LAYER M2 = 157323 um.
#Total wire length on LAYER M3 = 180838 um.
#Total wire length on LAYER M4 = 113849 um.
#Total wire length on LAYER M5 = 10447 um.
#Total wire length on LAYER M6 = 1219 um.
#Total wire length on LAYER M7 = 2694 um.
#Total wire length on LAYER M8 = 2963 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 940 (  0.5%)
#Total number of single cut vias = 176807 ( 99.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             92626 ( 99.2%)       712 (  0.8%)      93338
# M2             66855 (100.0%)         0 (  0.0%)      66855
# M3             16013 (100.0%)         0 (  0.0%)      16013
# M4               775 (100.0%)         0 (  0.0%)        775
# M5                84 ( 26.9%)       228 ( 73.1%)        312
# M6               240 (100.0%)         0 (  0.0%)        240
# M7               214 (100.0%)         0 (  0.0%)        214
#-----------------------------------------------------------
#               176807 ( 99.5%)       940 (  0.5%)     177747 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 475286 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5953 um.
#Total wire length on LAYER M2 = 157323 um.
#Total wire length on LAYER M3 = 180838 um.
#Total wire length on LAYER M4 = 113849 um.
#Total wire length on LAYER M5 = 10447 um.
#Total wire length on LAYER M6 = 1219 um.
#Total wire length on LAYER M7 = 2694 um.
#Total wire length on LAYER M8 = 2963 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 940 (  0.5%)
#Total number of single cut vias = 176807 ( 99.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             92626 ( 99.2%)       712 (  0.8%)      93338
# M2             66855 (100.0%)         0 (  0.0%)      66855
# M3             16013 (100.0%)         0 (  0.0%)      16013
# M4               775 (100.0%)         0 (  0.0%)        775
# M5                84 ( 26.9%)       228 ( 73.1%)        312
# M6               240 (100.0%)         0 (  0.0%)        240
# M7               214 (100.0%)         0 (  0.0%)        214
#-----------------------------------------------------------
#               176807 ( 99.5%)       940 (  0.5%)     177747 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#83.82% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 1169.25 (MB), peak = 1251.85 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 475286 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5953 um.
#Total wire length on LAYER M2 = 157323 um.
#Total wire length on LAYER M3 = 180838 um.
#Total wire length on LAYER M4 = 113849 um.
#Total wire length on LAYER M5 = 10447 um.
#Total wire length on LAYER M6 = 1219 um.
#Total wire length on LAYER M7 = 2694 um.
#Total wire length on LAYER M8 = 2963 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 116459 ( 65.5%)
#Total number of single cut vias = 61288 ( 34.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
# M2               265 (  0.4%)     66590 ( 99.6%)      66855
# M3                 3 (  0.0%)     16010 (100.0%)      16013
# M4                 1 (  0.1%)       774 ( 99.9%)        775
# M5                 0 (  0.0%)       312 (100.0%)        312
# M6                 1 (  0.4%)       239 ( 99.6%)        240
# M7                 2 (  0.9%)       212 ( 99.1%)        214
#-----------------------------------------------------------
#                61288 ( 34.5%)    116459 ( 65.5%)     177747 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1203.00 (MB), peak = 1251.85 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 19 20:29:14 2023
#
#
#Start Post Route Wire Spread.
#Done with 5261 horizontal wires in 3 hboxes and 5042 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 479428 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5955 um.
#Total wire length on LAYER M2 = 158274 um.
#Total wire length on LAYER M3 = 183002 um.
#Total wire length on LAYER M4 = 114846 um.
#Total wire length on LAYER M5 = 10454 um.
#Total wire length on LAYER M6 = 1220 um.
#Total wire length on LAYER M7 = 2706 um.
#Total wire length on LAYER M8 = 2971 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 116459 ( 65.5%)
#Total number of single cut vias = 61288 ( 34.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
# M2               265 (  0.4%)     66590 ( 99.6%)      66855
# M3                 3 (  0.0%)     16010 (100.0%)      16013
# M4                 1 (  0.1%)       774 ( 99.9%)        775
# M5                 0 (  0.0%)       312 (100.0%)        312
# M6                 1 (  0.4%)       239 ( 99.6%)        240
# M7                 2 (  0.9%)       212 ( 99.1%)        214
#-----------------------------------------------------------
#                61288 ( 34.5%)    116459 ( 65.5%)     177747 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1231.35 (MB), peak = 1251.85 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1168.23 (MB), peak = 1251.85 (MB)
#CELL_VIEW fullchip,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 205
#Total wire length = 479428 um.
#Total half perimeter of net bounding box = 410680 um.
#Total wire length on LAYER M1 = 5955 um.
#Total wire length on LAYER M2 = 158274 um.
#Total wire length on LAYER M3 = 183002 um.
#Total wire length on LAYER M4 = 114846 um.
#Total wire length on LAYER M5 = 10454 um.
#Total wire length on LAYER M6 = 1220 um.
#Total wire length on LAYER M7 = 2706 um.
#Total wire length on LAYER M8 = 2971 um.
#Total number of vias = 177747
#Total number of multi-cut vias = 116459 ( 65.5%)
#Total number of single cut vias = 61288 ( 34.5%)
#Up-Via Summary (total 177747):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61016 ( 65.4%)     32322 ( 34.6%)      93338
# M2               265 (  0.4%)     66590 ( 99.6%)      66855
# M3                 3 (  0.0%)     16010 (100.0%)      16013
# M4                 1 (  0.1%)       774 ( 99.9%)        775
# M5                 0 (  0.0%)       312 (100.0%)        312
# M6                 1 (  0.4%)       239 ( 99.6%)        240
# M7                 2 (  0.9%)       212 ( 99.1%)        214
#-----------------------------------------------------------
#                61288 ( 34.5%)    116459 ( 65.5%)     177747 
#
#detailRoute Statistics:
#Cpu time = 00:04:31
#Elapsed time = 00:04:30
#Increased memory = -19.02 (MB)
#Total memory = 1166.49 (MB)
#Peak memory = 1251.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:05:09
#Elapsed time = 00:05:09
#Increased memory = 62.95 (MB)
#Total memory = 1101.60 (MB)
#Peak memory = 1251.85 (MB)
#Number of warnings = 1
#Total number of warnings = 3
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:29:39 2023
#
% End globalDetailRoute (date=03/19 20:29:39, total cpu=0:05:09, real=0:05:10, peak res=1251.9M, current mem=1100.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:06:30, elapsed time = 00:06:30, memory = 1091.22 (MB), peak = 1251.85 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/19 20:29:39, total cpu=0:06:30, real=0:06:30, peak res=1251.9M, current mem=1091.2M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26200 and nets=27424 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1495.0M)
Extracted 10.0008% (CPU Time= 0:00:00.8  MEM= 1568.7M)
Extracted 20.0007% (CPU Time= 0:00:01.1  MEM= 1568.7M)
Extracted 30.0007% (CPU Time= 0:00:01.3  MEM= 1568.7M)
Extracted 40.0006% (CPU Time= 0:00:01.5  MEM= 1568.7M)
Extracted 50.0006% (CPU Time= 0:00:01.7  MEM= 1568.7M)
Extracted 60.0006% (CPU Time= 0:00:01.9  MEM= 1568.7M)
Extracted 70.0005% (CPU Time= 0:00:02.2  MEM= 1572.7M)
Extracted 80.0005% (CPU Time= 0:00:02.6  MEM= 1572.7M)
Extracted 90.0004% (CPU Time= 0:00:03.6  MEM= 1572.7M)
Extracted 100% (CPU Time= 0:00:04.3  MEM= 1572.7M)
Number of Extracted Resistors     : 456967
Number of Extracted Ground Cap.   : 454870
Number of Extracted Coupling Cap. : 726684
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1532.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.4  Real Time: 0:00:06.0  MEM: 1532.656M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1081.4M, totSessionCpu=0:07:16 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
Estimated cell power/ground rail width = 0.365 um
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.

Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
AAE DB initialization (MEM=1531.51 CPU=0:00:00.3 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1531.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1531.5M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD
clk(1000MHz) 
Starting Levelizing
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT)
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 10%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 20%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 30%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 40%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 50%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 60%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 70%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 80%
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT): 90%

Finished Levelizing
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT)

Starting Activity Propagation
2023-Mar-19 20:29:52 (2023-Mar-20 03:29:52 GMT)
2023-Mar-19 20:29:53 (2023-Mar-20 03:29:53 GMT): 10%
2023-Mar-19 20:29:53 (2023-Mar-20 03:29:53 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:29:53 (2023-Mar-20 03:29:53 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:14, real = 0:00:14, mem = 1183.7M, totSessionCpu=0:07:29 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1552.0M, init mem=1552.0M)
*info: Placed = 26200          (Fixed = 67)
*info: Unplaced = 0           
Placement Density:61.22%(126022/205844)
Placement Density (including fixed std cells):61.22%(126022/205844)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1549.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26200

Instance distribution across the VT partitions:

 LVT : inst = 11143 (42.5%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11143 (42.5%)

 HVT : inst = 15057 (57.5%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15057 (57.5%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26200 and nets=27424 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1544.0M)
Extracted 10.0008% (CPU Time= 0:00:00.9  MEM= 1617.7M)
Extracted 20.0007% (CPU Time= 0:00:01.2  MEM= 1617.7M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1617.7M)
Extracted 40.0006% (CPU Time= 0:00:01.6  MEM= 1617.7M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1617.7M)
Extracted 60.0006% (CPU Time= 0:00:02.1  MEM= 1617.7M)
Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 1621.7M)
Extracted 80.0005% (CPU Time= 0:00:02.9  MEM= 1621.7M)
Extracted 90.0004% (CPU Time= 0:00:04.0  MEM= 1621.7M)
Extracted 100% (CPU Time= 0:00:04.7  MEM= 1621.7M)
Number of Extracted Resistors     : 456967
Number of Extracted Ground Cap.   : 454870
Number of Extracted Coupling Cap. : 726684
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1581.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:07.0  MEM: 1581.668M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.7M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0.746094)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27325. 
Total number of fetched objects 27325
End delay calculation. (MEM=0 CPU=0:00:04.4 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:00:08.4 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.3 real=0:00:09.0 totSessionCpu=0:00:08.4 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:09.2/0:00:09.2 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1600.75)
Total number of fetched objects 27325
AAE_INFO-618: Total number of nets in the design is 27424,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1658.5 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1631.42 CPU=0:00:08.1 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1631.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1631.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1587.54)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27325. 
Total number of fetched objects 27325
AAE_INFO-618: Total number of nets in the design is 27424,  9.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=1593.69 CPU=0:00:01.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1593.69 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.1 real=0:00:15.0 totSessionCpu=0:08:02 mem=1593.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=1593.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1593.7M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1593.7M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1609.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.311  | -0.192  | -0.311  |
|           TNS (ns):| -72.350 | -46.758 | -25.592 |
|    Violating Paths:|   795   |   699   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.222%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:48, real = 0:00:48, mem = 1294.1M, totSessionCpu=0:08:03 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       205 (unrouted=0, trialRouted=0, noStatus=0, routed=205, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27219 (unrouted=116, trialRouted=0, noStatus=0, routed=27103, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 204 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
    cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
    cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
    sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
    wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
    hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
     Invs: INVD16: 6 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 205, tested: 205, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
    cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
    cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
    sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
    wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
    hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
     Invs: INVD16: 6 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=198, i=6, icg=0, nicg=0, l=0, total=204
    cell areas       : b=1313.640um^2, i=47.520um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1361.160um^2
    cell capacitance : b=0.723pF, i=0.104pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.827pF
    sink capacitance : count=6512, total=6.143pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.526pF, leaf=3.979pF, total=4.505pF
    wire lengths     : top=0.000um, trunk=3950.400um, leaf=25824.600um, total=29775.000um
    hp wire lengths  : top=0.000um, trunk=3037.800um, leaf=7337.300um, total=10375.100um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=113 avg=0.035ns sd=0.022ns min=0.009ns max=0.099ns {94 <= 0.063ns, 17 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=92 avg=0.074ns sd=0.030ns min=0.018ns max=0.103ns {23 <= 0.063ns, 2 <= 0.084ns, 54 <= 0.094ns, 9 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 102 BUFFD12: 5 CKBD12: 4 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 5 BUFFD3: 1 CKBD3: 13 BUFFD2: 5 CKBD2: 15 BUFFD1: 21 CKBD1: 7 BUFFD0: 1 CKBD0: 11 
     Invs: INVD16: 6 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.395, max=1.090, avg=0.735, sd=0.213], skew [0.696 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.055 gs=0.680)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       205 (unrouted=0, trialRouted=0, noStatus=0, routed=205, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27219 (unrouted=116, trialRouted=0, noStatus=0, routed=27103, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.1 real=0:00:04.1)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 1614.46M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 205 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:10.5/0:09:12.4 (0.9), mem = 1614.5M
(I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.31|   -72.38|       0|       0|       0|  61.22|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.31|   -72.38|       0|       0|       0|  61.22| 0:00:00.0|  1782.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 205 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=1782.4M) ***

(I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
*** DrvOpt [finish] : cpu/real = 0:00:07.5/0:00:07.5 (1.0), totSession cpu/real = 0:08:17.9/0:09:19.9 (0.9), mem = 1763.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:02, real = 0:01:03, mem = 1440.0M, totSessionCpu=0:08:18 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:08, Mem = 1723.28M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1723.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1723.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1733.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1733.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.13min real=0.13min mem=1723.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.311  | -0.192  | -0.311  |
|           TNS (ns):| -72.378 | -46.806 | -25.572 |
|    Violating Paths:|   797   |   701   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.222%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1733.3M
**optDesign ... cpu = 0:01:03, real = 0:01:04, mem = 1434.4M, totSessionCpu=0:08:19 **
*** Timing NOT met, worst failing slack is -0.311
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 205 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:19.7/0:09:21.7 (0.9), mem = 1713.7M
(I,S,L,T): WC_VIEW: 79.8794, 24.453, 1.07102, 105.403
*info: 205 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.311 TNS Slack -72.380 Density 61.22
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.311|-25.572|
|reg2reg   |-0.192|-46.807|
|HEPG      |-0.192|-46.807|
|All Paths |-0.311|-72.380|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.192|   -0.311| -46.807|  -72.380|    61.22%|   0:00:00.0| 1770.8M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.185|   -0.311| -47.916|  -73.488|    61.23%|   0:00:04.0| 1827.6M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.185|   -0.311| -47.560|  -73.133|    61.27%|   0:00:05.0| 1832.1M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.185|   -0.311| -47.513|  -73.085|    61.29%|   0:00:00.0| 1871.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.116|   -0.346| -72.654|  -98.970|    61.29%|   0:00:08.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_29_/E                             |
|  -0.114|   -0.346| -72.732|  -99.048|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
|  -0.113|   -0.346| -72.719|  -99.035|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
|  -0.112|   -0.346| -72.598|  -98.913|    61.29%|   0:00:00.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
|  -0.112|   -0.346| -72.441|  -98.756|    61.29%|   0:00:01.0| 1954.8M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_28_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.109|   -0.346| -67.606|  -93.960|    61.29%|   0:00:05.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.109|   -0.346| -67.575|  -93.929|    61.29%|   0:00:01.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.109|   -0.346| -67.385|  -93.739|    61.29%|   0:00:00.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.110|   -0.346| -67.385|  -93.739|    61.30%|   0:00:00.0| 1949.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:24.1 real=0:00:24.0 mem=1949.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.346|   -0.346| -26.354|  -93.739|    61.30%|   0:00:01.0| 1949.3M|   WC_VIEW|  default| out[95]                                            |
|  -0.346|   -0.346| -26.354|  -93.739|    61.30%|   0:00:00.0| 1949.3M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:01.0 mem=1949.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:24.2 real=0:00:25.0 mem=1949.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.385|
|HEPG      |-0.110|-67.385|
|All Paths |-0.346|-93.739|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -93.739 Density 61.30
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 27 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.384|
|HEPG      |-0.110|-67.384|
|All Paths |-0.346|-93.738|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 218 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:24.7 real=0:00:25.0 mem=1949.3M) ***
(I,S,L,T): WC_VIEW: 79.9569, 24.4935, 1.07319, 105.524
*** SetupOpt [finish] : cpu/real = 0:00:35.4/0:00:35.4 (1.0), totSession cpu/real = 0:08:55.2/0:09:57.1 (0.9), mem = 1930.2M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:08:55 mem=1930.2M) ***
Move report: Detail placement moves 51 insts, mean move: 2.30 um, max move: 9.00 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818): (402.20, 245.80) --> (407.60, 249.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1930.2MB
Summary Report:
Instances move: 51 (out of 26206 movable)
Instances flipped: 0
Mean displacement: 2.30 um
Max displacement: 9.00 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U818) (402.2, 245.8) -> (407.6, 249.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: ND2D1
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1930.2MB
*** Finished refinePlace (0:08:56 mem=1930.2M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 218 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:08:56.2/0:09:58.2 (0.9), mem = 1843.2M
(I,S,L,T): WC_VIEW: 79.9569, 24.4935, 1.07319, 105.524
*info: 218 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -93.738 Density 61.32
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-26.354|
|reg2reg   |-0.110|-67.384|
|HEPG      |-0.110|-67.384|
|All Paths |-0.346|-93.738|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.110|   -0.346| -67.384|  -93.738|    61.32%|   0:00:00.0| 1864.3M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.109|   -0.346| -66.858|  -93.212|    61.32%|   0:00:04.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_1__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_51_/D                             |
|  -0.109|   -0.346| -66.572|  -92.926|    61.32%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.109|   -0.346| -66.552|  -92.906|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.109|   -0.346| -66.533|  -92.887|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_5__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q9_reg_9_/D                                        |
|  -0.109|   -0.346| -65.674|  -92.028|    61.32%|   0:00:01.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.109|   -0.346| -65.672|  -92.026|    61.32%|   0:00:00.0| 1905.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 2 and inserted 10 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.109|   -0.346| -55.616|  -83.164|    61.32%|   0:00:07.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/E                             |
|  -0.109|   -0.346| -55.590|  -83.137|    61.32%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_53_/E                             |
|  -0.109|   -0.346| -55.404|  -82.951|    61.32%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/D                             |
|  -0.109|   -0.346| -55.087|  -82.635|    61.32%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_6__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_20_/E                           |
|  -0.109|   -0.346| -55.029|  -82.577|    61.32%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 2 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.109|   -0.346| -53.544|  -81.481|    61.33%|   0:00:05.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
|  -0.109|   -0.346| -53.177|  -81.114|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_37_/E                             |
|  -0.109|   -0.346| -53.169|  -81.105|    61.33%|   0:00:01.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_14_/E                           |
|  -0.109|   -0.346| -53.169|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:20.8 real=0:00:21.0 mem=1958.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.346|   -0.346| -27.936|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[95]                                            |
|  -0.346|   -0.346| -27.937|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[59]                                            |
|  -0.346|   -0.346| -27.936|  -81.105|    61.33%|   0:00:00.0| 1958.7M|   WC_VIEW|  default| out[95]                                            |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1958.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.2 real=0:00:21.0 mem=1958.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.936|
|reg2reg   |-0.109|-53.169|
|HEPG      |-0.109|-53.169|
|All Paths |-0.346|-81.105|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -81.105 Density 61.33
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.936|
|reg2reg   |-0.109|-53.169|
|HEPG      |-0.109|-53.169|
|All Paths |-0.346|-81.105|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:21.7 real=0:00:21.0 mem=1958.7M) ***
(I,S,L,T): WC_VIEW: 79.9691, 24.4989, 1.07465, 105.543
*** SetupOpt [finish] : cpu/real = 0:00:31.7/0:00:31.6 (1.0), totSession cpu/real = 0:09:28.0/0:10:29.8 (0.9), mem = 1939.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:09:28 mem=1939.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1939.6MB
Summary Report:
Instances move: 0 (out of 26223 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 1939.6MB
*** Finished refinePlace (0:09:29 mem=1939.6M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:02:14, real = 0:02:14, mem = 1517.1M, totSessionCpu=0:09:29 **
** Profile ** Start :  cpu=0:00:00.0, mem=1853.6M
** Profile ** Other data :  cpu=0:00:00.1, mem=1853.6M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1863.6M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1863.6M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -81.105 | -53.169 | -27.937 |
|    Violating Paths:|  1131   |  1035   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.363%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1863.6M
Info: 230 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.24MB/3031.45MB/1611.19MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.25MB/3031.45MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1518.25MB/3031.45MB/1611.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT)
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 10%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 20%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 30%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 40%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 50%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 60%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 70%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 80%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 90%

Finished Levelizing
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT)

Starting Activity Propagation
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT)
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 10%
2023-Mar-19 20:32:01 (2023-Mar-20 03:32:01 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1518.59MB/3031.45MB/1611.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT)
 ... Calculating switching power
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT): 10%
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT): 20%
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT): 30%
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT): 40%
2023-Mar-19 20:32:02 (2023-Mar-20 03:32:02 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 20:32:03 (2023-Mar-20 03:32:03 GMT): 60%
2023-Mar-19 20:32:03 (2023-Mar-20 03:32:03 GMT): 70%
2023-Mar-19 20:32:03 (2023-Mar-20 03:32:03 GMT): 80%
2023-Mar-19 20:32:04 (2023-Mar-20 03:32:04 GMT): 90%

Finished Calculating power
2023-Mar-19 20:32:04 (2023-Mar-20 03:32:04 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1519.21MB/3031.45MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1519.21MB/3031.45MB/1611.19MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1519.27MB/3031.45MB/1611.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1519.28MB/3031.45MB/1611.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 20:32:04 (2023-Mar-20 03:32:04 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       84.13868404 	   70.6201%
Total Switching Power:      33.86780260 	   28.4262%
Total Leakage Power:         1.13624722 	    0.9537%
Total Power:               119.14273371
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.41       1.896      0.4272       58.73       49.29
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.021e-05
Combinational                      23.16        22.6      0.6778       46.44       38.98
Clock (Combinational)              4.576       9.367     0.03123       13.97       11.73
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              84.14       33.87       1.136       119.1         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      84.14       33.87       1.136       119.1         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.576       9.367     0.03123       13.97       11.73
-----------------------------------------------------------------------------------------
Total                              4.576       9.367     0.03123       13.97       11.73
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00212 (CKBD16):           0.1707
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D4):        0.0002669
*                Total Cap:      1.72185e-10 F
*                Total instances in design: 26290
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1526.50MB/3031.45MB/1611.19MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:35.0/0:10:36.9 (0.9), mem = 1882.7M
(I,S,L,T): WC_VIEW: 79.9704, 24.5003, 1.07465, 105.545
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -0.346  TNS Slack -81.105 Density 61.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    61.36%|        -|  -0.346| -81.105|   0:00:00.0| 1882.7M|
|    60.86%|     1698|  -0.346| -80.723|   0:00:22.0| 1973.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.346  TNS Slack -80.800 Density 60.86
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 39 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:25.0) (real = 0:00:25.0) **
(I,S,L,T): WC_VIEW: 79.0983, 24.0313, 1.04864, 104.178
*** PowerOpt [finish] : cpu/real = 0:00:25.3/0:00:25.2 (1.0), totSession cpu/real = 0:10:00.3/0:11:02.2 (0.9), mem = 1973.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:00 mem=1973.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1973.4MB
Summary Report:
Instances move: 0 (out of 26223 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 1973.4MB
*** Finished refinePlace (0:10:01 mem=1973.4M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:02:46, real = 0:02:46, mem = 1534.9M, totSessionCpu=0:10:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=1960.40M, totSessionCpu=0:10:02).
**optDesign ... cpu = 0:02:47, real = 0:02:47, mem = 1535.7M, totSessionCpu=0:10:02 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.75MB/3128.24MB/1611.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT)
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 10%
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 20%
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 30%
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 40%
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 50%
2023-Mar-19 20:32:32 (2023-Mar-20 03:32:32 GMT): 60%
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT): 70%
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT): 80%
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT): 90%

Finished Levelizing
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT)

Starting Activity Propagation
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT)
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT): 10%
2023-Mar-19 20:32:33 (2023-Mar-20 03:32:33 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT)
 ... Calculating switching power
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 10%
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 20%
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 30%
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 40%
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 20:32:34 (2023-Mar-20 03:32:34 GMT): 60%
2023-Mar-19 20:32:35 (2023-Mar-20 03:32:35 GMT): 70%
2023-Mar-19 20:32:35 (2023-Mar-20 03:32:35 GMT): 80%
2023-Mar-19 20:32:35 (2023-Mar-20 03:32:35 GMT): 90%

Finished Calculating power
2023-Mar-19 20:32:35 (2023-Mar-20 03:32:35 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1536.49MB/3128.24MB/1611.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 20:32:35 (2023-Mar-20 03:32:35 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: fullchip
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.26465383 	   70.7187%
Total Switching Power:      33.36640467 	   28.3389%
Total Leakage Power:         1.10957477 	    0.9424%
Total Power:               117.74063313
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.28       1.875      0.4226       58.58       49.76
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.033e-05
Combinational                       22.4       22.16      0.6558       45.22        38.4
Clock (Combinational)              4.576       9.335     0.03123       13.94       11.84
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.26       33.37        1.11       117.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.26       33.37        1.11       117.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.576       9.335     0.03123       13.94       11.84
-----------------------------------------------------------------------------------------
Total                              4.576       9.335     0.03123       13.94       11.84
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core_instance/mac_array_instance/CTS_ccl_a_buf_00212 (CKBD16):           0.1681
*              Highest Leakage Power: core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/U843 (FA1D4):        0.0002669
*                Total Cap:      1.70163e-10 F
*                Total instances in design: 26290
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1543.95MB/3131.74MB/1611.19MB)

** Power Reclaim End WNS Slack -0.346  TNS Slack -80.800 
End: Power Optimization (cpu=0:00:31, real=0:00:31, mem=1862.82M, totSessionCpu=0:10:06).
**optDesign ... cpu = 0:02:51, real = 0:02:51, mem = 1525.2M, totSessionCpu=0:10:06 **
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 630
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 630
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:10:08 mem=1864.8M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27415
AAE_INFO-618: Total number of nets in the design is 27514,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:07.0 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.0 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 0.0M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27415. 
Total number of fetched objects 27415
AAE_INFO-618: Total number of nets in the design is 27514,  6.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:14.0 real=0:00:14.0 totSessionCpu=0:00:23.4 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:15.4 real=0:00:16.0 totSessionCpu=0:00:23.4 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/coe_eosdata_E47ndI/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [83149 node(s), 108027 edge(s), 1 view(s)] (fixHold) cpu=0:00:19.0 real=0:00:19.0 totSessionCpu=0:00:27.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:19.1/0:00:19.0 (1.0), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:18.2 real=0:00:19.0 totSessionCpu=0:10:27 mem=1864.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1864.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1874.8M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/coe_eosdata_E47ndI/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1880.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=1880.6M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1880.6M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.801 | -52.865 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.047  | -0.047  | -0.044  |
|           TNS (ns):| -4.168  | -2.524  | -1.644  |
|    Violating Paths:|   367   |   169   |   198   |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.858%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:03:13, real = 0:03:14, mem = 1541.4M, totSessionCpu=0:10:29 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:28.5/0:11:31.4 (0.9), mem = 1869.6M
(I,S,L,T): WC_VIEW: 79.0983, 24.0313, 1.04864, 104.178
*info: Run optDesign holdfix with 1 thread.
Info: 230 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:22.2 real=0:00:23.0 totSessionCpu=0:10:31 mem=1896.7M density=60.858% ***
** Profile ** Start :  cpu=0:00:00.0, mem=1899.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1899.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1909.3M

Phase I ......
Executing transform: ECO Safe Resize
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0472
      TNS :      -4.1662
      #VP :          366
  Density :      60.858%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:23.9 real=0:00:25.0 totSessionCpu=0:10:32 mem=1909.3M
===========================================================================================

Starting Phase 1 Step 1 Iter 1 ...
===========================================================================================
  Phase 1 : Step 1 Iter 1 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0472
      TNS :      -4.1662
      #VP :          366
  Density :      60.858%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:24.1 real=0:00:25.0 totSessionCpu=0:10:33 mem=1928.4M
===========================================================================================

Executing transform: AddBuffer + LegalResize
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0472
      TNS :      -4.1662
      #VP :          366
  Density :      60.858%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:24.2 real=0:00:25.0 totSessionCpu=0:10:33 mem=1928.4M
===========================================================================================

Starting Phase 1 Step 2 Iter 1 ...

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2867_FE_OCPN1401_array_out_60 (CKBD0)

    Added inst core_instance/FE_PHC2868_array_out_36 (CKBD0)

    Added inst FE_PHC2869_inst_16 (CKBD0)

    Added inst core_instance/mac_array_instance/FE_PHC2870_inst_temp_8 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2871_FE_OFN24_array_out_0 (BUFFD1)

    Added inst core_instance/FE_PHC2872_inst_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2873_FE_OFN989_array_out_37 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2874_array_out_84 (BUFFD1)

    Added inst FE_PHC2875_inst_7 (CKBD0)

    Added inst FE_PHC2876_mem_in_7 (CKBD0)

    Added inst FE_PHC2877_mem_in_0 (CKBD0)

    Added inst FE_PHC2878_mem_in_6 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2879_FE_OFN998_array_out_73 (BUFFD1)

    Added inst FE_PHC2880_mem_in_9 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2881_n981 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2882_FE_OFN1024_array_out_38 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2883_n1012 (BUFFD1)

    Added inst core_instance/kmem_instance/FE_PHC2884_n31 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_8__mac_col_inst/mac_16in_instance/FE_PHC2885_n977 (CKBD0)

    Added inst FE_PHC2886_mem_in_5 (CKBD0)

    Added inst FE_PHC2887_inst_4 (CKBD0)

    Added inst core_instance/FE_PHC2888_inst_2 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2889_n977 (CKBD1)

    Added inst FE_PHC2890_mem_in_2 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2891_n627 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2892_inst_temp_9 (CKBD0)

    Added inst FE_PHC2893_inst_12 (BUFFD3)

    Added inst FE_PHC2894_inst_9 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2895_n945 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2896_n773 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC2897_inst_10 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/mac_16in_instance/FE_PHC2898_n774 (CKBD1)

    Added inst FE_PHC2899_inst_8 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2900_FE_OCPN1354_array_out_75 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2901_FE_OCPN1373_array_out_74 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC2902_FE_OFN1006_array_out_16 (CKBD4)

    Added inst core_instance/psum_mem_instance/FE_PHC2903_n13 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_2__mac_col_inst/mac_16in_instance/FE_PHC2904_n974 (CKBD0)

    Added inst FE_PHC2905_reset (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_PHC2906_FE_OFN247_reset (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2907_N191 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2908_FE_OFN19_array_out_49 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2909_n262 (CKBD0)

    Added inst core_instance/kmem_instance/FE_PHC2910_FE_DBTN5_N153 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/FE_PHC2911_FE_OCPN1710_FE_DBTN18_reset (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2912_FE_OFN1024_array_out_38 (CKBD2)

    Added inst core_instance/kmem_instance/FE_PHC2913_FE_DBTN4_N155 (CKBD0)

    Added inst core_instance/qmem_instance/FE_PHC2914_N149 (CKBD0)

    Added inst core_instance/mac_array_instance/col_idx_6__mac_col_inst/mac_16in_instance/FE_PHC2915_n627 (CKBD1)

    Added inst core_instance/psum_mem_instance/FE_PHC2916_n28 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2917_n26 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2918_FE_OFN1164_array_out_52 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2919_FE_OFN1162_array_out_51 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2920_FE_OCPN1231_array_out_58 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2921_FE_OCPN1359_array_out_27 (CKBD2)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2922_array_out_30 (CKBD4)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2923_FE_OCPN1544_array_out_54 (CKBD1)
    Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_OFC278_array_out_72, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_OCPC38_array_out_61, resized cell INVD1 -> cell CKND1
    Committed inst core_instance/psum_mem_instance/U13, resized cell INR2D1 -> cell INR2XD0
    Committed inst core_instance/ofifo_inst/col_idx_0__fifo_instance/FE_PHC2730_FE_OFN993_array_out_1, resized cell BUFFD1 -> cell BUFFD0
    Committed inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2539_FE_OFN20_array_out_48, resized cell BUFFD0 -> cell CKBD0

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2924_FE_OCPN580_array_out_30 (CKBD0)
    Committed inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_OFC869_array_out_24, resized cell CKBD1 -> cell CKBD0
    Committed inst core_instance/kmem_instance/U52, resized cell OR2D1 -> cell OR2D0
    Committed inst core_instance/kmem_instance/U37, resized cell NR2D1 -> cell NR2XD0
===========================================================================================
  Phase 1 : Step 2 Iter 1 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0205
      TNS :      -0.5426
      #VP :           58
      TNS+:       3.6236/66 improved (0.0549 per commit, 86.976%)
  Density :      60.903%
------------------------------------------------------------------------------------------
 58 buffer added (phase total 58, total 58)
 8 inst resized (phase total 8, total 8)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:02.8 real=0:00:03.0
 accumulated cpu=0:00:27.1 real=0:00:28.0 totSessionCpu=0:10:36 mem=2020.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 75 full evals passed out of 75 
===========================================================================================

Starting Phase 1 Step 2 Iter 2 ...

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2925_FE_OFN19_array_out_49 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2926_FE_OFN15_array_out_72 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2927_FE_OCPN1401_array_out_60 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2928_FE_OFN998_array_out_73 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2929_N195 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_7__fifo_instance/FE_PHC2930_array_out_84 (CKBD1)

    Added inst core_instance/kmem_instance/FE_PHC2931_n3 (CKBD0)

    Added inst core_instance/psum_mem_instance/FE_PHC2932_n29 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2933_FE_OCPN1388_array_out_61 (BUFFD1)

    Added inst core_instance/mac_array_instance/col_idx_4__mac_col_inst/mac_16in_instance/FE_PHC2934_n998 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2935_FE_OFN1031_array_out_50 (CKBD2)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2936_FE_OCPN1373_array_out_74 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_PHC2937_FE_OFN1006_array_out_16 (CKBD1)

    Added inst core_instance/mac_array_instance/col_idx_3__mac_col_inst/mac_16in_instance/FE_PHC2938_n867 (CKBD1)

    Added inst core_instance/ofifo_inst/col_idx_3__fifo_instance/FE_PHC2939_FE_OFN989_array_out_37 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2940_FE_OCPN1359_array_out_27 (BUFFD2)
===========================================================================================
  Phase 1 : Step 2 Iter 2 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0183
      TNS :      -0.1014
      #VP :           19
      TNS+:       0.4412/16 improved (0.0276 per commit, 81.312%)
  Density :      60.915%
------------------------------------------------------------------------------------------
 16 buffer added (phase total 74, total 74)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.7 real=0:00:01.0
 accumulated cpu=0:00:27.7 real=0:00:29.0 totSessionCpu=0:10:36 mem=2020.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 90.00 %
    there are 18 full evals passed out of 20 
===========================================================================================

Starting Phase 1 Step 2 Iter 3 ...

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2941_FE_OFN19_array_out_49 (BUFFD3)

    Added inst core_instance/ofifo_inst/col_idx_5__fifo_instance/FE_PHC2942_FE_OCPN1401_array_out_60 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2943_FE_OFN15_array_out_72 (CKBD0)

    Added inst core_instance/ofifo_inst/col_idx_4__fifo_instance/FE_PHC2944_FE_OFN1031_array_out_50 (BUFFD1)

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2945_FE_OCPN1359_array_out_27 (CKBD4)

    Added inst core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/FE_PHC2946_n889 (CKBD2)
    Committed inst core_instance/ofifo_inst/col_idx_6__fifo_instance/FE_PHC2633_FE_OFN15_array_out_72, resized cell BUFFD1 -> cell CKBD0
===========================================================================================
  Phase 1 : Step 2 Iter 3 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.0018
      TNS :      -0.0018
      #VP :            1
      TNS+:       0.0996/7 improved (0.0142 per commit, 98.225%)
  Density :      60.921%
------------------------------------------------------------------------------------------
 6 buffer added (phase total 80, total 80)
 1 inst resized (phase total 9, total 9)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.3 real=0:00:00.0
 accumulated cpu=0:00:28.0 real=0:00:29.0 totSessionCpu=0:10:36 mem=2020.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 8 full evals passed out of 8 
===========================================================================================

Starting Phase 1 Step 2 Iter 4 ...

    Added inst core_instance/ofifo_inst/col_idx_2__fifo_instance/FE_PHC2947_FE_OCPN1359_array_out_27 (CKBD0)
===========================================================================================
  Phase 1 : Step 2 Iter 4 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :       0.0000
      TNS :       0.0000
      #VP :            0
      TNS+:       0.0018/1 improved (0.0018 per commit, 100.000%)
  Density :      60.922%
------------------------------------------------------------------------------------------
 1 buffer added (phase total 81, total 81)
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.1 real=0:00:00.0
 accumulated cpu=0:00:28.1 real=0:00:29.0 totSessionCpu=0:10:37 mem=2020.8M
------------------------------------------------------------------------------------------
 hold buffering full eval pass rate : 100.00 %
    there are 1 full evals passed out of 1 
===========================================================================================


*info:    Total 81 cells added for Phase I
*info:    Total 9 instances resized for Phase I
** Profile ** Start :  cpu=0:00:00.0, mem=2020.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=2020.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2020.8M

*** Finished Core Fixing (fixHold) cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=0:10:37 mem=2020.8M density=60.922% ***

*info:
*info: Added a total of 81 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           15 cells of type 'BUFFD1' used
*info:            1 cell  of type 'BUFFD2' used
*info:            3 cells of type 'BUFFD3' used
*info:           41 cells of type 'CKBD0' used
*info:           11 cells of type 'CKBD1' used
*info:            6 cells of type 'CKBD2' used
*info:            4 cells of type 'CKBD4' used
*info:
*info: Total 9 instances resized
*info:       in which 0 FF resizing
*info:

*summary:      9 instances changed cell type
*	:      1 instance  changed cell type from 'BUFFD0' to 'CKBD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'BUFFD0'
*	:      1 instance  changed cell type from 'BUFFD1' to 'CKBD0'
*	:      2 instances changed cell type from 'CKBD1' to 'CKBD0'
*	:      1 instance  changed cell type from 'INR2D1' to 'INR2XD0'
*	:      1 instance  changed cell type from 'INVD1' to 'CKND1'
*	:      1 instance  changed cell type from 'NR2D1' to 'NR2XD0'
*	:      1 instance  changed cell type from 'OR2D1' to 'OR2D0'
*** Finish Post Route Hold Fixing (cpu=0:00:29.0 real=0:00:30.0 totSessionCpu=0:10:37 mem=2020.8M density=60.922%) ***
(I,S,L,T): WC_VIEW: 79.2247, 24.0985, 1.04995, 104.373
*** HoldOpt [finish] : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:10:37.6/0:11:40.5 (0.9), mem = 2001.7M
**INFO: total 90 insts, 0 nets marked don't touch
**INFO: total 90 insts, 0 nets marked don't touch DB property
**INFO: total 90 insts, 0 nets unmarked don't touch

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:10:38 mem=2001.7M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 2001.7MB
Summary Report:
Instances move: 0 (out of 26304 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2001.7MB
*** Finished refinePlace (0:10:39 mem=2001.7M) ***
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:03:23, real = 0:03:25, mem = 1531.0M, totSessionCpu=0:10:39 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=1867.74M, totSessionCpu=0:10:41).
**optDesign ... cpu = 0:03:25, real = 0:03:26, mem = 1537.5M, totSessionCpu=0:10:41 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -0.109 ns

Start Layer Assignment ...
WNS(-0.109ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 2 cadidates out of 27595.
Total Assign Layers on 0 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
        design wns: -0.1090
        slack threshold: 1.3410
GigaOpt: 21 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 820 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.346 ns

Start Layer Assignment ...
WNS(-0.346ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 2 cadidates out of 27595.
Total Assign Layers on 0 Nets (cpu 0:00:00.3).
GigaOpt: setting up router preferences
        design wns: -0.3464
        slack threshold: 1.1036
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 820 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1964.0M
** Profile ** Other data :  cpu=0:00:00.1, mem=1964.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1964.0M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1964.0M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.109  | -0.346  |
|           TNS (ns):| -80.783 | -52.846 | -27.937 |
|    Violating Paths:|  1118   |  1022   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1964.0M
**optDesign ... cpu = 0:03:28, real = 0:03:29, mem = 1476.2M, totSessionCpu=0:10:43 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 326
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 326

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 19 20:33:14 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27595)
#Processed 1881 dirty instances, 709 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(1794 insts marked dirty, reset pre-exisiting dirty flag on 1937 insts, 3830 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 20:33:16 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27593 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1377.96 (MB), peak = 1674.36 (MB)
#Merging special wires: starts on Sun Mar 19 20:33:19 2023 with memory = 1378.21 (MB), peak = 1674.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.6 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 327.43500 99.10000 ) on M1 for NET core_instance/psum_mem_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 284.23500 95.50000 ) on M1 for NET core_instance/psum_mem_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 301.63500 88.30000 ) on M1 for NET core_instance/psum_mem_instance/CTS_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 320.03500 48.70000 ) on M1 for NET core_instance/psum_mem_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN ZN at ( 220.41000 104.50000 ) on M1 for NET core_instance/CTS_25. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 439.96500 324.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 372.60000 307.81000 ) on M1 for NET core_instance/mac_array_instance/CTS_4. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 177.56500 299.11500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 182.96500 295.51500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 227.56500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 200.96500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 192.16500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 185.16500 291.91500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 227.36500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.16500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 197.56500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 185.56500 289.68500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 219.76500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 198.16500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 178.56500 288.31500 ) on M1 for NET core_instance/mac_array_instance/CTS_12. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#3763 routed nets are extracted.
#    2098 (7.60%) extracted nets are partially routed.
#23651 routed net(s) are imported.
#65 (0.24%) nets are without wires.
#116 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27595.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 19 20:33:19 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 5.89 (MB)
#Total memory = 1378.21 (MB)
#Peak memory = 1674.36 (MB)
#
#
#Start global routing on Sun Mar 19 20:33:19 2023
#
#
#Start global routing initialization on Sun Mar 19 20:33:19 2023
#
#Number of eco nets is 2103
#
#Start global routing data preparation on Sun Mar 19 20:33:19 2023
#
#Start routing resource analysis on Sun Mar 19 20:33:19 2023
#
#Routing resource analysis is done on Sun Mar 19 20:33:21 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2288          79       24964    66.86%
#  M2             V        2285          84       24964     1.26%
#  M3             H        2367           0       24964     0.02%
#  M4             V        2305          64       24964     0.00%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2369           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         592           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  15166       1.19%      199712     8.52%
#
#  251 nets (0.91%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 19 20:33:21 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1381.48 (MB), peak = 1674.36 (MB)
#
#
#Global routing initialization is done on Sun Mar 19 20:33:21 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1384.15 (MB), peak = 1674.36 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1409.36 (MB), peak = 1674.36 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.59 (MB), peak = 1674.36 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1417.59 (MB), peak = 1674.36 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 27479.
#Total number of nets in the design = 27595.
#
#2168 routable nets have only global wires.
#25311 routable nets have only detail routed wires.
#71 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#224 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 50           21                15            2097  
#-------------------------------------------------------------------------------
#        Total                 50           21                15            2097  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                251           44                35           27184  
#-------------------------------------------------------------------------------
#        Total                251           44                35           27184  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            1(0.01%)      0(0.00%)   (0.01%)
#  M2            5(0.02%)      1(0.00%)   (0.02%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.00%)      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 480127 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5887 um.
#Total wire length on LAYER M2 = 158268 um.
#Total wire length on LAYER M3 = 183605 um.
#Total wire length on LAYER M4 = 114987 um.
#Total wire length on LAYER M5 = 10454 um.
#Total wire length on LAYER M6 = 1219 um.
#Total wire length on LAYER M7 = 2727 um.
#Total wire length on LAYER M8 = 2981 um.
#Total number of vias = 177941
#Total number of multi-cut vias = 115665 ( 65.0%)
#Total number of single cut vias = 62276 ( 35.0%)
#Up-Via Summary (total 177941):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61292 ( 65.8%)     31915 ( 34.2%)      93207
# M2               858 (  1.3%)     66226 ( 98.7%)      67084
# M3                77 (  0.5%)     15992 ( 99.5%)      16069
# M4                13 (  1.7%)       772 ( 98.3%)        785
# M5                11 (  3.4%)       311 ( 96.6%)        322
# M6                13 (  5.2%)       237 ( 94.8%)        250
# M7                12 (  5.4%)       212 ( 94.6%)        224
#-----------------------------------------------------------
#                62276 ( 35.0%)    115665 ( 65.0%)     177941 
#
#Total number of involved priority nets 48
#Maximum src to sink distance for priority net 264.0
#Average of max src_to_sink distance for priority net 36.4
#Average of ave src_to_sink distance for priority net 23.5
#Max overcon = 2 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 42.73 (MB)
#Total memory = 1420.98 (MB)
#Peak memory = 1674.36 (MB)
#
#Finished global routing on Sun Mar 19 20:33:23 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1402.27 (MB), peak = 1674.36 (MB)
#Start Track Assignment.
#Done with 296 horizontal wires in 2 hboxes and 234 vertical wires in 2 hboxes.
#Done with 12 horizontal wires in 2 hboxes and 14 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481376 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 6057 um.
#Total wire length on LAYER M2 = 158835 um.
#Total wire length on LAYER M3 = 184085 um.
#Total wire length on LAYER M4 = 115010 um.
#Total wire length on LAYER M5 = 10456 um.
#Total wire length on LAYER M6 = 1221 um.
#Total wire length on LAYER M7 = 2731 um.
#Total wire length on LAYER M8 = 2981 um.
#Total number of vias = 177941
#Total number of multi-cut vias = 115665 ( 65.0%)
#Total number of single cut vias = 62276 ( 35.0%)
#Up-Via Summary (total 177941):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             61292 ( 65.8%)     31915 ( 34.2%)      93207
# M2               858 (  1.3%)     66226 ( 98.7%)      67084
# M3                77 (  0.5%)     15992 ( 99.5%)      16069
# M4                13 (  1.7%)       772 ( 98.3%)        785
# M5                11 (  3.4%)       311 ( 96.6%)        322
# M6                13 (  5.2%)       237 ( 94.8%)        250
# M7                12 (  5.4%)       212 ( 94.6%)        224
#-----------------------------------------------------------
#                62276 ( 35.0%)    115665 ( 65.0%)     177941 
#
#cpu time = 00:00:04, elapsed time = 00:00:03, memory = 1471.71 (MB), peak = 1674.36 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	19        12        4         4         39        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 100.07 (MB)
#Total memory = 1472.39 (MB)
#Peak memory = 1674.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 11.4% of the total area was rechecked for DRC, and 40.5% required routing.
#   number of violations = 125
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            9        3        7        1        6        0       26
#	M2           10        4       78        0        0        5       97
#	M3            0        0        1        0        0        0        1
#	M4            0        0        1        0        0        0        1
#	Totals       19        7       87        1        6        5      125
#1794 out of 26371 instances (6.8%) need to be verified(marked ipoed), dirty area = 2.7%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 125
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc      Mar   Totals
#	M1            9        3        7        1        6        0       26
#	M2           10        4       78        0        0        5       97
#	M3            0        0        1        0        0        0        1
#	M4            0        0        1        0        0        0        1
#	Totals       19        7       87        1        6        5      125
#cpu time = 00:00:47, elapsed time = 00:00:47, memory = 1512.46 (MB), peak = 1674.36 (MB)
#start 1st optimization iteration ...
#   number of violations = 22
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            5        2        4        0       11
#	M2            2        1        3        3        9
#	M3            0        0        1        0        1
#	M4            0        0        1        0        1
#	Totals        7        3        9        3       22
#    number of process antenna violations = 4
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1539.33 (MB), peak = 1674.36 (MB)
#start 2nd optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short      Mar   Totals
#	M1            5        2        4        0       11
#	M2            1        0        4        3        8
#	M3            0        0        1        0        1
#	M4            0        0        1        0        1
#	Totals        6        2       10        3       21
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1539.69 (MB), peak = 1674.36 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1540.23 (MB), peak = 1674.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 480749 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5915 um.
#Total wire length on LAYER M2 = 157713 um.
#Total wire length on LAYER M3 = 184250 um.
#Total wire length on LAYER M4 = 115509 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2716 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:56
#Elapsed time = 00:00:56
#Increased memory = -61.49 (MB)
#Total memory = 1411.03 (MB)
#Peak memory = 1674.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1412.57 (MB), peak = 1674.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 480749 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5915 um.
#Total wire length on LAYER M2 = 157713 um.
#Total wire length on LAYER M3 = 184250 um.
#Total wire length on LAYER M4 = 115509 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2716 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 480749 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5915 um.
#Total wire length on LAYER M2 = 157713 um.
#Total wire length on LAYER M3 = 184250 um.
#Total wire length on LAYER M4 = 115509 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2716 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sun Mar 19 20:34:27 2023
#
#
#Start Post Route Wire Spread.
#Done with 601 horizontal wires in 3 hboxes and 561 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481036 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 157792 um.
#Total wire length on LAYER M3 = 184384 um.
#Total wire length on LAYER M4 = 115581 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2717 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#   number of violations = 0
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1466.16 (MB), peak = 1674.36 (MB)
#CELL_VIEW fullchip,init has 0 DRC violations
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481036 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 157792 um.
#Total wire length on LAYER M3 = 184384 um.
#Total wire length on LAYER M4 = 115581 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2717 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#detailRoute Statistics:
#Cpu time = 00:01:06
#Elapsed time = 00:01:06
#Increased memory = -61.54 (MB)
#Total memory = 1410.98 (MB)
#Peak memory = 1674.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:20
#Elapsed time = 00:01:20
#Increased memory = -107.44 (MB)
#Total memory = 1368.77 (MB)
#Peak memory = 1674.36 (MB)
#Number of warnings = 21
#Total number of warnings = 24
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:34:34 2023
#
**optDesign ... cpu = 0:04:48, real = 0:04:49, mem = 1324.9M, totSessionCpu=0:12:04 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1761.6M)
Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1827.3M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1827.3M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1827.3M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1827.3M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1827.3M)
Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1827.3M)
Extracted 70.0004% (CPU Time= 0:00:02.4  MEM= 1831.3M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1831.3M)
Extracted 90.0007% (CPU Time= 0:00:03.9  MEM= 1831.3M)
Extracted 100% (CPU Time= 0:00:04.6  MEM= 1831.3M)
Number of Extracted Resistors     : 465089
Number of Extracted Ground Cap.   : 462089
Number of Extracted Coupling Cap. : 739088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1800.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.8  Real Time: 0:00:06.0  MEM: 1800.000M)
**optDesign ... cpu = 0:04:55, real = 0:04:55, mem = 1325.2M, totSessionCpu=0:12:10 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1767.58)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1826.87 CPU=0:00:07.1 REAL=0:00:08.0)
End delay calculation (fullDC). (MEM=1826.87 CPU=0:00:08.5 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1826.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1826.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1786.99)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1793.14 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1793.14 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.6 real=0:00:17.0 totSessionCpu=0:12:27 mem=1793.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=1793.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=1793.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1793.1M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1808.4M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1808.4M
**optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1407.6M, totSessionCpu=0:12:28 **
**optDesign ... cpu = 0:05:13, real = 0:05:13, mem = 1407.6M, totSessionCpu=0:12:28 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.346
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 230 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:12:28.5/0:13:30.6 (0.9), mem = 1770.4M
(I,S,L,T): WC_VIEW: 79.2234, 24.0744, 1.04995, 104.348
*info: 230 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -80.619 Density 60.92
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:01.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_24_/E                           |
|  -0.113|   -0.346| -52.706|  -80.619|    60.92%|   0:00:00.0| 1927.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=1927.4M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.2 real=0:00:01.0 mem=1927.4M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.706|
|HEPG      |-0.113|-52.706|
|All Paths |-0.346|-80.619|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 44 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.6 real=0:00:02.0 mem=1927.4M) ***
(I,S,L,T): WC_VIEW: 79.2234, 24.0744, 1.04995, 104.348
*** SetupOpt [finish] : cpu/real = 0:00:11.3/0:00:11.3 (1.0), totSession cpu/real = 0:12:39.8/0:13:41.9 (0.9), mem = 1908.3M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:24, real = 0:05:25, mem = 1535.1M, totSessionCpu=0:12:40 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1836.29M, totSessionCpu=0:12:41).
**optDesign ... cpu = 0:05:25, real = 0:05:26, mem = 1535.4M, totSessionCpu=0:12:41 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1535.57MB/3004.43MB/1611.19MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT)
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 10%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 20%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 30%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 40%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 50%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 60%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 70%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 80%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 90%

Finished Levelizing
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT)

Starting Activity Propagation
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT)
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 10%
2023-Mar-19 20:35:13 (2023-Mar-20 03:35:13 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.25MB/3004.43MB/1611.19MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT)
 ... Calculating switching power
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 10%
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 20%
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 30%
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 40%
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 20:35:14 (2023-Mar-20 03:35:14 GMT): 60%
2023-Mar-19 20:35:15 (2023-Mar-20 03:35:15 GMT): 70%
2023-Mar-19 20:35:15 (2023-Mar-20 03:35:15 GMT): 80%
2023-Mar-19 20:35:15 (2023-Mar-20 03:35:15 GMT): 90%

Finished Calculating power
2023-Mar-19 20:35:16 (2023-Mar-20 03:35:16 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)

Ended Power Analysis: (cpu=0:00:04, real=0:00:03, mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1536.53MB/3004.43MB/1611.19MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-19 20:35:16 (2023-Mar-20 03:35:16 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: fullchip

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/fullchip_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.38358249 	   70.7359%
Total Switching Power:      33.38572320 	   28.3217%
Total Leakage Power:         1.11088978 	    0.9424%
Total Power:               117.88019533
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         56.28       1.875      0.4226       58.58       49.69
Macro                                  0           0           0           0           0
IO                                     0           0   1.216e-05   1.216e-05   1.032e-05
Combinational                      22.53        22.2      0.6571       45.38        38.5
Clock (Combinational)              4.576       9.312     0.03123       13.92       11.81
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              83.38       33.39       1.111       117.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      83.38       33.39       1.111       117.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                4.576       9.312     0.03123       13.92       11.81
-----------------------------------------------------------------------------------------
Total                              4.576       9.312     0.03123       13.92       11.81
-----------------------------------------------------------------------------------------
Clock: clk
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1543.05MB/3009.68MB/1611.19MB)


Output file is ./timingReports/fullchip_postRoute.power.
**optDesign ... cpu = 0:05:31, real = 0:05:31, mem = 1528.5M, totSessionCpu=0:12:46 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:31, real = 0:05:31, mem = 1514.9M, totSessionCpu=0:12:46 **
** Profile ** Start :  cpu=0:00:00.0, mem=1838.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=1838.6M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:06.9 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:07.8 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 0.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  5.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:01.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:13.7 real=0:00:14.0 totSessionCpu=0:00:41.1 mem=0.0M)
** Profile ** Overall slacks :  cpu=0:00:14.2, mem=0.0M
** Profile ** Total reports :  cpu=0:00:00.4, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:16.0/0:00:15.9 (1.0), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:15.6, mem=1848.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1840.6M
** Profile ** DRVs :  cpu=0:00:01.0, mem=1838.6M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.000  |
|           TNS (ns):| -0.003  | -0.003  |  0.000  |
|    Violating Paths:|    9    |    9    |    0    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1838.6M
**optDesign ... cpu = 0:05:48, real = 0:05:51, mem = 1507.9M, totSessionCpu=0:13:04 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1371.8M, totSessionCpu=0:13:04 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-19 20:35:41 (2023-Mar-20 03:35:41 GMT)
2023-Mar-19 20:35:41 (2023-Mar-20 03:35:41 GMT): 10%
2023-Mar-19 20:35:41 (2023-Mar-20 03:35:41 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:35:42 (2023-Mar-20 03:35:42 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1444.1M, totSessionCpu=0:13:15 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1831.2M, init mem=1831.2M)
*info: Placed = 26371          (Fixed = 95)
*info: Unplaced = 0           
Placement Density:60.89%(125403/205963)
Placement Density (including fixed std cells):60.89%(125403/205963)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1829.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26371

Instance distribution across the VT partitions:

 LVT : inst = 10871 (41.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10871 (41.2%)

 HVT : inst = 15500 (58.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15500 (58.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1821.2M)
Extracted 10.0005% (CPU Time= 0:00:00.9  MEM= 1886.9M)
Extracted 20.0006% (CPU Time= 0:00:01.2  MEM= 1886.9M)
Extracted 30.0007% (CPU Time= 0:00:01.4  MEM= 1886.9M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1886.9M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1886.9M)
Extracted 60.0007% (CPU Time= 0:00:02.0  MEM= 1886.9M)
Extracted 70.0004% (CPU Time= 0:00:02.3  MEM= 1890.9M)
Extracted 80.0005% (CPU Time= 0:00:02.8  MEM= 1890.9M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1890.9M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1890.9M)
Number of Extracted Resistors     : 465089
Number of Extracted Ground Cap.   : 462089
Number of Extracted Coupling Cap. : 739088
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1859.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.6  Real Time: 0:00:06.0  MEM: 1859.617M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1839.89)
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1899.18 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1899.18 CPU=0:00:08.1 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1899.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:01.0, MEM = 1899.2M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1824.3)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1830.45 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1830.45 CPU=0:00:02.0 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.3 real=0:00:16.0 totSessionCpu=0:13:38 mem=1830.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1830.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=1830.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1830.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1845.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.622 | -52.709 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1845.7M
**optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1441.4M, totSessionCpu=0:13:40 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       230 (unrouted=0, trialRouted=0, noStatus=0, routed=230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27365 (unrouted=116, trialRouted=0, noStatus=0, routed=27249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 229 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
    cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
    cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
    wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
    hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.6 real=0:00:00.6)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 230, tested: 230, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
    cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
    cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
    wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
    hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats PRO final:
    cell counts      : b=221, i=8, icg=0, nicg=0, l=0, total=229
    cell areas       : b=1411.200um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1474.560um^2
    cell capacitance : b=0.779pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.917pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.987pF, total=4.541pF
    wire lengths     : top=0.000um, trunk=4138.540um, leaf=25916.795um, total=30055.335um
    hp wire lengths  : top=0.000um, trunk=3220.000um, leaf=7397.700um, total=10617.700um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=130 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {113 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=100 avg=0.069ns sd=0.032ns min=0.018ns max=0.103ns {31 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 9 BUFFD3: 1 CKBD3: 16 BUFFD2: 4 CKBD2: 25 BUFFD1: 23 CKBD1: 7 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.395, max=1.163, avg=0.760, sd=0.232], skew [0.769 vs 0.057*], 31.4% {0.580, 0.638} (wid=0.052 ws=0.021) (gid=1.128 gs=0.753)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       230 (unrouted=0, trialRouted=0, noStatus=0, routed=230, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27365 (unrouted=116, trialRouted=0, noStatus=0, routed=27249, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.0 real=0:00:04.0)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 1816.97M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 230 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:46.8/0:14:50.4 (0.9), mem = 1817.0M
(I,S,L,T): WC_VIEW: 79.2186, 24.0737, 1.04995, 104.342
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.35|   -80.52|       0|       0|       0|  60.92|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.35|   -80.52|       0|       0|       0|  60.92| 0:00:00.0|  1972.4M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 230 constrained nets 
Layer 7 has 44 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.4 real=0:00:02.0 mem=1972.4M) ***

(I,S,L,T): WC_VIEW: 79.2186, 24.0737, 1.04995, 104.342
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:06.9 (1.0), totSession cpu/real = 0:13:53.7/0:14:57.3 (0.9), mem = 1953.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:49, mem = 1565.0M, totSessionCpu=0:13:54 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 1891.29M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1891.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1891.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1901.3M
** Profile ** DRVs :  cpu=0:00:00.4, mem=1901.3M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.12min mem=1891.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.113  | -0.345  |
|           TNS (ns):| -80.524 | -52.628 | -27.895 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1901.3M
**optDesign ... cpu = 0:00:51, real = 0:00:50, mem = 1565.7M, totSessionCpu=0:13:55 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1549.4M, totSessionCpu=0:13:56 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=1881.75M, totSessionCpu=0:13:56).
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1550.2M, totSessionCpu=0:13:56 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=1881.8M
** Profile ** Other data :  cpu=0:00:00.1, mem=1881.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1891.8M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1891.8M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.113  | -0.345  |
|           TNS (ns):| -80.524 | -52.628 | -27.895 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1891.8M
**optDesign ... cpu = 0:00:54, real = 0:00:53, mem = 1550.4M, totSessionCpu=0:13:58 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:13:58 mem=1881.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1885.2MB
Summary Report:
Instances move: 0 (out of 26304 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 1885.2MB
*** Finished refinePlace (0:13:59 mem=1885.2M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 19 20:36:30 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27595)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 20:36:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27593 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1508.39 (MB), peak = 1674.36 (MB)
#Merging special wires: starts on Sun Mar 19 20:36:34 2023 with memory = 1508.63 (MB), peak = 1674.36 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.6 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 19 20:36:34 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 1508.63 (MB)
#Peak memory = 1674.36 (MB)
#
#
#Start global routing on Sun Mar 19 20:36:34 2023
#
#
#Start global routing initialization on Sun Mar 19 20:36:34 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.91 (MB)
#Total memory = 1508.63 (MB)
#Peak memory = 1674.36 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1510.46 (MB), peak = 1674.36 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481036 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 157792 um.
#Total wire length on LAYER M3 = 184384 um.
#Total wire length on LAYER M4 = 115581 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2717 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.10 (MB)
#Total memory = 1508.73 (MB)
#Peak memory = 1674.36 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1511.56 (MB), peak = 1674.36 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481036 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 157792 um.
#Total wire length on LAYER M3 = 184384 um.
#Total wire length on LAYER M4 = 115581 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2717 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 251
#Total wire length = 481036 um.
#Total half perimeter of net bounding box = 411849 um.
#Total wire length on LAYER M1 = 5916 um.
#Total wire length on LAYER M2 = 157792 um.
#Total wire length on LAYER M3 = 184384 um.
#Total wire length on LAYER M4 = 115581 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1222 um.
#Total wire length on LAYER M7 = 2717 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 180400
#Total number of multi-cut vias = 112209 ( 62.2%)
#Total number of single cut vias = 68191 ( 37.8%)
#Up-Via Summary (total 180400):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63225 ( 67.5%)     30455 ( 32.5%)      93680
# M2              4195 (  6.1%)     64471 ( 93.9%)      68666
# M3               705 (  4.3%)     15785 ( 95.7%)      16490
# M4                30 (  3.8%)       754 ( 96.2%)        784
# M5                 2 (  0.6%)       315 ( 99.4%)        317
# M6                20 (  8.2%)       225 ( 91.8%)        245
# M7                14 (  6.4%)       204 ( 93.6%)        218
#-----------------------------------------------------------
#                68191 ( 37.8%)    112209 ( 62.2%)     180400 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#
#detailRoute Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 3.10 (MB)
#Total memory = 1511.73 (MB)
#Peak memory = 1674.36 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = -63.47 (MB)
#Total memory = 1497.00 (MB)
#Peak memory = 1674.36 (MB)
#Number of warnings = 1
#Total number of warnings = 25
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:36:41 2023
#
**optDesign ... cpu = 0:01:06, real = 0:01:05, mem = 1496.5M, totSessionCpu=0:14:10 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1886.2M)
Extracted 10.0004% (CPU Time= 0:00:01.0  MEM= 1951.9M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1951.9M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1951.9M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1951.9M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1951.9M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1951.9M)
Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1955.9M)
Extracted 80.0007% (CPU Time= 0:00:02.7  MEM= 1955.9M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1955.9M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1955.9M)
Number of Extracted Resistors     : 464391
Number of Extracted Ground Cap.   : 461391
Number of Extracted Coupling Cap. : 737044
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1924.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1924.594M)
**optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 1450.3M, totSessionCpu=0:14:17 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1869.45)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1928.74 CPU=0:00:07.1 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1928.74 CPU=0:00:08.4 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1928.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1928.7M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1888.86)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1895.01 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1895.01 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.3 real=0:00:16.0 totSessionCpu=0:14:33 mem=1895.0M)
** Profile ** Start :  cpu=0:00:00.0, mem=1895.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=1895.0M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1895.0M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1910.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1910.3M
**optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1536.7M, totSessionCpu=0:14:34 **
**optDesign ... cpu = 0:01:30, real = 0:01:29, mem = 1536.7M, totSessionCpu=0:14:34 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:32, real = 0:01:31, mem = 1526.1M, totSessionCpu=0:14:36 **
** Profile ** Start :  cpu=0:00:00.0, mem=1872.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=1872.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1882.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=1874.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=1872.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1872.3M
**optDesign ... cpu = 0:01:34, real = 0:01:34, mem = 1524.4M, totSessionCpu=0:14:38 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1446.4M, totSessionCpu=0:14:38 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT)
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 10%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 20%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 30%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 40%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 50%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 60%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 70%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 80%
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 90%

Finished Levelizing
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT)

Starting Activity Propagation
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT)
2023-Mar-19 20:37:15 (2023-Mar-20 03:37:15 GMT): 10%
2023-Mar-19 20:37:16 (2023-Mar-20 03:37:16 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:37:16 (2023-Mar-20 03:37:16 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1520.5M, totSessionCpu=0:14:49 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=1878.9M, init mem=1878.9M)
*info: Placed = 26371          (Fixed = 95)
*info: Unplaced = 0           
Placement Density:60.89%(125403/205963)
Placement Density (including fixed std cells):60.89%(125403/205963)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1876.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26371

Instance distribution across the VT partitions:

 LVT : inst = 10871 (41.2%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10871 (41.2%)

 HVT : inst = 15500 (58.8%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15500 (58.8%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26371 and nets=27595 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1868.9M)
Extracted 10.0004% (CPU Time= 0:00:00.9  MEM= 1934.6M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 1934.6M)
Extracted 30.0005% (CPU Time= 0:00:01.4  MEM= 1934.6M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 1934.6M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 1934.6M)
Extracted 60.0006% (CPU Time= 0:00:02.0  MEM= 1934.6M)
Extracted 70.0007% (CPU Time= 0:00:02.3  MEM= 1938.6M)
Extracted 80.0007% (CPU Time= 0:00:02.8  MEM= 1938.6M)
Extracted 90.0007% (CPU Time= 0:00:03.8  MEM= 1938.6M)
Extracted 100% (CPU Time= 0:00:04.5  MEM= 1938.6M)
Number of Extracted Resistors     : 464391
Number of Extracted Ground Cap.   : 461391
Number of Extracted Coupling Cap. : 737044
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1907.4M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.7  Real Time: 0:00:06.0  MEM: 1907.367M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.6M
Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
End delay calculation. (MEM=0 CPU=0:00:04.2 REAL=0:00:04.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:05.1 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:06.6 real=0:00:07.0 totSessionCpu=0:00:49.0 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:08.0 real=0:00:08.0 totSessionCpu=0:00:49.0 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:08.9/0:00:08.9 (1.0), mem = 0.0M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1887.64)
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=1946.93 CPU=0:00:07.2 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=1946.93 CPU=0:00:08.1 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1946.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1946.9M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1873.05)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27496. 
Total number of fetched objects 27496
AAE_INFO-618: Total number of nets in the design is 27595,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1879.2 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1879.2 CPU=0:00:02.1 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:15.0 real=0:00:15.0 totSessionCpu=0:15:22 mem=1879.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=1879.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=1879.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1879.2M
** Profile ** DRVs :  cpu=0:00:00.6, mem=1894.5M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.346  | -0.113  | -0.346  |
|           TNS (ns):| -80.630 | -52.717 | -27.913 |
|    Violating Paths:|  1113   |  1017   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.922%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:45, real = 0:00:45, mem = 1506.8M, totSessionCpu=0:15:23 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -0.346
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in WNS mode
Info: 230 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:25.2/0:16:29.6 (0.9), mem = 1856.5M
(I,S,L,T): WC_VIEW: 79.2187, 24.0752, 1.04995, 104.344
*info: 230 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.346 TNS Slack -80.626 Density 60.92
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.346|-27.913|
|reg2reg   |-0.113|-52.713|
|HEPG      |-0.113|-52.713|
|All Paths |-0.346|-80.626|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.113|   -0.346| -52.713|  -80.626|    60.92%|   0:00:00.0| 2011.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
|  -0.110|   -0.346| -53.301|  -81.214|    60.98%|   0:00:13.0| 2060.4M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q15_reg_10_/D                                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.107|   -0.345| -54.993|  -82.858|    60.98%|   0:00:08.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.104|   -0.345| -55.000|  -82.865|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.104|   -0.345| -54.991|  -82.856|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_48_/E                             |
|  -0.104|   -0.345| -55.033|  -82.898|    60.98%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.103|   -0.345| -55.033|  -82.898|    60.99%|   0:00:02.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
|  -0.103|   -0.345| -54.996|  -82.861|    60.99%|   0:00:01.0| 2121.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q0_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 5 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.101|   -0.345| -54.861|  -82.726|    60.99%|   0:00:06.0| 2119.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.103|   -0.345| -54.924|  -82.788|    60.99%|   0:00:00.0| 2119.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:36.8 real=0:00:36.0 mem=2119.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:36.9 real=0:00:37.0 mem=2119.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.788 Density 60.99
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 16 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 48 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:37.5 real=0:00:38.0 mem=2119.5M) ***
(I,S,L,T): WC_VIEW: 79.2697, 24.1131, 1.0524, 104.435
*** SetupOpt [finish] : cpu/real = 0:00:49.5/0:00:49.4 (1.0), totSession cpu/real = 0:16:14.7/0:17:19.0 (0.9), mem = 2100.4M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:16:15 mem=2100.4M) ***
Move report: Detail placement moves 69 insts, mean move: 2.49 um, max move: 10.80 um
	Max move on inst (core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400): (378.80, 296.20) --> (369.80, 294.40)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2100.4MB
Summary Report:
Instances move: 69 (out of 26348 movable)
Instances flipped: 0
Mean displacement: 2.49 um
Max displacement: 10.80 um (Instance: core_instance/mac_array_instance/col_idx_7__mac_col_inst/mac_16in_instance/U400) (378.8, 296.2) -> (369.8, 294.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2100.4MB
*** Finished refinePlace (0:16:15 mem=2100.4M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Begin: GigaOpt Optimization in TNS mode
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:16:15.8/0:17:20.2 (0.9), mem = 2013.4M
(I,S,L,T): WC_VIEW: 79.2697, 24.1131, 1.0524, 104.435
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.788 Density 61.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.924|
|HEPG      |-0.103|-54.924|
|All Paths |-0.345|-82.788|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -0.345| -54.924|  -82.788|    61.00%|   0:00:00.0| 2034.5M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
|  -0.103|   -0.345| -54.468|  -82.333|    61.00%|   0:00:05.0| 2075.7M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_3__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_23_/D                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -0.345| -54.068|  -81.933|    61.00%|   0:00:04.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q1_reg_5_/D                                        |
|  -0.103|   -0.345| -54.052|  -81.917|    61.00%|   0:00:01.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_9_/E                              |
|  -0.103|   -0.345| -54.038|  -81.903|    61.00%|   0:00:00.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_7__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_51_/E                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.103|   -0.345| -54.021|  -81.886|    61.00%|   0:00:04.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_2__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/query_q_reg_38_/E                           |
|  -0.103|   -0.345| -54.021|  -81.886|    61.00%|   0:00:00.0| 2116.9M|   WC_VIEW|  reg2reg| core_instance/mac_array_instance/col_idx_5__mac_co |
|        |         |        |         |          |            |        |          |         | l_inst/key_q_reg_46_/E                             |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.9 real=0:00:14.0 mem=2116.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:14.0 real=0:00:14.0 mem=2116.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.021|
|HEPG      |-0.103|-54.021|
|All Paths |-0.345|-81.886|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -81.886 Density 61.00
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.865|
|reg2reg   |-0.103|-54.021|
|HEPG      |-0.103|-54.021|
|All Paths |-0.345|-81.886|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 48 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:14.4 real=0:00:14.0 mem=2116.9M) ***
(I,S,L,T): WC_VIEW: 79.2717, 24.1132, 1.05257, 104.437
*** SetupOpt [finish] : cpu/real = 0:00:24.6/0:00:24.6 (1.0), totSession cpu/real = 0:16:40.5/0:17:44.8 (0.9), mem = 2097.9M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:16:41 mem=2097.9M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2097.9MB
Summary Report:
Instances move: 0 (out of 26350 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2097.9MB
*** Finished refinePlace (0:16:41 mem=2097.9M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.103 ns

Start Layer Assignment ...
WNS(-0.103ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 1 cadidates out of 27641.
Total Assign Layers on 0 Nets (cpu 0:00:00.2).
GigaOpt: setting up router preferences
        design wns: -0.1026
        slack threshold: 1.3474
GigaOpt: 6 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 822 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.345 ns

Start Layer Assignment ...
WNS(-0.345ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 1 cadidates out of 27641.
Total Assign Layers on 0 Nets (cpu 0:00:00.3).
GigaOpt: setting up router preferences
        design wns: -0.3452
        slack threshold: 1.1048
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 822 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=2110.2M
** Profile ** Other data :  cpu=0:00:00.1, mem=2110.2M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2110.2M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2110.2M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.103  | -0.345  |
|           TNS (ns):| -81.887 | -54.022 | -27.865 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2110.2M
**optDesign ... cpu = 0:02:06, real = 0:02:06, mem = 1603.1M, totSessionCpu=0:16:44 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 90
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 90

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 19 20:39:17 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27641)
#Processed 363 dirty instances, 211 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(258 insts marked dirty, reset pre-exisiting dirty flag on 264 insts, 598 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 20:39:18 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27639 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1518.32 (MB), peak = 1776.72 (MB)
#Merging special wires: starts on Sun Mar 19 20:39:20 2023 with memory = 1518.56 (MB), peak = 1776.72 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.5 GB, peak:1.7 GB
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 402.92000 210.70000 ) on M1 for NET core_instance/CTS_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.60500 284.60000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 246.00500 281.00000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 265.80500 263.00000 ) on M1 for NET core_instance/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.80000 243.00000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 319.60000 241.40000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 306.00000 241.40000 ) on M1 for NET core_instance/CTS_11. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CDN at ( 132.28000 280.90000 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1_FE_DBTN21_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CDN at ( 98.88000 239.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN1_FE_DBTN21_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN Z at ( 256.94500 345.72500 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN7_FE_DBTN17_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 256.07500 345.70000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OCPN1711_FE_OFN247_reset. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 254.67500 343.90000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 250.58500 343.80000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 243.09500 338.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 252.98500 331.40000 ) on M1 for NET core_instance/mac_array_instance/col_idx_5__mac_col_inst/FE_OFN27_n32. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 204.31500 127.90000 ) on M1 for NET core_instance/ofifo_inst/col_idx_1__fifo_instance/FE_OCPN1791_FE_RN_1355_0. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 402.84500 394.32000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_RN_8. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 379.10000 302.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 374.69500 302.50000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 378.40000 297.00000 ) on M1 for NET core_instance/mac_array_instance/col_idx_7__mac_col_inst/FE_OCPN1259_q_temp_481. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#588 routed nets are extracted.
#    460 (1.66%) extracted nets are partially routed.
#26929 routed net(s) are imported.
#8 (0.03%) nets are without wires.
#116 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 27641.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 19 20:39:21 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 1518.56 (MB)
#Peak memory = 1776.72 (MB)
#
#
#Start global routing on Sun Mar 19 20:39:21 2023
#
#
#Start global routing initialization on Sun Mar 19 20:39:21 2023
#
#Number of eco nets is 465
#
#Start global routing data preparation on Sun Mar 19 20:39:21 2023
#
#Start routing resource analysis on Sun Mar 19 20:39:21 2023
#
#Routing resource analysis is done on Sun Mar 19 20:39:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2288          79       24964    66.87%
#  M2             V        2285          84       24964     1.26%
#  M3             H        2367           0       24964     0.02%
#  M4             V        2305          64       24964     0.00%
#  M5             H        2367           0       24964     0.00%
#  M6             V        2369           0       24964     0.00%
#  M7             H         592           0       24964     0.00%
#  M8             V         592           0       24964     0.00%
#  --------------------------------------------------------------
#  Total                  15166       1.19%      199712     8.52%
#
#  265 nets (0.96%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Sun Mar 19 20:39:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1521.11 (MB), peak = 1776.72 (MB)
#
#
#Global routing initialization is done on Sun Mar 19 20:39:22 2023
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1522.69 (MB), peak = 1776.72 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1534.75 (MB), peak = 1776.72 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.11 (MB), peak = 1776.72 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1536.49 (MB), peak = 1776.72 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 116 (skipped).
#Total number of routable nets = 27525.
#Total number of nets in the design = 27641.
#
#473 routable nets have only global wires.
#27052 routable nets have only detail routed wires.
#18 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#295 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 13            5                 5             455  
#-------------------------------------------------------------------------------
#        Total                 13            5                 5             455  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                265           48                39           27212  
#-------------------------------------------------------------------------------
#        Total                265           48                39           27212  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            1(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481325 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5900 um.
#Total wire length on LAYER M2 = 157943 um.
#Total wire length on LAYER M3 = 184494 um.
#Total wire length on LAYER M4 = 115587 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1221 um.
#Total wire length on LAYER M7 = 2747 um.
#Total wire length on LAYER M8 = 2975 um.
#Total number of vias = 180477
#Total number of multi-cut vias = 112010 ( 62.1%)
#Total number of single cut vias = 68467 ( 37.9%)
#Up-Via Summary (total 180477):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63310 ( 67.6%)     30363 ( 32.4%)      93673
# M2              4333 (  6.3%)     64372 ( 93.7%)      68705
# M3               724 (  4.4%)     15781 ( 95.6%)      16505
# M4                40 (  5.0%)       753 ( 95.0%)        793
# M5                12 (  3.7%)       314 ( 96.3%)        326
# M6                30 ( 11.8%)       224 ( 88.2%)        254
# M7                18 (  8.1%)       203 ( 91.9%)        221
#-----------------------------------------------------------
#                68467 ( 37.9%)    112010 ( 62.1%)     180477 
#
#Total number of involved priority nets 13
#Maximum src to sink distance for priority net 264.0
#Average of max src_to_sink distance for priority net 38.9
#Average of ave src_to_sink distance for priority net 19.0
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.36 (MB)
#Total memory = 1536.92 (MB)
#Peak memory = 1776.72 (MB)
#
#Finished global routing on Sun Mar 19 20:39:24 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1525.28 (MB), peak = 1776.72 (MB)
#Start Track Assignment.
#Done with 77 horizontal wires in 2 hboxes and 98 vertical wires in 2 hboxes.
#Done with 6 horizontal wires in 2 hboxes and 7 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481747 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5951 um.
#Total wire length on LAYER M2 = 158167 um.
#Total wire length on LAYER M3 = 184636 um.
#Total wire length on LAYER M4 = 115585 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1221 um.
#Total wire length on LAYER M7 = 2753 um.
#Total wire length on LAYER M8 = 2977 um.
#Total number of vias = 180477
#Total number of multi-cut vias = 112010 ( 62.1%)
#Total number of single cut vias = 68467 ( 37.9%)
#Up-Via Summary (total 180477):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63310 ( 67.6%)     30363 ( 32.4%)      93673
# M2              4333 (  6.3%)     64372 ( 93.7%)      68705
# M3               724 (  4.4%)     15781 ( 95.6%)      16505
# M4                40 (  5.0%)       753 ( 95.0%)        793
# M5                12 (  3.7%)       314 ( 96.3%)        326
# M6                30 ( 11.8%)       224 ( 88.2%)        254
# M7                18 (  8.1%)       203 ( 91.9%)        221
#-----------------------------------------------------------
#                68467 ( 37.9%)    112010 ( 62.1%)     180477 
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1598.10 (MB), peak = 1776.72 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	3         4         3         1         11        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 85.96 (MB)
#Total memory = 1598.62 (MB)
#Peak memory = 1776.72 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 1.9% of the total area was rechecked for DRC, and 12.9% required routing.
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            3        1        4        2        0       10
#	M2            4        4       15        0        1       24
#	Totals        7        5       19        2        1       34
#258 out of 26417 instances (1.0%) need to be verified(marked ipoed), dirty area = 0.4%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 34
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            3        1        4        2        0       10
#	M2            4        4       15        0        1       24
#	Totals        7        5       19        2        1       34
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1640.04 (MB), peak = 1776.72 (MB)
#start 1st optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            1        0        2        1        4
#	M2            1        1        2        0        4
#	Totals        2        1        4        1        8
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1672.48 (MB), peak = 1776.72 (MB)
#start 2nd optimization iteration ...
#   number of violations = 8
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   Totals
#	M1            1        0        2        1        4
#	M2            1        1        2        0        4
#	Totals        2        1        4        1        8
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1672.63 (MB), peak = 1776.72 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1685.78 (MB), peak = 1776.72 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = -65.64 (MB)
#Total memory = 1533.10 (MB)
#Peak memory = 1776.72 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1534.64 (MB), peak = 1776.72 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481461 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5857 um.
#Total wire length on LAYER M2 = 157791 um.
#Total wire length on LAYER M3 = 184688 um.
#Total wire length on LAYER M4 = 115739 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181055
#Total number of multi-cut vias = 111464 ( 61.6%)
#Total number of single cut vias = 69591 ( 38.4%)
#Up-Via Summary (total 181055):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63651 ( 67.9%)     30139 ( 32.1%)      93790
# M2              4996 (  7.2%)     64073 ( 92.8%)      69069
# M3               860 (  5.2%)     15755 ( 94.8%)      16615
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69591 ( 38.4%)    111464 ( 61.6%)     181055 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#
#detailRoute Statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = -63.65 (MB)
#Total memory = 1535.09 (MB)
#Peak memory = 1776.72 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:34
#Elapsed time = 00:00:34
#Increased memory = -104.02 (MB)
#Total memory = 1499.09 (MB)
#Peak memory = 1776.72 (MB)
#Number of warnings = 21
#Total number of warnings = 46
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:39:50 2023
#
**optDesign ... cpu = 0:02:40, real = 0:02:40, mem = 1460.0M, totSessionCpu=0:17:18 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 1934.7M)
Extracted 10.0006% (CPU Time= 0:00:01.1  MEM= 2000.4M)
Extracted 20.0005% (CPU Time= 0:00:01.5  MEM= 2000.4M)
Extracted 30.0007% (CPU Time= 0:00:01.8  MEM= 2000.4M)
Extracted 40.0005% (CPU Time= 0:00:02.0  MEM= 2000.4M)
Extracted 50.0008% (CPU Time= 0:00:02.2  MEM= 2000.4M)
Extracted 60.0006% (CPU Time= 0:00:02.5  MEM= 2000.4M)
Extracted 70.0005% (CPU Time= 0:00:02.9  MEM= 2004.4M)
Extracted 80.0007% (CPU Time= 0:00:03.3  MEM= 2004.4M)
Extracted 90.0005% (CPU Time= 0:00:04.5  MEM= 2004.4M)
Extracted 100% (CPU Time= 0:00:05.2  MEM= 2004.4M)
Number of Extracted Resistors     : 465389
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 739008
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1973.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.6  Real Time: 0:00:07.0  MEM: 1973.164M)
**optDesign ... cpu = 0:02:48, real = 0:02:47, mem = 1465.3M, totSessionCpu=0:17:26 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1950.74)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2010.04 CPU=0:00:07.7 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2010.04 CPU=0:00:09.1 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2010.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2010.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=1970.15)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=1976.3 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=1976.3 CPU=0:00:02.2 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:17.6 real=0:00:18.0 totSessionCpu=0:17:43 mem=1976.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1976.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=1976.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=1976.3M
** Profile ** DRVs :  cpu=0:00:00.5, mem=1991.6M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1991.6M
**optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 1536.4M, totSessionCpu=0:17:45 **
**optDesign ... cpu = 0:03:07, real = 0:03:06, mem = 1536.4M, totSessionCpu=0:17:45 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -0.345
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 238 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:17:45.0/0:18:48.6 (0.9), mem = 1953.6M
(I,S,L,T): WC_VIEW: 79.2718, 24.127, 1.05257, 104.451
*info: 238 clock nets excluded
*info: 2 special nets excluded.
*info: 116 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.345 TNS Slack -82.523 Density 61.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.105|   -0.345| -54.678|  -82.523|    61.00%|   0:00:01.0| 2109.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
|  -0.105|   -0.345| -54.678|  -82.523|    61.00%|   0:00:01.0| 2109.0M|   WC_VIEW|  reg2reg| core_instance/ofifo_inst/col_idx_6__fifo_instance/ |
|        |         |        |         |          |            |        |          |         | q5_reg_10_/D                                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.1 real=0:00:02.0 mem=2109.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:01.3 real=0:00:02.0 mem=2109.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.345|-27.846|
|reg2reg   |-0.105|-54.678|
|HEPG      |-0.105|-54.678|
|All Paths |-0.345|-82.523|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 48 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:01.8 real=0:00:02.0 mem=2109.0M) ***
(I,S,L,T): WC_VIEW: 79.2718, 24.127, 1.05257, 104.451
*** SetupOpt [finish] : cpu/real = 0:00:11.6/0:00:11.6 (1.0), totSession cpu/real = 0:17:56.6/0:19:00.2 (0.9), mem = 2089.9M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:03:18, real = 0:03:18, mem = 1665.0M, totSessionCpu=0:17:57 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=2019.89M, totSessionCpu=0:17:57).
**optDesign ... cpu = 0:03:19, real = 0:03:19, mem = 1665.3M, totSessionCpu=0:17:57 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:03:21, real = 0:03:20, mem = 1648.1M, totSessionCpu=0:17:59 **
** Profile ** Start :  cpu=0:00:00.0, mem=2019.9M
** Profile ** Other data :  cpu=0:00:00.1, mem=2019.9M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2029.9M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2021.9M
** Profile ** DRVs :  cpu=0:00:01.1, mem=2019.9M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2019.9M
**optDesign ... cpu = 0:03:23, real = 0:03:24, mem = 1643.0M, totSessionCpu=0:18:01 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/19 20:40:34, mem=1569.1M)
% Begin Save ccopt configuration ... (date=03/19 20:40:34, mem=1572.1M)
% End Save ccopt configuration ... (date=03/19 20:40:34, total cpu=0:00:00.3, real=0:00:00.0, peak res=1572.1M, current mem=1566.2M)
% Begin Save netlist data ... (date=03/19 20:40:34, mem=1566.2M)
Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
% End Save netlist data ... (date=03/19 20:40:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=1566.2M, current mem=1566.2M)
Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
% Begin Save AAE data ... (date=03/19 20:40:35, mem=1567.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/19 20:40:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=1567.2M, current mem=1567.2M)
Saving /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/scheduling_file.cts in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/19 20:40:36, mem=1572.1M)
% End Save clock tree data ... (date=03/19 20:40:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.1M, current mem=1572.1M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=03/19 20:40:36, mem=1572.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=03/19 20:40:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1572.6M, current mem=1572.6M)
Saving PG file route.enc.dat/fullchip.pg.gz
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1962.7M) ***
Saving Drc markers ...
... 4 markers are saved ...
... 0 geometry drc markers are saved ...
... 4 antenna drc markers are saved ...
% Begin Save placement data ... (date=03/19 20:40:37, mem=1572.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
% End Save placement data ... (date=03/19 20:40:37, total cpu=0:00:00.0, real=0:00:00.0, peak res=1572.7M, current mem=1572.7M)
% Begin Save routing data ... (date=03/19 20:40:37, mem=1572.7M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=1962.7M) ***
% End Save routing data ... (date=03/19 20:40:37, total cpu=0:00:00.4, real=0:00:00.0, peak res=1572.9M, current mem=1572.9M)
Saving property file route.enc.dat/fullchip.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1965.7M) ***
#Saving pin access data to file route.enc.dat/fullchip.apa ...
#
% Begin Save power constraints data ... (date=03/19 20:40:38, mem=1573.2M)
% End Save power constraints data ... (date=03/19 20:40:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1573.3M, current mem=1573.3M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/19 20:40:40, total cpu=0:00:04.4, real=0:00:06.0, peak res=1574.4M, current mem=1574.4M)
*** Message Summary: 0 warning(s), 0 error(s)

invalid command name "soure"
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 1987.0) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 18.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 12
  Overlap     : 0
End Summary

  Verification Complete : 12 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:17.1  MEM: 194.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar 19 20:45:49 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (473.8000, 473.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 20:45:49 **** Processed 5000 nets.
**** 20:45:49 **** Processed 10000 nets.
**** 20:45:49 **** Processed 15000 nets.
**** 20:45:50 **** Processed 20000 nets.
**** 20:45:50 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar 19 20:45:50 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.7  MEM: -0.977M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT)
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 10%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 20%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 30%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 40%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 50%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 60%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 70%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 80%
2023-Mar-19 20:45:52 (2023-Mar-20 03:45:52 GMT): 90%

Finished Levelizing
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT)

Starting Activity Propagation
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT)
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT): 10%
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1887.06MB/3349.12MB/1887.06MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 20:45:53 (2023-Mar-20 03:45:53 GMT)
 ... Calculating switching power
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 10%
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 20%
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 30%
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 40%
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 60%
2023-Mar-19 20:45:54 (2023-Mar-20 03:45:54 GMT): 70%
2023-Mar-19 20:45:55 (2023-Mar-20 03:45:55 GMT): 80%
2023-Mar-19 20:45:55 (2023-Mar-20 03:45:55 GMT): 90%

Finished Calculating power
2023-Mar-19 20:45:55 (2023-Mar-20 03:45:55 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.46497302 	   70.7155%
Total Switching Power:      33.45048659 	   28.3409%
Total Leakage Power:         1.11374580 	    0.9436%
Total Power:               118.02920529
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1887.34MB/3349.12MB/1887.34MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Creating directory summaryReport.
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2181.0) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 16.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 12
  Overlap     : 0
End Summary

  Verification Complete : 12 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:16.6  MEM: 0.0M)

<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1589.7M, totSessionCpu=0:19:46 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing cpe interface
**optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1657.6M, totSessionCpu=0:19:56 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2131.8M, init mem=2131.8M)
*info: Placed = 26417          (Fixed = 103)
*info: Unplaced = 0           
Placement Density:60.96%(125569/205977)
Placement Density (including fixed std cells):60.96%(125569/205977)
Finished checkPlace (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2129.6M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 26417

Instance distribution across the VT partitions:

 LVT : inst = 10927 (41.4%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 10927 (41.4%)

 HVT : inst = 15490 (58.6%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 15490 (58.6%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2121.8M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2187.5M)
Extracted 20.0005% (CPU Time= 0:00:01.2  MEM= 2187.5M)
Extracted 30.0007% (CPU Time= 0:00:01.5  MEM= 2187.5M)
Extracted 40.0005% (CPU Time= 0:00:01.6  MEM= 2187.5M)
Extracted 50.0008% (CPU Time= 0:00:01.9  MEM= 2187.5M)
Extracted 60.0006% (CPU Time= 0:00:02.1  MEM= 2187.5M)
Extracted 70.0005% (CPU Time= 0:00:02.5  MEM= 2191.5M)
Extracted 80.0007% (CPU Time= 0:00:02.9  MEM= 2191.5M)
Extracted 90.0005% (CPU Time= 0:00:04.0  MEM= 2191.5M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 2191.5M)
Number of Extracted Resistors     : 465389
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 739008
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2160.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:07.0  Real Time: 0:00:07.0  MEM: 2160.258M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2140.53)
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2199.82 CPU=0:00:07.5 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2199.82 CPU=0:00:08.4 REAL=0:00:08.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2199.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2199.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2123.94)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2130.09 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2130.09 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:16.1 real=0:00:16.0 totSessionCpu=0:20:20 mem=2130.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2130.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2130.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2130.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2145.4M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.524 | -54.678 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2145.4M
**optDesign ... cpu = 0:00:36, real = 0:00:35, mem = 1582.2M, totSessionCpu=0:20:22 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 237 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 205830.000um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/CON:
      Sources:                     pin clk
      Total number of sinks:       6512
      Delay constrained sinks:     6512
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk/CON with 6512 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.4 real=0:00:01.4)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO initial state:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 24 variables and 62 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.7 real=0:00:00.7)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 238, tested: 238, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.3 real=0:00:00.3)
  Clock DAG stats PRO final:
    cell counts      : b=229, i=8, icg=0, nicg=0, l=0, total=237
    cell areas       : b=1424.520um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=1487.880um^2
    cell capacitance : b=0.787pF, i=0.138pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.925pF
    sink capacitance : count=6512, total=6.104pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.554pF, leaf=3.992pF, total=4.546pF
    wire lengths     : top=0.000um, trunk=4140.140um, leaf=25942.165um, total=30082.305um
    hp wire lengths  : top=0.000um, trunk=3221.200um, leaf=7422.500um, total=10643.700um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=131 avg=0.033ns sd=0.021ns min=0.010ns max=0.099ns {114 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 1 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=107 avg=0.066ns sd=0.033ns min=0.018ns max=0.103ns {38 <= 0.063ns, 2 <= 0.084ns, 55 <= 0.094ns, 8 <= 0.100ns, 4 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: BUFFD16: 4 CKBD16: 107 BUFFD12: 5 CKBD12: 4 BUFFD8: 1 CKBD8: 2 BUFFD6: 1 CKBD6: 1 BUFFD4: 8 BUFFD3: 1 CKBD3: 16 BUFFD2: 6 CKBD2: 28 BUFFD1: 24 CKBD1: 10 BUFFD0: 1 CKBD0: 10 
     Invs: INVD16: 8 
  Primary reporting skew groups PRO final:
    skew_group default.clk/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk/CON: insertion delay [min=0.394, max=1.170, avg=0.761, sd=0.233], skew [0.776 vs 0.057*], 31.4% {0.580, 0.637} (wid=0.052 ws=0.021) (gid=1.134 gs=0.759)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       238 (unrouted=0, trialRouted=0, noStatus=0, routed=238, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 27403 (unrouted=116, trialRouted=0, noStatus=0, routed=27287, fixed=0, [crossesIlmBoundary=0, tooFewTerms=116, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:04.3 real=0:00:04.3)
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 929
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 929
**INFO: Start fixing DRV (Mem = 2116.61M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 238 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:20:29.1/0:25:49.5 (0.8), mem = 2116.6M
(I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.34|   -82.41|       0|       0|       0|  61.00| 0:00:00.0|  2275.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 238 constrained nets 
Layer 7 has 48 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2275.1M) ***

(I,S,L,T): WC_VIEW: 79.2737, 24.1285, 1.05257, 104.455
*** DrvOpt [finish] : cpu/real = 0:00:07.3/0:00:07.3 (1.0), totSession cpu/real = 0:20:36.4/0:25:56.8 (0.8), mem = 2256.1M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:50, real = 0:00:50, mem = 1704.9M, totSessionCpu=0:20:36 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 2194.05M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=2194.1M
** Profile ** Other data :  cpu=0:00:00.1, mem=2194.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2204.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2204.1M

------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=2194.1M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2204.1M
**optDesign ... cpu = 0:00:52, real = 0:00:51, mem = 1705.9M, totSessionCpu=0:20:38 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:52, real = 0:00:52, mem = 1687.1M, totSessionCpu=0:20:38 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:00, mem=2184.52M, totSessionCpu=0:20:39).
**optDesign ... cpu = 0:00:53, real = 0:00:52, mem = 1687.9M, totSessionCpu=0:20:39 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=2184.5M
** Profile ** Other data :  cpu=0:00:00.1, mem=2184.5M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2194.5M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2194.5M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.415 | -54.587 | -27.828 |
|    Violating Paths:|  1146   |  1050   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2194.5M
**optDesign ... cpu = 0:00:55, real = 0:00:54, mem = 1688.2M, totSessionCpu=0:20:41 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:20:41 mem=2184.5M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2189.8MB
Summary Report:
Instances move: 0 (out of 26350 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2189.8MB
*** Finished refinePlace (0:20:41 mem=2189.8M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Sun Mar 19 20:47:30 2023
#
#num needed restored net=0
#need_extraction net=0 (total=27641)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Start routing data preparation on Sun Mar 19 20:47:32 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 27639 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 1 net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1662.36 (MB), peak = 1889.70 (MB)
#Merging special wires: starts on Sun Mar 19 20:47:34 2023 with memory = 1662.60 (MB), peak = 1889.70 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.8 GB
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Sun Mar 19 20:47:34 2023
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 5.91 (MB)
#Total memory = 1662.60 (MB)
#Peak memory = 1889.70 (MB)
#
#
#Start global routing on Sun Mar 19 20:47:34 2023
#
#
#Start global routing initialization on Sun Mar 19 20:47:34 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 5.91 (MB)
#Total memory = 1662.60 (MB)
#Peak memory = 1889.70 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 12
#
#    By Layer and Type :
#	          SpacV   Totals
#	M1           12       12
#	Totals       12       12
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1664.43 (MB), peak = 1889.70 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#    number of process antenna violations = 4
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1674.21 (MB), peak = 1889.70 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481465 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5859 um.
#Total wire length on LAYER M2 = 157785 um.
#Total wire length on LAYER M3 = 184692 um.
#Total wire length on LAYER M4 = 115743 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181064
#Total number of multi-cut vias = 111447 ( 61.6%)
#Total number of single cut vias = 69617 ( 38.4%)
#Up-Via Summary (total 181064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
# M2              5011 (  7.3%)     64062 ( 92.7%)      69073
# M3               865 (  5.2%)     15753 ( 94.8%)      16618
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69617 ( 38.4%)    111447 ( 61.6%)     181064 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 2.52 (MB)
#Total memory = 1665.12 (MB)
#Peak memory = 1889.70 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1666.67 (MB), peak = 1889.70 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481465 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5859 um.
#Total wire length on LAYER M2 = 157785 um.
#Total wire length on LAYER M3 = 184692 um.
#Total wire length on LAYER M4 = 115743 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181064
#Total number of multi-cut vias = 111447 ( 61.6%)
#Total number of single cut vias = 69617 ( 38.4%)
#Up-Via Summary (total 181064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
# M2              5011 (  7.3%)     64062 ( 92.7%)      69073
# M3               865 (  5.2%)     15753 ( 94.8%)      16618
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69617 ( 38.4%)    111447 ( 61.6%)     181064 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 4
#
#
#Total number of nets with non-default rule or having extra spacing = 265
#Total wire length = 481465 um.
#Total half perimeter of net bounding box = 412336 um.
#Total wire length on LAYER M1 = 5859 um.
#Total wire length on LAYER M2 = 157785 um.
#Total wire length on LAYER M3 = 184692 um.
#Total wire length on LAYER M4 = 115743 um.
#Total wire length on LAYER M5 = 10457 um.
#Total wire length on LAYER M6 = 1230 um.
#Total wire length on LAYER M7 = 2733 um.
#Total wire length on LAYER M8 = 2966 um.
#Total number of vias = 181064
#Total number of multi-cut vias = 111447 ( 61.6%)
#Total number of single cut vias = 69617 ( 38.4%)
#Up-Via Summary (total 181064):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             63657 ( 67.9%)     30135 ( 32.1%)      93792
# M2              5011 (  7.3%)     64062 ( 92.7%)      69073
# M3               865 (  5.2%)     15753 ( 94.8%)      16618
# M4                37 (  4.7%)       753 ( 95.3%)        790
# M5                 5 (  1.5%)       318 ( 98.5%)        323
# M6                27 ( 10.8%)       224 ( 89.2%)        251
# M7                15 (  6.9%)       202 ( 93.1%)        217
#-----------------------------------------------------------
#                69617 ( 38.4%)    111447 ( 61.6%)     181064 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 4
#
#detailRoute Statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:07
#Increased memory = 4.51 (MB)
#Total memory = 1667.11 (MB)
#Peak memory = 1889.70 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:13
#Elapsed time = 00:00:13
#Increased memory = -63.34 (MB)
#Total memory = 1634.86 (MB)
#Peak memory = 1889.70 (MB)
#Number of warnings = 1
#Total number of warnings = 47
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Sun Mar 19 20:47:42 2023
#
**optDesign ... cpu = 0:01:08, real = 0:01:07, mem = 1594.2M, totSessionCpu=0:20:54 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'fullchip' of instances=26417 and nets=27641 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design fullchip.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 2157.5M)
Extracted 10.0006% (CPU Time= 0:00:01.0  MEM= 2223.2M)
Extracted 20.0008% (CPU Time= 0:00:01.2  MEM= 2223.2M)
Extracted 30.0006% (CPU Time= 0:00:01.4  MEM= 2223.2M)
Extracted 40.0008% (CPU Time= 0:00:01.6  MEM= 2223.2M)
Extracted 50.0006% (CPU Time= 0:00:01.8  MEM= 2223.2M)
Extracted 60.0008% (CPU Time= 0:00:02.1  MEM= 2223.2M)
Extracted 70.0006% (CPU Time= 0:00:02.5  MEM= 2227.2M)
Extracted 80.0008% (CPU Time= 0:00:02.9  MEM= 2227.2M)
Extracted 90.0006% (CPU Time= 0:00:04.0  MEM= 2227.2M)
Extracted 100% (CPU Time= 0:00:04.8  MEM= 2227.2M)
Number of Extracted Resistors     : 465390
Number of Extracted Ground Cap.   : 462231
Number of Extracted Coupling Cap. : 738992
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 2195.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.9  Real Time: 0:00:07.0  MEM: 2195.914M)
**optDesign ... cpu = 0:01:15, real = 0:01:14, mem = 1603.0M, totSessionCpu=0:21:01 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2172.49)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  99.6 percent of the nets selected for SI analysis
End delay calculation. (MEM=2231.79 CPU=0:00:07.3 REAL=0:00:07.0)
End delay calculation (fullDC). (MEM=2231.79 CPU=0:00:08.7 REAL=0:00:09.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2231.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 2231.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (1 T). (MEM=2192.9)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 27542. 
Total number of fetched objects 27542
AAE_INFO-618: Total number of nets in the design is 27641,  10.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=2199.05 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2199.05 CPU=0:00:02.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:17.0 real=0:00:17.0 totSessionCpu=0:21:18 mem=2199.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=2199.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=2199.1M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2199.1M
** Profile ** DRVs :  cpu=0:00:00.5, mem=2214.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.530 | -54.684 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2214.3M
**optDesign ... cpu = 0:01:34, real = 0:01:32, mem = 1680.3M, totSessionCpu=0:21:20 **
**optDesign ... cpu = 0:01:34, real = 0:01:32, mem = 1680.3M, totSessionCpu=0:21:20 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:35, real = 0:01:34, mem = 1669.7M, totSessionCpu=0:21:21 **
** Profile ** Start :  cpu=0:00:00.0, mem=2176.3M
** Profile ** Other data :  cpu=0:00:00.1, mem=2176.3M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=2186.3M
** Profile ** Total reports :  cpu=0:00:00.3, mem=2178.3M
** Profile ** DRVs :  cpu=0:00:01.2, mem=2176.3M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.345  | -0.105  | -0.345  |
|           TNS (ns):| -82.530 | -54.684 | -27.846 |
|    Violating Paths:|  1148   |  1052   |   96    |
|          All Paths:|  13192  |  6070   |  9050   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 61.002%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2176.3M
**optDesign ... cpu = 0:01:38, real = 0:01:37, mem = 1666.1M, totSessionCpu=0:21:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2174.1) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 17.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:17.4  MEM: 17.7M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 2191.8) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
VG: elapsed time: 17.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:16.8  MEM: 0.0M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sun Mar 19 20:52:48 2023

Design Name: fullchip
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (473.8000, 473.6000)
Error Limit = 1000; Warning Limit = 50
Check all nets
**** 20:52:48 **** Processed 5000 nets.
**** 20:52:48 **** Processed 10000 nets.
**** 20:52:48 **** Processed 15000 nets.
**** 20:52:49 **** Processed 20000 nets.
**** 20:52:49 **** Processed 25000 nets.

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Sun Mar 19 20:52:49 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:01.8  MEM: -0.801M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile fullchip.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-19 20:52:51 (2023-Mar-20 03:52:51 GMT)
2023-Mar-19 20:52:51 (2023-Mar-20 03:52:51 GMT): 10%
2023-Mar-19 20:52:51 (2023-Mar-20 03:52:51 GMT): 20%
2023-Mar-19 20:52:51 (2023-Mar-20 03:52:51 GMT): 30%
2023-Mar-19 20:52:51 (2023-Mar-20 03:52:51 GMT): 40%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 50%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 60%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 70%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 80%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 90%

Finished Levelizing
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT)

Starting Activity Propagation
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT)
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 10%
2023-Mar-19 20:52:52 (2023-Mar-20 03:52:52 GMT): 20%

Finished Activity Propagation
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=1899.59MB/3359.94MB/1901.88MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT)
 ... Calculating switching power
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 10%
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 20%
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 30%
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 40%
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 50%
 ... Calculating internal and leakage power
2023-Mar-19 20:52:53 (2023-Mar-20 03:52:53 GMT): 60%
2023-Mar-19 20:52:54 (2023-Mar-20 03:52:54 GMT): 70%
2023-Mar-19 20:52:54 (2023-Mar-20 03:52:54 GMT): 80%
2023-Mar-19 20:52:54 (2023-Mar-20 03:52:54 GMT): 90%

Finished Calculating power
2023-Mar-19 20:52:55 (2023-Mar-20 03:52:55 GMT)
Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)

Ended Power Analysis: (cpu=0:00:03, real=0:00:03, mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1899.87MB/3359.94MB/1901.88MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       83.46497760 	   70.7153%
Total Switching Power:      33.45078870 	   28.3410%
Total Leakage Power:         1.11374580 	    0.9436%
Total Power:               118.02951198
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1900.75MB/3359.94MB/1901.88MB)


Output file is .//fullchip.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile fullchip.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell fullchip.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file fullchip.post_route.summary.rpt.
<CMD> streamOut ./outputGenerated//fullchip.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          26417

Ports/Pins                           195
    metal layer M2                   112
    metal layer M3                    83

Nets                              283710
    metal layer M1                  7601
    metal layer M2                165196
    metal layer M3                 86991
    metal layer M4                 22588
    metal layer M5                   474
    metal layer M6                   300
    metal layer M7                   380
    metal layer M8                   180

    Via Instances                 181064

Special Nets                         771
    metal layer M1                   763
    metal layer M2                     4
    metal layer M4                     4

    Via Instances                   2056

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               27722
    metal layer M1                  1685
    metal layer M2                 19441
    metal layer M3                  6103
    metal layer M4                   472
    metal layer M5                     5
    metal layer M6                     6
    metal layer M7                     9
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract ./outputGenerated//fullchip.lef
<CMD> defOut -netlist -routing ./outputGenerated//fullchip.def
Writing DEF file './outputGenerated//fullchip.def', current time is Sun Mar 19 20:56:28 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file './outputGenerated//fullchip.def' is written, current time is Sun Mar 19 20:56:29 2023 ...
<CMD> saveNetlist ./outputGenerated//fullchip.pnr.v
Writing Netlist "./outputGenerated//fullchip.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/s1ding/step1/pnr/cts.enc.dat/libs/mmmc/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
**ERROR: (IMPEXT-1029):	Input or Output to a file, a directory or to a file in directory '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' failed with system error 'No such file or directory'.
**ERROR: (IMPEXT-3165):	Access to parasitic database '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/fullchip_18060_mNRlFy.rcdb.d' failed. Parasitic database seems to be corrupted and must be regenerated.
**ERROR: (IMPEXT-2677):	Multi-corner RC initialization is aborted because of previously-reported errors. Use the reason provided in the error message(s) to resolve this issue and use the set_analysis_view command to invoke multi-corner initialization again.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/.mmmcee5zy0/modes/CON/CON.sdc' ...
Current (total cpu=0:23:34, real=0:35:04, peak res=1903.0M, current mem=1466.1M)
fullchip
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1476.7M, current mem=1476.7M)
Current (total cpu=0:23:34, real=0:35:04, peak res=1903.0M, current mem=1476.7M)
Reading latency file '/tmp/innovus_temp_18060_ieng6-ece-20.ucsd.edu_s1ding_ohyN7T/.mmmcee5zy0/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${output_dir}/${design}_WC.lib
AAE DB initialization (MEM=2073.15 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: fullchip
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=2089.73)
Innovus terminated by internal (SEGV) error/signal...
*** Stack trace:
*** Stack trace:
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x12e84e86]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(syStackTrace+0xb7)[0x12e85308]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484ebc4]
/lib64/libpthread.so.0(+0xf630)[0x7fc3cc2e7630]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z19peIsRCSourceCoupledv+0x2c)[0xc85e06c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z10esiMain_MTP7dbsCellPvP25dcsFactorizedDelayCalcMgr+0xfef)[0xf46946f]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z6dcMainP7dbsCellP8_IO_FILEP25dcsFactorizedDelayCalcMgr+0x179)[0xcddf5a9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16cteComputeDelaysP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x5e1)[0x5dda911]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z16esiUpdateSIDelayP23TAFEAbstractInsertDelayP25dcsFactorizedDelayCalcMgr18tammmcanalysismodec+0x206)[0xf4515f6]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z28cteComputeAndInsertDelayMainv+0x21d)[0x5ddaf9d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK19ctesDelayCalculator22computeAndInsertDelaysEP11TADbContext+0x1fb)[0x5e6376b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x5e722c8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z23cpeUpdateDelaysCallbackPv9taboolean+0x9)[0x15d4e6e9]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0x8eb)[0x13044bab]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi23initializeTimingWindowsEP11TADbContext9tabooleanS2_S2_S2_S2_+0x1d0)[0x1304b260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0xf44f430]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9AaeSIFlow7processEP11TADbContext+0xd05)[0xf4504e5]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z26esiTWBaseSIPrepCallBackNewPv9taboolean+0x76d)[0xf46645d]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi12updateDelaysEP12TAAnalysisId9tabooleanS2_S2_S2_S2_S2_+0xaea)[0x13044daa]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN8TAExtApi9blockCharEP12TAAnalysisIdP12TADbBoundaryP11TADbContextP17tablockcharparams+0x7b)[0x1304866b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z27TaCmd_do_extract_model_procPvP10Tcl_InterpiPPcP6tcmCmd+0x3e4)[0x143f5a64]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN10tcmBaseCmd7executeEP10Tcl_InterpiPPc+0x188)[0x151b45e8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN6tcmMgr9cmdParserEPvP10Tcl_InterpiPPc+0xa7d)[0x151a39ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclInvokeStringCommand+0x80)[0x18b0c5b0]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b133f8]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_EvalEx+0x16)[0x18b13d26]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNREvalObjEx+0x6f)[0x18b13dcf]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18bc95cb]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18b27021]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(TclNRRunCallbacks+0x47)[0x18b10f27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEvalObj+0xf4)[0x18baf624]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_RecordAndEval+0x38)[0x18baf788]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z17rdaEditCmdLineEndPc+0x33d)[0x490d4ad]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN9seConsole7sesMode9DoExecuteERKSsPv+0xc7)[0xf807d27]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline9EmacsMode10AcceptLineEv+0x3c)[0x10920c3c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline11ModeCommandINS_9EmacsModeEE15CommandFnNoKeysERKN5boost8functionIFvRS1_EEERNS_6EditorE+0x61)[0x109291c1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN5boost6detail8function26void_function_obj_invoker2INS_3_bi6bind_tINS3_11unspecifiedENS_8functionIFvRN7Redline6EditorEEEENS3_5list1INS_3argILi1EEEEEEEvS9_RKNS7_14KeyCombinationEE6invokeERNS1_15function_bufferES9_SJ_+0x1b)[0x10938a1b]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZNK7Redline7Command3RunERNS_6EditorERKNS_14KeyCombinationE+0x1c)[0x1093873c]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_ZN7Redline6Editor9Internals3RunEb+0xe0)[0x1091d260]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x18c13cf7]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_ServiceEvent+0x87)[0x18bd5747]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_DoOneEvent+0x129)[0x18bd5a49]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN17TqEventDispatcher13processEventsE6QFlagsIN10QEventLoop17ProcessEventsFlagEE+0x6a)[0x7fc3d0d4923a]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN10QEventLoop4execE6QFlagsINS_17ProcessEventsFlagEE+0xea)[0x7fc3cfef20ca]
/software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5(_ZN16QCoreApplication4execEv+0x84)[0x7fc3cfefa954]
/software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so(_ZN13TqApplication4execEv+0x177)[0x7fc3d0d48897]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(_Z12edi_app_initP10Tcl_Interp+0x281)[0x48ef5e1]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(Tcl_MainEx+0x177)[0x18bd0287]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x4a47df3]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus(main+0x10b)[0x3fdb69b]
/lib64/libc.so.6(__libc_start_main+0xf5)[0x7fc3cb6ff555]
/software/ECE/Innovus-19.1/tools/innovus/bin/64bit/innovus[0x484b9c1]
========================================
               pstack
========================================
Thread 21 (Thread 0x7fc3c7a93700 (LWP 18137)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 20 (Thread 0x7fc3c0207700 (LWP 18138)):
#0  0x00007fc3cc2e69dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 19 (Thread 0x7fc3bfa06700 (LWP 18139)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 18 (Thread 0x7fc3bf205700 (LWP 18142)):
#0  0x00007fc3cc2e6e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 17 (Thread 0x7fc3bdffc700 (LWP 18144)):
#0  0x00007fc3cb7a29fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fc3cb7a2894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 16 (Thread 0x7fc3bd4e3700 (LWP 18171)):
#0  0x00007fc3cb7d0ddd in poll () from /lib64/libc.so.6
#1  0x00007fc3cd1db022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fc3cd1dcc6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fc3bd538a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 15 (Thread 0x7fc3b6d1d700 (LWP 18172)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 14 (Thread 0x7fc3b651c700 (LWP 18173)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 13 (Thread 0x7fc3b5d1b700 (LWP 18174)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 12 (Thread 0x7fc3b551a700 (LWP 18175)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 11 (Thread 0x7fc3b4d19700 (LWP 18176)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 10 (Thread 0x7fc3b4518700 (LWP 18177)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 9 (Thread 0x7fc3b3d17700 (LWP 18178)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 8 (Thread 0x7fc3b3516700 (LWP 18179)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 7 (Thread 0x7fc3b2289700 (LWP 18207)):
#0  0x00007fc3cc2e73c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 6 (Thread 0x7fc39af13700 (LWP 18248)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3cfd15fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fc3cf961e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 5 (Thread 0x7fc38eb84700 (LWP 18492)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 4 (Thread 0x7fc38f385700 (LWP 18493)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 3 (Thread 0x7fc38fb86700 (LWP 18494)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 2 (Thread 0x7fc3791a9700 (LWP 18495)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6
Thread 1 (Thread 0x7fc3d52ac400 (LWP 18060)):
#0  0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6
#1  0x00007fc3cb71ff62 in do_system () from /lib64/libc.so.6
#2  0x00007fc3cb720311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fc3d0d4923a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fc3cfef20ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fc3cfefa954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fc3d0d48897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
========================================
                gdb
========================================
Using: gdb
[New LWP 18495]
[New LWP 18494]
[New LWP 18493]
[New LWP 18492]
[New LWP 18248]
[New LWP 18207]
[New LWP 18179]
[New LWP 18178]
[New LWP 18177]
[New LWP 18176]
[New LWP 18175]
[New LWP 18174]
[New LWP 18173]
[New LWP 18172]
[New LWP 18171]
[New LWP 18144]
[New LWP 18142]
[New LWP 18139]
[New LWP 18138]
[New LWP 18137]
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib64/libthread_db.so.1".
0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6

Thread 21 (Thread 0x7fc3c7a93700 (LWP 18137)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x0000000018c139f7 in NotifierThreadProc ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 20 (Thread 0x7fc3c0207700 (LWP 18138)):
#0  0x00007fc3cc2e69dd in accept () from /lib64/libpthread.so.0
#1  0x00000000174d44ae in ProcessInfo::handleConnection(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 19 (Thread 0x7fc3bfa06700 (LWP 18139)):
#0  0x00007fc3cb7d2b43 in select () from /lib64/libc.so.6
#1  0x00000000174cc69b in ProcessInfo::sampleUsage(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 18 (Thread 0x7fc3bf205700 (LWP 18142)):
#0  0x00007fc3cc2e6e9d in nanosleep () from /lib64/libpthread.so.0
#1  0x0000000005f71edd in rdaiLicRecheck(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 17 (Thread 0x7fc3bdffc700 (LWP 18144)):
#0  0x00007fc3cb7a29fd in nanosleep () from /lib64/libc.so.6
#1  0x00007fc3cb7a2894 in sleep () from /lib64/libc.so.6
#2  0x0000000012e9f20f in syiPeakMem(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 16 (Thread 0x7fc3bd4e3700 (LWP 18171)):
#0  0x00007fc3cb7d0ddd in poll () from /lib64/libc.so.6
#1  0x00007fc3cd1db022 in _xcb_conn_wait () from /lib64/libxcb.so.1
#2  0x00007fc3cd1dcc6f in xcb_wait_for_event () from /lib64/libxcb.so.1
#3  0x00007fc3bd538a59 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5XcbQpa.so.5
#4  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#5  0x0000000004b1474a in create_head(void*) ()
#6  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#7  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 15 (Thread 0x7fc3b6d1d700 (LWP 18172)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 14 (Thread 0x7fc3b651c700 (LWP 18173)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 13 (Thread 0x7fc3b5d1b700 (LWP 18174)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 12 (Thread 0x7fc3b551a700 (LWP 18175)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 11 (Thread 0x7fc3b4d19700 (LWP 18176)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 10 (Thread 0x7fc3b4518700 (LWP 18177)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 9 (Thread 0x7fc3b3d17700 (LWP 18178)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 8 (Thread 0x7fc3b3516700 (LWP 18179)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3ba74e0b3 in thread_function () from /usr/lib64/dri/swrast_dri.so
#2  0x00007fc3ba74dc27 in impl_thrd_routine () from /usr/lib64/dri/swrast_dri.so
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 7 (Thread 0x7fc3b2289700 (LWP 18207)):
#0  0x00007fc3cc2e73c1 in sigwait () from /lib64/libpthread.so.0
#1  0x000000000484c31f in ctrlCHandle(void*) ()
#2  0x0000000004b1474a in create_head(void*) ()
#3  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#4  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 6 (Thread 0x7fc39af13700 (LWP 18248)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00007fc3cfd15fbb in QWaitCondition::wait(QMutex*, unsigned long) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#2  0x00007fc3cf961e22 in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Widgets.so.5
#3  0x00007fc3cfd1517a in ?? () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#4  0x0000000004b1474a in create_head(void*) ()
#5  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#6  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 5 (Thread 0x7fc38eb84700 (LWP 18492)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 4 (Thread 0x7fc38f385700 (LWP 18493)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 3 (Thread 0x7fc38fb86700 (LWP 18494)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 2 (Thread 0x7fc3791a9700 (LWP 18495)):
#0  0x00007fc3cc2e3a35 in pthread_cond_wait@@GLIBC_2.3.2 () from /lib64/libpthread.so.0
#1  0x00000000187484d8 in CRL::Threading::ThreadPoolBase::thread(unsigned int) ()
#2  0x00000000187486af in CRL::Threading::ThreadPoolBase::thread(void*) ()
#3  0x0000000004b1474a in create_head(void*) ()
#4  0x00007fc3cc2dfea5 in start_thread () from /lib64/libpthread.so.0
#5  0x00007fc3cb7dbb0d in clone () from /lib64/libc.so.6

Thread 1 (Thread 0x7fc3d52ac400 (LWP 18060)):
#0  0x00007fc3cb7a2659 in waitpid () from /lib64/libc.so.6
#1  0x00007fc3cb71ff62 in do_system () from /lib64/libc.so.6
#2  0x00007fc3cb720311 in system () from /lib64/libc.so.6
#3  0x0000000012e84eb0 in syStackTraceDump(_IO_FILE*, bool) ()
#4  0x0000000012e85308 in syStackTrace ()
#5  0x000000000484ebc4 in rdaiErrorHandler(int, siginfo*, void*) ()
#6  <signal handler called>
#7  0x000000000c85e06c in peIsRCSourceCoupled() ()
#8  0x000000000f46946f in esiMain_MT(dbsCell*, void*, dcsFactorizedDelayCalcMgr*) ()
#9  0x000000000cddf5a9 in dcMain(dbsCell*, _IO_FILE*, dcsFactorizedDelayCalcMgr*) ()
#10 0x0000000005dda911 in cteComputeDelays(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#11 0x000000000f4515f6 in esiUpdateSIDelay(TAFEAbstractInsertDelay*, dcsFactorizedDelayCalcMgr*, tammmcanalysismode, char) ()
#12 0x0000000005ddaf9d in cteComputeAndInsertDelayMain() ()
#13 0x0000000005e6376b in ctesDelayCalculator::computeAndInsertDelays(TADbContext*) const ()
#14 0x0000000005e722c8 in cteiUpdateDelaysCallbackInt(TADbContext*, taboolean, taboolean, taboolean) [clone .constprop.1704] ()
#15 0x0000000015d4e6e9 in cpeUpdateDelaysCallback(void*, taboolean) ()
#16 0x0000000013044bab in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#17 0x000000001304b260 in TAExtApi::initializeTimingWindows(TADbContext*, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#18 0x000000000f44f430 in esiTAInitializeTimingWindows(TADbContext*) ()
#19 0x000000000f4504e5 in AaeSIFlow::process(TADbContext*) ()
#20 0x000000000f46645d in esiTWBaseSIPrepCallBackNew(void*, taboolean) ()
#21 0x0000000013044daa in TAExtApi::updateDelays(TAAnalysisId*, taboolean, taboolean, taboolean, taboolean, taboolean, taboolean) ()
#22 0x000000001304866b in TAExtApi::blockChar(TAAnalysisId*, TADbBoundary*, TADbContext*, tablockcharparams*) ()
#23 0x00000000143f5a64 in TaCmd_do_extract_model_proc(void*, Tcl_Interp*, int, char**, tcmCmd*) ()
#24 0x00000000151b45e8 in tcmBaseCmd::execute(Tcl_Interp*, int, char**) ()
#25 0x00000000151a39ad in tcmMgr::cmdParser(void*, Tcl_Interp*, int, char**) ()
#26 0x0000000018b0c5b0 in TclInvokeStringCommand ()
#27 0x0000000018b10f27 in TclNRRunCallbacks ()
#28 0x0000000018b133f8 in TclEvalEx ()
#29 0x0000000018b13d26 in Tcl_EvalEx ()
#30 0x0000000018b13dcf in TclNREvalObjEx ()
#31 0x0000000018bc95cb in TclNREvalFile ()
#32 0x0000000018b27021 in TclNRSourceObjCmd ()
#33 0x0000000018b10f27 in TclNRRunCallbacks ()
#34 0x0000000018baf624 in Tcl_RecordAndEvalObj ()
#35 0x0000000018baf788 in Tcl_RecordAndEval ()
#36 0x000000000490d4ad in rdaEditCmdLineEnd(char*) ()
#37 0x000000000f807d27 in seConsole::sesMode::DoExecute(std::string const&, void*) ()
#38 0x0000000010920c3c in Redline::EmacsMode::AcceptLine() ()
#39 0x00000000109291c1 in Redline::ModeCommand<Redline::EmacsMode>::CommandFnNoKeys(boost::function<void (Redline::EmacsMode&)> const&, Redline::Editor&) ()
#40 0x0000000010938a1b in boost::detail::function::void_function_obj_invoker2<boost::_bi::bind_t<boost::_bi::unspecified, boost::function<void (Redline::Editor&)>, boost::_bi::list1<boost::arg<1> > >, void, Redline::Editor&, Redline::KeyCombination const&>::invoke(boost::detail::function::function_buffer&, Redline::Editor&, Redline::KeyCombination const&) ()
#41 0x000000001093873c in Redline::Command::Run(Redline::Editor&, Redline::KeyCombination const&) const ()
#42 0x000000001091d260 in Redline::Editor::Internals::Run(bool) ()
#43 0x0000000018c13cf7 in FileHandlerEventProc ()
#44 0x0000000018bd5747 in Tcl_ServiceEvent ()
#45 0x0000000018bd5a49 in Tcl_DoOneEvent ()
#46 0x00007fc3d0d4923a in TqEventDispatcher::processEvents(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#47 0x00007fc3cfef20ca in QEventLoop::exec(QFlags<QEventLoop::ProcessEventsFlag>) () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#48 0x00007fc3cfefa954 in QCoreApplication::exec() () from /software/ECE/Innovus-19.1/tools/Qt/v5//64bit/lib/libcdsQt5Core.so.5
#49 0x00007fc3d0d48897 in TqApplication::exec() () from /software/ECE/Innovus-19.1/tools/lib/64bit/libtq.so
#50 0x00000000048ef5e1 in edi_app_init(Tcl_Interp*) ()
#51 0x0000000018bd0287 in Tcl_MainEx ()
#52 0x0000000004a47df3 in child_main(int, char**) ()
#53 0x0000000003fdb69b in main ()
A debugging session is active.

	Inferior 1 [process 18060] will be detached.

Quit anyway? (y or n) [answered Y; input not from terminal]
[Inferior 1 (process 18060) detached]

*** Memory Usage v#1 (Current mem = 2072.730M, initial mem = 283.785M) ***
*** Message Summary: 2230 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:23:36, real=0:35:50, mem=2072.7M) ---
