Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 22:52:01 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/addfxp_18_1/post_route_timing.rpt
| Design       : addfxp_18_1
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
b[1]                           res_0_reg[17]/D                inf           
b[1]                           res_0_reg[16]/D                inf           
b[1]                           res_0_reg[15]/D                inf           
b[1]                           res_0_reg[13]/D                inf           
b[1]                           res_0_reg[14]/D                inf           
b[1]                           res_0_reg[12]/D                inf           
b[1]                           res_0_reg[11]/D                inf           
b[1]                           res_0_reg[9]/D                 inf           
b[1]                           res_0_reg[10]/D                inf           
b[1]                           res_0_reg[8]/D                 inf           
b[1]                           res_0_reg[7]/D                 inf           
b[1]                           res_0_reg[5]/D                 inf           
b[1]                           res_0_reg[6]/D                 inf           
b[1]                           res_0_reg[4]/D                 inf           
b[1]                           res_0_reg[3]/D                 inf           
b[1]                           res_0_reg[2]/D                 inf           
b[0]                           res_0_reg[1]/D                 inf           
b[0]                           res_0_reg[0]/D                 inf           
res_0_reg[0]/C                 q[0]                           inf           
res_0_reg[10]/C                q[10]                          inf           
res_0_reg[11]/C                q[11]                          inf           
res_0_reg[12]/C                q[12]                          inf           
res_0_reg[13]/C                q[13]                          inf           
res_0_reg[14]/C                q[14]                          inf           
res_0_reg[15]/C                q[15]                          inf           
res_0_reg[16]/C                q[16]                          inf           
res_0_reg[17]/C                q[17]                          inf           
res_0_reg[1]/C                 q[1]                           inf           
res_0_reg[2]/C                 q[2]                           inf           
res_0_reg[3]/C                 q[3]                           inf           
res_0_reg[4]/C                 q[4]                           inf           
res_0_reg[5]/C                 q[5]                           inf           
res_0_reg[6]/C                 q[6]                           inf           
res_0_reg[7]/C                 q[7]                           inf           
res_0_reg[8]/C                 q[8]                           inf           
res_0_reg[9]/C                 q[9]                           inf           



