-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Fri Nov  8 22:20:55 2024
-- Host        : THX_HP running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_sobel_hls_0_0_sim_netlist.vhdl
-- Design      : design_1_sobel_hls_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init is
  port (
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready : out STD_LOGIC;
    \cmp103_reg_267_reg[0]\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    add_ln57_fu_179_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sig_allocacmp_indvar_flatten13_load : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg : out STD_LOGIC;
    add_ln56_1_fu_129_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    indvar_flatten13_fu_70 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    \cmp103_reg_267_reg[0]_0\ : in STD_LOGIC;
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_66_reg[0]\ : in STD_LOGIC;
    \cmp103_reg_267_reg[0]_1\ : in STD_LOGIC;
    j_fu_62 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \j_fu_62_reg[4]\ : in STD_LOGIC;
    \select_ln56_reg_256_reg[1]\ : in STD_LOGIC;
    \select_ln56_reg_256_reg[4]\ : in STD_LOGIC;
    \cmp103_reg_267_reg[0]_2\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[0]\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_3\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_4\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_5\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[8]_6\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[11]\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten13_fu_70_reg[11]_1\ : in STD_LOGIC;
    \j_fu_62_reg[5]\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    \i_fu_66_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init is
  signal \^a\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int_i_2_n_0 : STD_LOGIC;
  signal \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_ready\ : STD_LOGIC;
  signal \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_start_reg_reg\ : STD_LOGIC;
  signal \j_fu_62[5]_i_2_n_0\ : STD_LOGIC;
  signal \select_ln56_reg_256[4]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_i_1 : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \i_fu_66[5]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \indvar_flatten13_fu_70[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \j_fu_62[0]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \j_fu_62[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \j_fu_62[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \j_fu_62[3]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of p_reg_reg_i_4 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of p_reg_reg_i_5 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[3]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[4]_i_2\ : label is "soft_lutpair126";
begin
  A(5 downto 0) <= \^a\(5 downto 0);
  D(5 downto 0) <= \^d\(5 downto 0);
  grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready <= \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_ready\;
  grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg <= \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_start_reg_reg\;
\add_ln56_1_fu_129_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[11]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(11)
    );
\add_ln56_1_fu_129_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[11]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(10)
    );
\add_ln56_1_fu_129_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[11]\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(9)
    );
add_ln56_1_fu_129_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(0)
    );
add_ln56_1_fu_129_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_6\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(8)
    );
add_ln56_1_fu_129_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_5\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(7)
    );
add_ln56_1_fu_129_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_4\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(6)
    );
add_ln56_1_fu_129_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(5)
    );
add_ln56_1_fu_129_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(4)
    );
add_ln56_1_fu_129_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(3)
    );
add_ln56_1_fu_129_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(2)
    );
add_ln56_1_fu_129_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg[8]\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten13_load(1)
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_start_reg_reg\,
      I2 => Q(1),
      O => \ap_CS_fsm_reg[6]\(0)
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B0BBBB"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \i_fu_66_reg[0]\,
      I3 => M_AXIS_TREADY_int_regslice,
      I4 => ap_loop_exit_ready_pp0_iter3_reg,
      O => \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_start_reg_reg\
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7775555F3330000"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I1 => \i_fu_66_reg[0]\,
      I2 => Q(1),
      I3 => M_AXIS_TREADY_int_regslice,
      I4 => ap_loop_exit_ready_pp0_iter3_reg,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_loop_init_int_i_2_n_0,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I3 => ap_rst_n,
      I4 => \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_ready\,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101010100000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[0]_0\,
      I2 => \i_fu_66_reg[0]\,
      I3 => Q(1),
      I4 => M_AXIS_TREADY_int_regslice,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_ready\
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF3FB"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_loop_init_int_i_2_n_0,
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \i_fu_66_reg[0]\,
      I1 => Q(1),
      I2 => M_AXIS_TREADY_int_regslice,
      O => ap_loop_init_int_i_2_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp103_reg_267[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00EAFF2A002A00"
    )
        port map (
      I0 => \cmp103_reg_267_reg[0]_0\,
      I1 => M_AXIS_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \i_fu_66_reg[0]\,
      I4 => \cmp103_reg_267_reg[0]_1\,
      I5 => \^a\(0),
      O => \cmp103_reg_267_reg[0]\
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_sobel_hls_pipeline_vitis_loop_56_7_vitis_loop_57_8_fu_139_ap_ready\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \ap_CS_fsm_reg[6]_0\
    );
\i_fu_66[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F000000"
    )
        port map (
      I0 => M_AXIS_TREADY_int_regslice,
      I1 => Q(1),
      I2 => \i_fu_66_reg[0]\,
      I3 => ap_loop_init_int,
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \B_V_data_1_state_reg[1]\
    );
\indvar_flatten13_fu_70[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvar_flatten13_fu_70_reg[0]\,
      O => add_ln56_1_fu_129_p2(0)
    );
\indvar_flatten13_fu_70[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0E0E0E00000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_66_reg[0]_0\,
      I2 => \i_fu_66_reg[0]\,
      I3 => Q(1),
      I4 => M_AXIS_TREADY_int_regslice,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => indvar_flatten13_fu_70
    );
\j_fu_62[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_62(0),
      O => add_ln57_fu_179_p2(0)
    );
\j_fu_62[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F00D0"
    )
        port map (
      I0 => j_fu_62(5),
      I1 => \select_ln56_reg_256_reg[1]\,
      I2 => j_fu_62(1),
      I3 => ap_loop_init_int,
      I4 => j_fu_62(0),
      O => add_ln57_fu_179_p2(1)
    );
\j_fu_62[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1540"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => j_fu_62(0),
      I2 => j_fu_62(1),
      I3 => j_fu_62(2),
      O => add_ln57_fu_179_p2(2)
    );
\j_fu_62[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => j_fu_62(0),
      I1 => j_fu_62(1),
      I2 => j_fu_62(2),
      I3 => j_fu_62(3),
      I4 => ap_loop_init_int,
      O => add_ln57_fu_179_p2(3)
    );
\j_fu_62[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1FFF00001000"
    )
        port map (
      I0 => \select_ln56_reg_256[4]_i_2_n_0\,
      I1 => j_fu_62(4),
      I2 => j_fu_62(2),
      I3 => j_fu_62(3),
      I4 => \j_fu_62_reg[4]\,
      I5 => \^d\(4),
      O => add_ln57_fu_179_p2(4)
    );
\j_fu_62[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00440F44"
    )
        port map (
      I0 => \j_fu_62[5]_i_2_n_0\,
      I1 => j_fu_62(4),
      I2 => \j_fu_62_reg[5]\,
      I3 => j_fu_62(5),
      I4 => ap_loop_init_int,
      O => add_ln57_fu_179_p2(5)
    );
\j_fu_62[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFFFFFFFFF"
    )
        port map (
      I0 => j_fu_62(1),
      I1 => j_fu_62(0),
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => j_fu_62(2),
      I5 => j_fu_62(3),
      O => \j_fu_62[5]_i_2_n_0\
    );
p_reg_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \select_ln56_reg_256[4]_i_2_n_0\,
      I1 => DSP_A_B_DATA_INST,
      I2 => DSP_A_B_DATA_INST_0,
      I3 => DSP_A_B_DATA_INST_1,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_3,
      O => \^a\(5)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \select_ln56_reg_256[4]_i_2_n_0\,
      I1 => DSP_A_B_DATA_INST_1,
      I2 => DSP_A_B_DATA_INST_4,
      I3 => DSP_A_B_DATA_INST_5,
      I4 => DSP_A_B_DATA_INST,
      I5 => DSP_A_B_DATA_INST_2,
      O => \^a\(4)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707777700700000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_5,
      I3 => DSP_A_B_DATA_INST_4,
      I4 => DSP_A_B_DATA_INST_1,
      I5 => DSP_A_B_DATA_INST,
      O => \^a\(3)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70770700"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_4,
      I3 => DSP_A_B_DATA_INST_5,
      I4 => DSP_A_B_DATA_INST_1,
      O => \^a\(2)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_4,
      I3 => DSP_A_B_DATA_INST_5,
      O => \^a\(1)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFF0400"
    )
        port map (
      I0 => \select_ln56_reg_256_reg[1]\,
      I1 => j_fu_62(5),
      I2 => j_fu_62(0),
      I3 => j_fu_62(1),
      I4 => \cmp103_reg_267_reg[0]_2\,
      I5 => \select_ln56_reg_256[4]_i_2_n_0\,
      O => \^a\(0)
    );
\select_ln56_reg_256[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_62(0),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \^d\(0)
    );
\select_ln56_reg_256[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F002A003F003F00"
    )
        port map (
      I0 => j_fu_62(0),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I3 => j_fu_62(1),
      I4 => \select_ln56_reg_256_reg[1]\,
      I5 => j_fu_62(5),
      O => \^d\(1)
    );
\select_ln56_reg_256[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_62(2),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \^d\(2)
    );
\select_ln56_reg_256[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_62(3),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      O => \^d\(3)
    );
\select_ln56_reg_256[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444444044"
    )
        port map (
      I0 => \select_ln56_reg_256[4]_i_2_n_0\,
      I1 => j_fu_62(4),
      I2 => \select_ln56_reg_256_reg[4]\,
      I3 => j_fu_62(5),
      I4 => j_fu_62(2),
      I5 => j_fu_62(3),
      O => \^d\(4)
    );
\select_ln56_reg_256[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \select_ln56_reg_256[4]_i_2_n_0\
    );
\select_ln56_reg_256[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070700070707070"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => j_fu_62(5),
      I3 => \select_ln56_reg_256_reg[1]\,
      I4 => j_fu_62(0),
      I5 => j_fu_62(1),
      O => \^d\(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_32 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    add_ln33_fu_383_p2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    add_ln32_1_fu_255_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_allocacmp_indvar_flatten_load : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready : out STD_LOGIC;
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    j_fu_90 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg : in STD_LOGIC;
    \j_fu_90_reg[1]\ : in STD_LOGIC;
    \j_fu_90_reg[4]\ : in STD_LOGIC;
    \j_fu_90_reg[4]_0\ : in STD_LOGIC;
    \j_fu_90_reg[5]\ : in STD_LOGIC;
    \j_fu_90_reg[5]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter8_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[0]\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_3\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_4\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_5\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[8]_6\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[11]\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten_fu_98_reg[11]_1\ : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    DSP_A_B_DATA_INST_1 : in STD_LOGIC;
    DSP_A_B_DATA_INST_2 : in STD_LOGIC;
    DSP_A_B_DATA_INST_3 : in STD_LOGIC;
    DSP_A_B_DATA_INST_4 : in STD_LOGIC;
    DSP_A_B_DATA_INST_5 : in STD_LOGIC;
    DSP_A_B_DATA_INST_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST_7 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TVALID_int_regslice : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_32 : entity is "sobel_hls_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_32 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \j_fu_90[4]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_product_i_8__0_n_0\ : STD_LOGIC;
  signal tmp_product_i_8_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_1 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_98[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \j_fu_90[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \j_fu_90[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product_i_1__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of tmp_product_i_3 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of tmp_product_i_4 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product_i_5__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of tmp_product_i_6 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \tmp_product_i_6__0\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of tmp_product_i_8 : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \tmp_product_i_8__0\ : label is "soft_lutpair7";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_enable_reg_pp0_iter1_reg,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_loop_init_int_reg_1
    );
\add_ln32_1_fu_255_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[11]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(11)
    );
\add_ln32_1_fu_255_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[11]_0\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(10)
    );
\add_ln32_1_fu_255_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[11]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(9)
    );
add_ln32_1_fu_255_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[0]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(0)
    );
add_ln32_1_fu_255_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_6\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(8)
    );
add_ln32_1_fu_255_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_5\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(7)
    );
add_ln32_1_fu_255_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_4\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(6)
    );
add_ln32_1_fu_255_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_3\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(5)
    );
add_ln32_1_fu_255_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_2\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(4)
    );
add_ln32_1_fu_255_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_1\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(3)
    );
add_ln32_1_fu_255_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]_0\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(2)
    );
add_ln32_1_fu_255_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg[8]\,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => ap_sig_allocacmp_indvar_flatten_load(1)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFBAAFBAAFBAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => ap_done_cache,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I3 => \ap_CS_fsm_reg[3]\(1),
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_loop_exit_ready_pp0_iter8_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA080808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => ap_done_cache,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter8_reg,
      I4 => ap_block_pp0_stage0_subdone,
      O => D(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A3A0"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter8_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8FBC80000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_rst_n,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88FFFFFF88FFFF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter8_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => ap_rst_n,
      I5 => S_AXIS_TVALID_int_regslice,
      O => \ap_loop_init_int_i_1__2_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_0\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \ap_CS_fsm_reg[3]\(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg_0
    );
\indvar_flatten_fu_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => \indvar_flatten_fu_98_reg[0]\,
      O => add_ln32_1_fu_255_p2(0)
    );
\j_fu_90[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => j_fu_90(0),
      O => add_ln33_fu_383_p2(0)
    );
\j_fu_90[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF0000DF00"
    )
        port map (
      I0 => j_fu_90(4),
      I1 => \j_fu_90_reg[1]\,
      I2 => j_fu_90(5),
      I3 => j_fu_90(1),
      I4 => \tmp_product_i_8__0_n_0\,
      I5 => j_fu_90(0),
      O => add_ln33_fu_383_p2(1)
    );
\j_fu_90[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07777000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => j_fu_90(0),
      I3 => j_fu_90(1),
      I4 => j_fu_90(2),
      O => add_ln33_fu_383_p2(2)
    );
\j_fu_90[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => j_fu_90(0),
      I1 => j_fu_90(1),
      I2 => j_fu_90(2),
      I3 => j_fu_90(3),
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => add_ln33_fu_383_p2(3)
    );
\j_fu_90[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005000D00F5F0FDF"
    )
        port map (
      I0 => \j_fu_90_reg[4]\,
      I1 => \j_fu_90_reg[4]_0\,
      I2 => j_fu_90(4),
      I3 => \tmp_product_i_8__0_n_0\,
      I4 => j_fu_90(0),
      I5 => \j_fu_90[4]_i_4_n_0\,
      O => add_ln33_fu_383_p2(4)
    );
\j_fu_90[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => j_fu_90(2),
      I1 => j_fu_90(1),
      I2 => j_fu_90(0),
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => j_fu_90(3),
      O => \j_fu_90[4]_i_4_n_0\
    );
\j_fu_90[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF4040"
    )
        port map (
      I0 => \j_fu_90_reg[5]\,
      I1 => j_fu_90(3),
      I2 => j_fu_90(4),
      I3 => \j_fu_90_reg[5]_0\,
      I4 => j_fu_90(5),
      I5 => \tmp_product_i_8__0_n_0\,
      O => add_ln33_fu_383_p2(5)
    );
tmp_product_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440444444444"
    )
        port map (
      I0 => \tmp_product_i_8__0_n_0\,
      I1 => j_fu_90(5),
      I2 => j_fu_90(1),
      I3 => j_fu_90(0),
      I4 => \j_fu_90_reg[1]\,
      I5 => j_fu_90(4),
      O => A(5)
    );
\tmp_product_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70770700"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => DSP_A_B_DATA_INST,
      I3 => DSP_A_B_DATA_INST_0,
      I4 => DSP_A_B_DATA_INST_1,
      O => ap_loop_init_int_reg_2(5)
    );
tmp_product_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA2AAAAAAAA"
    )
        port map (
      I0 => tmp_product_i_8_n_0,
      I1 => j_fu_90(1),
      I2 => j_fu_90(0),
      I3 => j_fu_90(2),
      I4 => j_fu_90(3),
      I5 => j_fu_90(5),
      O => A(4)
    );
\tmp_product_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \tmp_product_i_8__0_n_0\,
      I1 => DSP_A_B_DATA_INST_2,
      I2 => DSP_A_B_DATA_INST_3,
      I3 => DSP_A_B_DATA_INST_4,
      I4 => DSP_A_B_DATA_INST_5,
      I5 => DSP_A_B_DATA_INST_0,
      O => ap_loop_init_int_reg_2(4)
    );
tmp_product_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_90(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => A(3)
    );
\tmp_product_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \tmp_product_i_8__0_n_0\,
      I1 => DSP_A_B_DATA_INST_4,
      I2 => DSP_A_B_DATA_INST_6,
      I3 => DSP_A_B_DATA_INST_7,
      I4 => DSP_A_B_DATA_INST_2,
      I5 => DSP_A_B_DATA_INST_5,
      O => ap_loop_init_int_reg_2(3)
    );
tmp_product_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_90(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => A(2)
    );
\tmp_product_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707777700700000"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_7,
      I3 => DSP_A_B_DATA_INST_6,
      I4 => DSP_A_B_DATA_INST_4,
      I5 => DSP_A_B_DATA_INST_2,
      O => ap_loop_init_int_reg_2(2)
    );
tmp_product_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3030203030303030"
    )
        port map (
      I0 => j_fu_90(0),
      I1 => \tmp_product_i_8__0_n_0\,
      I2 => j_fu_90(1),
      I3 => j_fu_90(5),
      I4 => \j_fu_90_reg[1]\,
      I5 => j_fu_90(4),
      O => A(1)
    );
\tmp_product_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70770700"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_6,
      I3 => DSP_A_B_DATA_INST_7,
      I4 => DSP_A_B_DATA_INST_4,
      O => ap_loop_init_int_reg_2(1)
    );
tmp_product_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_90(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => A(0)
    );
\tmp_product_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7007"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => DSP_A_B_DATA_INST_6,
      I3 => DSP_A_B_DATA_INST_7,
      O => ap_loop_init_int_reg_2(0)
    );
tmp_product_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => j_fu_90(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => tmp_product_i_8_n_0
    );
\tmp_product_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      O => \tmp_product_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_fu_26_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \empty_fu_26_reg[3]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg : in STD_LOGIC;
    \empty_fu_26_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \empty_fu_26_reg[11]_1\ : in STD_LOGIC;
    \empty_fu_26_reg[11]_2\ : in STD_LOGIC;
    \empty_fu_26_reg[11]_3\ : in STD_LOGIC;
    \empty_fu_26_reg[9]\ : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \empty_fu_26_reg[5]\ : in STD_LOGIC;
    \empty_fu_26_reg[10]\ : in STD_LOGIC;
    \empty_fu_26_reg[2]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_39 : entity is "sobel_hls_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_39 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal \empty_fu_26[0]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[11]_i_6_n_0\ : STD_LOGIC;
  signal \empty_fu_26[6]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[6]_i_3_n_0\ : STD_LOGIC;
  signal \empty_fu_26[6]_i_4_n_0\ : STD_LOGIC;
  signal \empty_fu_26[8]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[8]_i_3_n_0\ : STD_LOGIC;
  signal \^empty_fu_26_reg[3]\ : STD_LOGIC;
  signal ram_reg_bram_0_i_24_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \empty_fu_26[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \empty_fu_26[10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \empty_fu_26[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \empty_fu_26[1]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \empty_fu_26[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair3";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
  \empty_fu_26_reg[3]\ <= \^empty_fu_26_reg[3]\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF440C"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D800"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache,
      I3 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF8F"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_fu_26[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CD"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(0),
      I1 => ap_loop_init_int,
      I2 => \empty_fu_26[0]_i_2_n_0\,
      O => \empty_fu_26_reg[11]\(0)
    );
\empty_fu_26[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(2),
      I1 => \empty_fu_26_reg[11]_0\(7),
      I2 => \empty_fu_26_reg[11]_0\(8),
      I3 => \empty_fu_26_reg[11]_0\(6),
      I4 => \^empty_fu_26_reg[3]\,
      I5 => \empty_fu_26_reg[11]_0\(11),
      O => \empty_fu_26[0]_i_2_n_0\
    );
\empty_fu_26[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26_reg[10]\,
      I2 => \empty_fu_26_reg[11]_0\(10),
      O => \empty_fu_26_reg[11]\(10)
    );
\empty_fu_26[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      O => E(0)
    );
\empty_fu_26[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444400004444000F"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_1\,
      I2 => \empty_fu_26_reg[11]_2\,
      I3 => \empty_fu_26_reg[11]_3\,
      I4 => \empty_fu_26_reg[11]_0\(11),
      I5 => \empty_fu_26[11]_i_6_n_0\,
      O => \empty_fu_26_reg[11]\(11)
    );
\empty_fu_26[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7FFFFFFF"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(4),
      I1 => \empty_fu_26_reg[11]_0\(1),
      I2 => \empty_fu_26_reg[11]_0\(3),
      I3 => \empty_fu_26_reg[11]_0\(5),
      I4 => \empty_fu_26_reg[11]_0\(0),
      I5 => ram_reg_bram_0_i_24_n_0,
      O => \empty_fu_26[11]_i_6_n_0\
    );
\empty_fu_26[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(3),
      I1 => \empty_fu_26_reg[11]_0\(4),
      I2 => \empty_fu_26_reg[11]_0\(1),
      I3 => \empty_fu_26_reg[11]_0\(10),
      I4 => \empty_fu_26_reg[11]_0\(5),
      I5 => \empty_fu_26_reg[11]_0\(9),
      O => \^empty_fu_26_reg[3]\
    );
\empty_fu_26[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26_reg[11]_0\(0),
      I2 => \empty_fu_26_reg[11]_0\(1),
      O => \empty_fu_26_reg[11]\(1)
    );
\empty_fu_26[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02303200"
    )
        port map (
      I0 => \empty_fu_26_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => \empty_fu_26_reg[11]_0\(0),
      I3 => \empty_fu_26_reg[11]_0\(2),
      I4 => \empty_fu_26_reg[11]_0\(1),
      O => \empty_fu_26_reg[11]\(2)
    );
\empty_fu_26[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A00AA"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(3),
      I1 => \empty_fu_26_reg[11]_0\(1),
      I2 => \empty_fu_26_reg[11]_0\(2),
      I3 => ap_loop_init_int,
      I4 => \empty_fu_26_reg[11]_0\(0),
      O => \empty_fu_26_reg[11]\(3)
    );
\empty_fu_26[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(4),
      I1 => \empty_fu_26_reg[11]_0\(1),
      I2 => \empty_fu_26_reg[11]_0\(3),
      I3 => \empty_fu_26_reg[11]_0\(2),
      I4 => ram_reg_bram_0_i_24_n_0,
      I5 => \empty_fu_26_reg[11]_0\(0),
      O => \empty_fu_26_reg[11]\(4)
    );
\empty_fu_26[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00BF00FF00400000"
    )
        port map (
      I0 => \empty_fu_26_reg[5]\,
      I1 => \empty_fu_26_reg[11]_0\(4),
      I2 => \empty_fu_26_reg[11]_0\(2),
      I3 => ram_reg_bram_0_i_24_n_0,
      I4 => \empty_fu_26_reg[11]_0\(0),
      I5 => \empty_fu_26_reg[11]_0\(5),
      O => \empty_fu_26_reg[11]\(5)
    );
\empty_fu_26[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFD0D0D0"
    )
        port map (
      I0 => \empty_fu_26[6]_i_2_n_0\,
      I1 => \empty_fu_26[6]_i_3_n_0\,
      I2 => \empty_fu_26_reg[11]_0\(6),
      I3 => \empty_fu_26_reg[11]_0\(5),
      I4 => \empty_fu_26[6]_i_4_n_0\,
      O => \empty_fu_26_reg[11]\(6)
    );
\empty_fu_26[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04F404F404F4"
    )
        port map (
      I0 => \^empty_fu_26_reg[3]\,
      I1 => \empty_fu_26_reg[11]_0\(11),
      I2 => \empty_fu_26_reg[11]_0\(0),
      I3 => \empty_fu_26_reg[9]\,
      I4 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \empty_fu_26[6]_i_2_n_0\
    );
\empty_fu_26[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0555077707770777"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(2),
      I1 => \empty_fu_26_reg[11]_0\(0),
      I2 => ap_loop_init_int,
      I3 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I4 => \empty_fu_26_reg[11]_0\(8),
      I5 => \empty_fu_26_reg[11]_0\(7),
      O => \empty_fu_26[6]_i_3_n_0\
    );
\empty_fu_26[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(3),
      I1 => \empty_fu_26_reg[11]_0\(1),
      I2 => \empty_fu_26_reg[11]_0\(4),
      I3 => \empty_fu_26_reg[11]_0\(2),
      I4 => ram_reg_bram_0_i_24_n_0,
      I5 => \empty_fu_26_reg[11]_0\(0),
      O => \empty_fu_26[6]_i_4_n_0\
    );
\empty_fu_26[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0001000100"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(0),
      I1 => ram_reg_bram_0_i_24_n_0,
      I2 => \empty_fu_26_reg[11]_0\(8),
      I3 => \empty_fu_26_reg[11]_0\(7),
      I4 => \empty_fu_26[8]_i_3_n_0\,
      I5 => \empty_fu_26[8]_i_2_n_0\,
      O => \empty_fu_26_reg[11]\(7)
    );
\empty_fu_26[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4444F000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \empty_fu_26[8]_i_2_n_0\,
      I2 => \empty_fu_26[8]_i_3_n_0\,
      I3 => \empty_fu_26_reg[11]_0\(7),
      I4 => \empty_fu_26_reg[11]_0\(8),
      O => \empty_fu_26_reg[11]\(8)
    );
\empty_fu_26[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"557F7F7FFFFFFFFF"
    )
        port map (
      I0 => \empty_fu_26[6]_i_2_n_0\,
      I1 => \empty_fu_26_reg[11]_0\(2),
      I2 => \empty_fu_26_reg[11]_0\(6),
      I3 => ap_loop_init_int,
      I4 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I5 => \empty_fu_26_reg[11]_0\(7),
      O => \empty_fu_26[8]_i_2_n_0\
    );
\empty_fu_26[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880000"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(2),
      I1 => \empty_fu_26_reg[11]_0\(6),
      I2 => ap_loop_init_int,
      I3 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I4 => \empty_fu_26_reg[11]_0\(0),
      I5 => \empty_fu_26_reg[9]\,
      O => \empty_fu_26[8]_i_3_n_0\
    );
\empty_fu_26[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AA9A"
    )
        port map (
      I0 => \empty_fu_26_reg[11]_0\(9),
      I1 => \empty_fu_26_reg[11]_2\,
      I2 => \empty_fu_26_reg[11]_0\(0),
      I3 => \empty_fu_26_reg[9]\,
      I4 => ap_loop_init_int,
      O => \empty_fu_26_reg[11]\(9)
    );
grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => Q(0),
      O => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(3),
      I2 => Q(3),
      I3 => P(3),
      I4 => output_r_address0(3),
      I5 => Q(2),
      O => ADDRARDADDR(3)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(2),
      I2 => Q(3),
      I3 => P(2),
      I4 => output_r_address0(2),
      I5 => Q(2),
      O => ADDRARDADDR(2)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(1),
      I2 => Q(3),
      I3 => P(1),
      I4 => output_r_address0(1),
      I5 => Q(2),
      O => ADDRARDADDR(1)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(0),
      I2 => output_r_address0(0),
      I3 => Q(2),
      I4 => Q(3),
      I5 => P(0),
      O => ADDRARDADDR(0)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(11),
      I2 => output_r_address0(11),
      I3 => Q(2),
      I4 => Q(3),
      I5 => P(11),
      O => ADDRARDADDR(11)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_bram_0_i_24_n_0
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \empty_fu_26[0]_i_2_n_0\,
      I1 => ap_loop_init_int,
      I2 => \empty_fu_26_reg[11]_0\(0),
      O => \^ap_loop_init_int_reg_0\
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(10),
      I2 => Q(3),
      I3 => P(10),
      I4 => output_r_address0(10),
      I5 => Q(2),
      O => ADDRARDADDR(10)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(9),
      I2 => Q(3),
      I3 => P(9),
      I4 => output_r_address0(9),
      I5 => Q(2),
      O => ADDRARDADDR(9)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(8),
      I2 => Q(3),
      I3 => P(8),
      I4 => output_r_address0(8),
      I5 => Q(2),
      O => ADDRARDADDR(8)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(7),
      I2 => Q(3),
      I3 => P(7),
      I4 => output_r_address0(7),
      I5 => Q(2),
      O => ADDRARDADDR(7)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(6),
      I2 => Q(3),
      I3 => P(6),
      I4 => output_r_address0(6),
      I5 => Q(2),
      O => ADDRARDADDR(6)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(5),
      I2 => output_r_address0(5),
      I3 => Q(2),
      I4 => Q(3),
      I5 => P(5),
      O => ADDRARDADDR(5)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF000F404F404"
    )
        port map (
      I0 => ram_reg_bram_0_i_24_n_0,
      I1 => \empty_fu_26_reg[11]_0\(4),
      I2 => Q(3),
      I3 => P(4),
      I4 => output_r_address0(4),
      I5 => Q(2),
      O => ADDRARDADDR(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_9 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \x_fu_96_reg[0]\ : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_1 : out STD_LOGIC;
    select_ln40_fu_955_p3 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \y_fu_100_reg[0]\ : out STD_LOGIC;
    add_ln41_fu_997_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \y_fu_100_reg[0]_0\ : out STD_LOGIC;
    \y_fu_100_reg[0]_1\ : out STD_LOGIC;
    \y_fu_100_reg[0]_2\ : out STD_LOGIC;
    \y_fu_100_reg[0]_3\ : out STD_LOGIC;
    \y_fu_100_reg[0]_4\ : out STD_LOGIC;
    indvar_flatten6_fu_1040 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready : out STD_LOGIC;
    \y_fu_100_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln40_fu_937_p2 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter11_reg : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    x_fu_96 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \select_ln40_2_reg_1810_reg[0]\ : in STD_LOGIC;
    \y_fu_100_reg[1]\ : in STD_LOGIC;
    \y_fu_100_reg[2]\ : in STD_LOGIC;
    \y_fu_100_reg[3]\ : in STD_LOGIC;
    \y_fu_100_reg[4]\ : in STD_LOGIC;
    \y_fu_100_reg[5]\ : in STD_LOGIC;
    \x_fu_96_reg[4]\ : in STD_LOGIC;
    \select_ln40_reg_1802_reg[5]\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[0]\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_1\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_2\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_3\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_4\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_5\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[8]_6\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[11]\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[11]_0\ : in STD_LOGIC;
    \indvar_flatten6_fu_104_reg[11]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_9 : entity is "sobel_hls_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_9 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten6_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \indvar_flatten6_fu_104_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \^select_ln40_fu_955_p3\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \x_fu_96[5]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_100[5]_i_3_n_0\ : STD_LOGIC;
  signal \y_fu_100[5]_i_4_n_0\ : STD_LOGIC;
  signal \NLW_indvar_flatten6_fu_104_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_indvar_flatten6_fu_104_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln41_reg_1818[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \indvar_flatten6_fu_104[0]_i_1\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_104_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \indvar_flatten6_fu_104_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \select_ln40_2_reg_1810[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of tmp_42_reg_1823_reg_i_5 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of tmp_42_reg_1823_reg_i_6 : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \x_fu_96[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \x_fu_96[1]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \x_fu_96[2]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \x_fu_96[5]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \y_fu_100[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \y_fu_100[0]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \y_fu_100[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \y_fu_100[5]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \y_fu_100[5]_i_3\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \y_fu_100[5]_i_4\ : label is "soft_lutpair31";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  select_ln40_fu_955_p3(5 downto 0) <= \^select_ln40_fu_955_p3\(5 downto 0);
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\add_ln41_reg_1818[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_1
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(0),
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => ap_done_cache,
      I3 => ap_loop_exit_ready_pp0_iter11_reg,
      I4 => \ap_CS_fsm_reg[5]\(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[5]\(1),
      I1 => ap_loop_exit_ready_pp0_iter11_reg,
      I2 => ap_done_cache,
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => D(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter11_reg,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_reg,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter11_reg,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFC8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[5]\(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg
    );
\indvar_flatten6_fu_104[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => \indvar_flatten6_fu_104_reg[0]\,
      I1 => ap_loop_init_int,
      O => add_ln40_fu_937_p2(0)
    );
\indvar_flatten6_fu_104[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[11]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(11)
    );
\indvar_flatten6_fu_104[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[11]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(10)
    );
\indvar_flatten6_fu_104[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[11]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(9)
    );
\indvar_flatten6_fu_104[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(1)
    );
\indvar_flatten6_fu_104[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[0]\,
      O => ap_sig_allocacmp_indvar_flatten6_load(0)
    );
\indvar_flatten6_fu_104[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_6\,
      O => ap_sig_allocacmp_indvar_flatten6_load(8)
    );
\indvar_flatten6_fu_104[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_5\,
      O => ap_sig_allocacmp_indvar_flatten6_load(7)
    );
\indvar_flatten6_fu_104[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_4\,
      O => ap_sig_allocacmp_indvar_flatten6_load(6)
    );
\indvar_flatten6_fu_104[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_3\,
      O => ap_sig_allocacmp_indvar_flatten6_load(5)
    );
\indvar_flatten6_fu_104[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_2\,
      O => ap_sig_allocacmp_indvar_flatten6_load(4)
    );
\indvar_flatten6_fu_104[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_1\,
      O => ap_sig_allocacmp_indvar_flatten6_load(3)
    );
\indvar_flatten6_fu_104[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \indvar_flatten6_fu_104_reg[8]_0\,
      O => ap_sig_allocacmp_indvar_flatten6_load(2)
    );
\indvar_flatten6_fu_104_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \indvar_flatten6_fu_104_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_indvar_flatten6_fu_104_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \indvar_flatten6_fu_104_reg[11]_i_1_n_6\,
      CO(0) => \indvar_flatten6_fu_104_reg[11]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_indvar_flatten6_fu_104_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln40_fu_937_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(11 downto 9)
    );
\indvar_flatten6_fu_104_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_indvar_flatten6_load(0),
      CI_TOP => '0',
      CO(7) => \indvar_flatten6_fu_104_reg[8]_i_1_n_0\,
      CO(6) => \indvar_flatten6_fu_104_reg[8]_i_1_n_1\,
      CO(5) => \indvar_flatten6_fu_104_reg[8]_i_1_n_2\,
      CO(4) => \indvar_flatten6_fu_104_reg[8]_i_1_n_3\,
      CO(3) => \indvar_flatten6_fu_104_reg[8]_i_1_n_4\,
      CO(2) => \indvar_flatten6_fu_104_reg[8]_i_1_n_5\,
      CO(1) => \indvar_flatten6_fu_104_reg[8]_i_1_n_6\,
      CO(0) => \indvar_flatten6_fu_104_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln40_fu_937_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_indvar_flatten6_load(8 downto 1)
    );
\select_ln40_2_reg_1810[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F999"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \y_fu_100_reg[0]\
    );
\select_ln40_reg_1802[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => x_fu_96(0),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \^select_ln40_fu_955_p3\(0)
    );
\select_ln40_reg_1802[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => x_fu_96(1),
      O => \^select_ln40_fu_955_p3\(1)
    );
\select_ln40_reg_1802[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => x_fu_96(2),
      O => \^select_ln40_fu_955_p3\(2)
    );
\select_ln40_reg_1802[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => x_fu_96(3),
      O => \^select_ln40_fu_955_p3\(3)
    );
\select_ln40_reg_1802[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => x_fu_96(4),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => \x_fu_96_reg[4]\,
      O => \^select_ln40_fu_955_p3\(4)
    );
\select_ln40_reg_1802[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A002A"
    )
        port map (
      I0 => x_fu_96(5),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => x_fu_96(4),
      I4 => \select_ln40_reg_1802_reg[5]\,
      O => \^select_ln40_fu_955_p3\(5)
    );
tmp_42_reg_1823_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4ABAF000F000F000"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => \y_fu_100[5]_i_4_n_0\,
      I3 => \y_fu_100_reg[5]\,
      I4 => \y_fu_100[5]_i_3_n_0\,
      I5 => \y_fu_100_reg[4]\,
      O => A(5)
    );
tmp_42_reg_1823_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A444ABBB0FFF0000"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \y_fu_100_reg[4]\,
      I5 => \y_fu_100[5]_i_3_n_0\,
      O => A(4)
    );
tmp_42_reg_1823_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40B0F000F000F000"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => \y_fu_100[5]_i_4_n_0\,
      I3 => \y_fu_100_reg[3]\,
      I4 => \y_fu_100_reg[1]\,
      I5 => \y_fu_100_reg[2]\,
      O => A(3)
    );
tmp_42_reg_1823_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04440BBB0FFF0000"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \y_fu_100_reg[2]\,
      I5 => \y_fu_100_reg[1]\,
      O => A(2)
    );
tmp_42_reg_1823_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F444FBBB"
    )
        port map (
      I0 => Q(0),
      I1 => \select_ln40_2_reg_1810_reg[0]\,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \y_fu_100_reg[1]\,
      O => A(1)
    );
tmp_42_reg_1823_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => \select_ln40_2_reg_1810_reg[0]\,
      I3 => Q(0),
      O => A(0)
    );
\x_fu_96[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => x_fu_96(0),
      O => add_ln41_fu_997_p2(0)
    );
\x_fu_96[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F666"
    )
        port map (
      I0 => x_fu_96(0),
      I1 => x_fu_96(1),
      I2 => ap_loop_init_int,
      I3 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \x_fu_96_reg[0]\
    );
\x_fu_96[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00787878"
    )
        port map (
      I0 => x_fu_96(0),
      I1 => x_fu_96(1),
      I2 => x_fu_96(2),
      I3 => ap_loop_init_int,
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => add_ln41_fu_997_p2(1)
    );
\x_fu_96[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007F807F807F80"
    )
        port map (
      I0 => x_fu_96(2),
      I1 => x_fu_96(1),
      I2 => x_fu_96(0),
      I3 => x_fu_96(3),
      I4 => ap_loop_init_int,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => add_ln41_fu_997_p2(2)
    );
\x_fu_96[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80808080808080"
    )
        port map (
      I0 => \x_fu_96[5]_i_2_n_0\,
      I1 => x_fu_96(2),
      I2 => x_fu_96(3),
      I3 => \x_fu_96_reg[4]\,
      I4 => \y_fu_100[5]_i_4_n_0\,
      I5 => x_fu_96(4),
      O => add_ln41_fu_997_p2(3)
    );
\x_fu_96[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \x_fu_96[5]_i_2_n_0\,
      I1 => x_fu_96(4),
      I2 => x_fu_96(3),
      I3 => x_fu_96(2),
      I4 => \^select_ln40_fu_955_p3\(5),
      O => add_ln41_fu_997_p2(4)
    );
\x_fu_96[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => x_fu_96(1),
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I3 => x_fu_96(0),
      O => \x_fu_96[5]_i_2_n_0\
    );
\y_fu_100[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => ap_loop_init_int,
      O => indvar_flatten6_fu_1040
    );
\y_fu_100[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F9FF"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => Q(0),
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => \y_fu_100_reg[0]_5\(0)
    );
\y_fu_100[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F5B4B4B4"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => Q(0),
      I2 => \y_fu_100_reg[1]\,
      I3 => ap_loop_init_int,
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \y_fu_100_reg[0]_0\
    );
\y_fu_100[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00BF40BF40BF40"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => Q(0),
      I2 => \y_fu_100_reg[1]\,
      I3 => \y_fu_100_reg[2]\,
      I4 => ap_loop_init_int,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \y_fu_100_reg[0]_1\
    );
\y_fu_100[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000AAAA0000"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => Q(0),
      I2 => \y_fu_100_reg[1]\,
      I3 => \y_fu_100_reg[2]\,
      I4 => \y_fu_100_reg[3]\,
      I5 => \y_fu_100[5]_i_4_n_0\,
      O => \y_fu_100_reg[0]_2\
    );
\y_fu_100[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA40BF40BF40BF40"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => Q(0),
      I2 => \y_fu_100[5]_i_3_n_0\,
      I3 => \y_fu_100_reg[4]\,
      I4 => ap_loop_init_int,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \y_fu_100_reg[0]_3\
    );
\y_fu_100[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I1 => ap_loop_init_int,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_0
    );
\y_fu_100[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFF4000EAAA4000"
    )
        port map (
      I0 => \select_ln40_2_reg_1810_reg[0]\,
      I1 => \y_fu_100[5]_i_3_n_0\,
      I2 => Q(0),
      I3 => \y_fu_100_reg[4]\,
      I4 => \y_fu_100_reg[5]\,
      I5 => \y_fu_100[5]_i_4_n_0\,
      O => \y_fu_100_reg[0]_4\
    );
\y_fu_100[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A000000"
    )
        port map (
      I0 => \y_fu_100_reg[2]\,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \y_fu_100_reg[1]\,
      I4 => \y_fu_100_reg[3]\,
      O => \y_fu_100[5]_i_3_n_0\
    );
\y_fu_100[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      O => \y_fu_100[5]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_1_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_0 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    frame_2_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_0 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_0 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_2_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_2_ce0,
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_1 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_1 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_3_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_2 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_2 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_4_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    frame_5_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_3 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_3 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_5_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_5_ce0,
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_4 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    frame_6_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_4 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_4 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_6_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_6_ce0,
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_5 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    frame_7_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_5 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_5 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_7_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_7_ce0,
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_6 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    frame_8_ce0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_6 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_6 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_8_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_4\,
      O => q00(0)
    );
\q0[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(1)
    );
\q0[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(2)
    );
\q0[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(3)
    );
\q0[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(4)
    );
\q0[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(5)
    );
\q0[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(6)
    );
\q0[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => \q0_reg[0]_2\,
      I2 => \q0_reg[0]_3\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_4\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frame_8_ce0,
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => A(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => A(0),
      A1 => A(1),
      A2 => A(2),
      A3 => A(3),
      A4 => A(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_7 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_7 : entity is "sobel_hls_frame_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_7 is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_0_15_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_n_0 : STD_LOGIC;
  signal \ram_reg_0_31_0_0__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0__6_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_n_0 : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 2312;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 288;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 288;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__0\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__0\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__0\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__0\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__0\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_15_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__1\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__1\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__1\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__1\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__1\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_15_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__2\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__2\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__2\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__2\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__2\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_15_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__3\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__3\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__3\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__3\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__3\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_15_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__4\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__4\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__4\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__4\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__4\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_15_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__5\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__5\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__5\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__5\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__5\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_15_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_15_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_15_0_0__6\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_15_0_0__6\ : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of \ram_reg_0_15_0_0__6\ : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of \ram_reg_0_15_0_0__6\ : label is "GND:A4";
  attribute ram_addr_begin of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_addr_end of \ram_reg_0_15_0_0__6\ : label is 288;
  attribute ram_offset of \ram_reg_0_15_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_15_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_255_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_255_0_0 : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_255_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_addr_end of ram_reg_0_255_0_0 : label is 255;
  attribute ram_offset of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_255_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_255_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__0\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__0\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_255_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__1\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__1\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_255_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__2\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__2\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_255_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__3\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__3\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_255_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__4\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__4\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_255_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__5\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__5\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_255_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_255_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_255_0_0__6\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_255_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_addr_end of \ram_reg_0_255_0_0__6\ : label is 255;
  attribute ram_offset of \ram_reg_0_255_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_255_0_0__6\ : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 2312;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 256;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 287;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__0\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__0\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__0\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__0\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__0\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__0\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute ram_slice_end of \ram_reg_0_31_0_0__0\ : label is 1;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__1\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__1\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__1\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__1\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__1\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__1\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute ram_slice_end of \ram_reg_0_31_0_0__1\ : label is 2;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__2\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__2\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__2\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__2\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__2\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__2\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute ram_slice_end of \ram_reg_0_31_0_0__2\ : label is 3;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__3\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__3\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__3\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__3\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__3\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__3\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute ram_slice_end of \ram_reg_0_31_0_0__3\ : label is 4;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__4\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__4\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__4\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__4\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__4\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__4\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute ram_slice_end of \ram_reg_0_31_0_0__4\ : label is 5;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__5\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__5\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__5\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__5\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__5\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__5\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute ram_slice_end of \ram_reg_0_31_0_0__5\ : label is 6;
  attribute RTL_RAM_BITS of \ram_reg_0_31_0_0__6\ : label is 2312;
  attribute RTL_RAM_NAME of \ram_reg_0_31_0_0__6\ : label is "frame_U/ram_reg";
  attribute RTL_RAM_TYPE of \ram_reg_0_31_0_0__6\ : label is "RAM_SP";
  attribute ram_addr_begin of \ram_reg_0_31_0_0__6\ : label is 256;
  attribute ram_addr_end of \ram_reg_0_31_0_0__6\ : label is 287;
  attribute ram_offset of \ram_reg_0_31_0_0__6\ : label is 0;
  attribute ram_slice_begin of \ram_reg_0_31_0_0__6\ : label is 7;
  attribute ram_slice_end of \ram_reg_0_31_0_0__6\ : label is 7;
begin
\q0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => ram_reg_0_255_0_0_n_0,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => ram_reg_0_31_0_0_n_0,
      I4 => ram_reg_0_15_0_0_n_0,
      I5 => \q0_reg[0]_3\,
      O => q00(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__0_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__0_n_0\,
      I4 => \ram_reg_0_15_0_0__0_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(1)
    );
\q0[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__1_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__1_n_0\,
      I4 => \ram_reg_0_15_0_0__1_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(2)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__2_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__2_n_0\,
      I4 => \ram_reg_0_15_0_0__2_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(3)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__3_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__3_n_0\,
      I4 => \ram_reg_0_15_0_0__3_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(4)
    );
\q0[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__4_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__4_n_0\,
      I4 => \ram_reg_0_15_0_0__4_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(5)
    );
\q0[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__5_n_0\,
      I4 => \ram_reg_0_15_0_0__5_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(6)
    );
\q0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF222F222F222"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__6_n_0\,
      I1 => address0(8),
      I2 => \q0_reg[0]_2\,
      I3 => \ram_reg_0_31_0_0__6_n_0\,
      I4 => \ram_reg_0_15_0_0__6_n_0\,
      I5 => \q0_reg[0]_3\,
      O => q00(7)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => Q(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => Q(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => Q(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => Q(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => Q(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => Q(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => Q(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_15_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__0\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_15_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__1\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_15_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__2\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_15_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__3\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_15_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__4\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_15_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__5\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_15_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
\ram_reg_0_15_0_0__6\: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => '0',
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_15_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_1\
    );
ram_reg_0_255_0_0: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_255_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__0\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_255_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__1\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_255_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__2\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_255_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__3\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_255_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__4\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_255_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__5\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_255_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
\ram_reg_0_255_0_0__6\: unisim.vcomponents.RAM256X1S
     port map (
      A(7 downto 0) => address0(7 downto 0),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_255_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[7]_0\
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(0),
      O => ram_reg_0_31_0_0_n_0,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__0\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(1),
      O => \ram_reg_0_31_0_0__0_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__1\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(2),
      O => \ram_reg_0_31_0_0__1_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__2\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(3),
      O => \ram_reg_0_31_0_0__2_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__3\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(4),
      O => \ram_reg_0_31_0_0__3_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__4\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(5),
      O => \ram_reg_0_31_0_0__4_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__5\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(6),
      O => \ram_reg_0_31_0_0__5_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
\ram_reg_0_31_0_0__6\: unisim.vcomponents.RAM32X1S
     port map (
      A0 => address0(0),
      A1 => address0(1),
      A2 => address0(2),
      A3 => address0(3),
      A4 => address0(4),
      D => trunc_ln35_reg_464_pp0_iter8_reg(7),
      O => \ram_reg_0_31_0_0__6_n_0\,
      WCLK => ap_clk,
      WE => \q0_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i_fu_66_reg[0]\ : out STD_LOGIC;
    \j_fu_62_reg[2]\ : out STD_LOGIC;
    \j_fu_62_reg[5]\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_fu_66_reg[4]\ : in STD_LOGIC;
    j_fu_62 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_reg_reg_i_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0 is
  signal \^j_fu_62_reg[2]\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  \j_fu_62_reg[2]\ <= \^j_fu_62_reg[2]\;
\i_fu_66[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFFFF"
    )
        port map (
      I0 => \^j_fu_62_reg[2]\,
      I1 => j_fu_62(5),
      I2 => j_fu_62(0),
      I3 => j_fu_62(1),
      I4 => \i_fu_66_reg[4]\,
      O => \j_fu_62_reg[5]\
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => A(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 6) => B"000000000000000000000000000000000000000000",
      C(5 downto 0) => Q(5 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => CEA2,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => CEA2,
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => CEA2,
      CEP => CEA2,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => P(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF7FFFFFFFFFF"
    )
        port map (
      I0 => \i_fu_66_reg[4]\,
      I1 => j_fu_62(1),
      I2 => j_fu_62(0),
      I3 => j_fu_62(5),
      I4 => \^j_fu_62_reg[2]\,
      I5 => p_reg_reg_i_1,
      O => \i_fu_66_reg[0]\
    );
\select_ln56_reg_256[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => j_fu_62(2),
      I1 => j_fu_62(3),
      I2 => j_fu_62(4),
      O => \^j_fu_62_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_31 is
  port (
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_31 : entity is "sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_31 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => D(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000000110010",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 6) => B"000000000000000000000000000000000000000000",
      C(5 downto 0) => Q(5 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '1',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 12),
      P(11 downto 0) => output_r_address0(11 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \remd_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \remd_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \remd_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \remd_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_17\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_21\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_26\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[5]_27\ : out STD_LOGIC;
    \remd_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_28\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_30\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \remd_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_31\ : out STD_LOGIC;
    \remd_reg[1]_7\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_0_in : in STD_LOGIC;
    \ram_reg_0_31_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_255_0_0__5_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]\ : in STD_LOGIC;
    \q0_reg[0]_0\ : in STD_LOGIC;
    \q0_reg[0]_1\ : in STD_LOGIC;
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln35_1_reg_459_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_0_255_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_2\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_3\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_4\ : in STD_LOGIC;
    \q0_reg[0]_3\ : in STD_LOGIC;
    \q0_reg[0]_4\ : in STD_LOGIC;
    \q0_reg[0]_5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_6\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_7\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_8\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_9\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_10\ : in STD_LOGIC;
    \q0_reg[0]_6\ : in STD_LOGIC;
    \q0_reg[0]_7\ : in STD_LOGIC;
    \q0_reg[0]_8\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_11\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_12\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_13\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_14\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_15\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_16\ : in STD_LOGIC;
    \q0_reg[0]_9\ : in STD_LOGIC;
    \q0_reg[0]_10\ : in STD_LOGIC;
    \q0_reg[0]_11\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_17\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_18\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_19\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_20\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_21\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_22\ : in STD_LOGIC;
    \q0_reg[0]_12\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_23\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_24\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_25\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_26\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_27\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_28\ : in STD_LOGIC;
    \q0_reg[0]_13\ : in STD_LOGIC;
    \q0_reg[0]_14\ : in STD_LOGIC;
    \q0_reg[0]_15\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_29\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_30\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_31\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_32\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_33\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_34\ : in STD_LOGIC;
    \q0_reg[0]_16\ : in STD_LOGIC;
    \q0_reg[0]_17\ : in STD_LOGIC;
    \q0_reg[0]_18\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_35\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_36\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_37\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_38\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_39\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_40\ : in STD_LOGIC;
    \q0_reg[0]_19\ : in STD_LOGIC;
    \q0_reg[0]_20\ : in STD_LOGIC;
    \q0_reg[0]_21\ : in STD_LOGIC;
    \q0_reg[0]_22\ : in STD_LOGIC;
    \q0_reg[0]_23\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_41\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_42\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_43\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_44\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_45\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_46\ : in STD_LOGIC;
    \q0_reg[0]_24\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_47\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_48\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_49\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_50\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_51\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__6_52\ : in STD_LOGIC;
    \q0_reg[0]_25\ : in STD_LOGIC;
    \q0_reg[0]_26\ : in STD_LOGIC;
    data2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    frame_address01 : in STD_LOGIC;
    frame_address0120_out : in STD_LOGIC;
    frame_address0119_out : in STD_LOGIC;
    ram_reg_0_255_0_0_i_5_0 : in STD_LOGIC;
    frame_address0116_out : in STD_LOGIC;
    frame_1_address01 : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0_255_0_0_i_6_0 : in STD_LOGIC;
    ram_reg_0_255_0_0_i_7_0 : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__0_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__0_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__0_0\ : in STD_LOGIC;
    frame_address0118_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__1_0\ : in STD_LOGIC;
    frame_address0117_out : in STD_LOGIC;
    frame_1_address013_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__1_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__1_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__2_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__2_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__2_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__3_0\ : in STD_LOGIC;
    frame_address0121_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__3_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__3_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__4_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__4_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__4_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_7__7_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_6__7_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_5__7_0\ : in STD_LOGIC;
    ram_reg_0_255_0_0_i_28_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_255_0_0_i_28_1 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1 is
  signal \^a\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^p\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^address0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_1\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_10\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_11\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_12\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_13\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_14\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_15\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_17\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_18\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_2\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_21\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_22\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_25\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_26\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_28\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_29\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_30\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_31\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_6\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ap_cs_fsm_reg[5]_8\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]_9\ : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal data4 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \q0[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__1_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__2_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__3_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__4_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__5_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7__6_n_0\ : STD_LOGIC;
  signal \q0[7]_i_7_n_0\ : STD_LOGIC;
  signal \q0[7]_i_8_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_10__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_10__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_10_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_117_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_118_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__7_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_11_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_14__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_14__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_14_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_15__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_15__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_15__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_15__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_15_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_17__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_17__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_17_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_18__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_18__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_18__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_18_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_28_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_29__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_29__1_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_29_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_30__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_30__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_30__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_30_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_31__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_31__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_31__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_31_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_32__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_32__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_32__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_32_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_33__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_33__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_33__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_33_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_35__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_60_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_64_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_68_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_83_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_84_n_0 : STD_LOGIC;
  signal tmp_33_fu_1078_p3 : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_5\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \q0[7]_i_5__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \q0[7]_i_5__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \q0[7]_i_5__2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q0[7]_i_5__3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[7]_i_5__4\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[7]_i_5__5\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[7]_i_5__6\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[7]_i_6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \q0[7]_i_6__0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \q0[7]_i_6__1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \q0[7]_i_6__2\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \q0[7]_i_6__3\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \q0[7]_i_6__4\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \q0[7]_i_6__5\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \q0[7]_i_6__6\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \q0[7]_i_6__7\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \q0[7]_i_7__7\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_100 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_45 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_46 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_53 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_54 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_99 : label is "soft_lutpair54";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  A(5 downto 0) <= \^a\(5 downto 0);
  P(1 downto 0) <= \^p\(1 downto 0);
  address0(6 downto 0) <= \^address0\(6 downto 0);
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[5]_0\ <= \^ap_cs_fsm_reg[5]_0\;
  \ap_CS_fsm_reg[5]_1\ <= \^ap_cs_fsm_reg[5]_1\;
  \ap_CS_fsm_reg[5]_10\(5 downto 0) <= \^ap_cs_fsm_reg[5]_10\(5 downto 0);
  \ap_CS_fsm_reg[5]_11\ <= \^ap_cs_fsm_reg[5]_11\;
  \ap_CS_fsm_reg[5]_12\ <= \^ap_cs_fsm_reg[5]_12\;
  \ap_CS_fsm_reg[5]_13\ <= \^ap_cs_fsm_reg[5]_13\;
  \ap_CS_fsm_reg[5]_14\(5 downto 0) <= \^ap_cs_fsm_reg[5]_14\(5 downto 0);
  \ap_CS_fsm_reg[5]_15\ <= \^ap_cs_fsm_reg[5]_15\;
  \ap_CS_fsm_reg[5]_17\(5 downto 0) <= \^ap_cs_fsm_reg[5]_17\(5 downto 0);
  \ap_CS_fsm_reg[5]_18\ <= \^ap_cs_fsm_reg[5]_18\;
  \ap_CS_fsm_reg[5]_2\ <= \^ap_cs_fsm_reg[5]_2\;
  \ap_CS_fsm_reg[5]_21\(5 downto 0) <= \^ap_cs_fsm_reg[5]_21\(5 downto 0);
  \ap_CS_fsm_reg[5]_22\ <= \^ap_cs_fsm_reg[5]_22\;
  \ap_CS_fsm_reg[5]_25\ <= \^ap_cs_fsm_reg[5]_25\;
  \ap_CS_fsm_reg[5]_26\(5 downto 0) <= \^ap_cs_fsm_reg[5]_26\(5 downto 0);
  \ap_CS_fsm_reg[5]_28\ <= \^ap_cs_fsm_reg[5]_28\;
  \ap_CS_fsm_reg[5]_29\ <= \^ap_cs_fsm_reg[5]_29\;
  \ap_CS_fsm_reg[5]_3\ <= \^ap_cs_fsm_reg[5]_3\;
  \ap_CS_fsm_reg[5]_30\(5 downto 0) <= \^ap_cs_fsm_reg[5]_30\(5 downto 0);
  \ap_CS_fsm_reg[5]_31\ <= \^ap_cs_fsm_reg[5]_31\;
  \ap_CS_fsm_reg[5]_5\ <= \^ap_cs_fsm_reg[5]_5\;
  \ap_CS_fsm_reg[5]_6\(5 downto 0) <= \^ap_cs_fsm_reg[5]_6\(5 downto 0);
  \ap_CS_fsm_reg[5]_8\ <= \^ap_cs_fsm_reg[5]_8\;
  \ap_CS_fsm_reg[5]_9\ <= \^ap_cs_fsm_reg[5]_9\;
\q0[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_33_fu_1078_p3(6),
      I1 => ram_reg_0_255_0_0_i_83_n_0,
      I2 => ram_reg_0_255_0_0_i_28_1(4),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(7),
      I5 => tmp_33_fu_1078_p3(8),
      O => data4(8)
    );
\q0[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_33_fu_1078_p3(6),
      I1 => ram_reg_0_255_0_0_i_84_n_0,
      I2 => ram_reg_0_255_0_0_i_28_0(4),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(7),
      I5 => tmp_33_fu_1078_p3(8),
      O => data3(8)
    );
\q0[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7_n_0\,
      I1 => \q0_reg[0]\,
      I2 => \q0_reg[0]_0\,
      I3 => \q0_reg[0]_1\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_29\
    );
\q0[7]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__2_n_0\,
      I1 => \q0_reg[0]_3\,
      I2 => \q0_reg[0]_4\,
      I3 => \q0_reg[0]_5\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_25\
    );
\q0[7]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__0_n_0\,
      I1 => \q0_reg[0]_6\,
      I2 => \q0_reg[0]_7\,
      I3 => \q0_reg[0]_8\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_13\
    );
\q0[7]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__5_n_0\,
      I1 => \q0_reg[0]_9\,
      I2 => \q0_reg[0]_10\,
      I3 => \q0_reg[0]_11\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_2\
    );
\q0[7]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__4_n_0\,
      I1 => \q0_reg[0]_12\,
      I2 => \q0_reg[0]_13\,
      I3 => \q0_reg[0]_14\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^address0\(6)
    );
\q0[7]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__6_n_0\,
      I1 => \q0_reg[0]_15\,
      I2 => \q0_reg[0]_16\,
      I3 => \q0_reg[0]_17\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_22\
    );
\q0[7]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__1_n_0\,
      I1 => \q0_reg[0]_18\,
      I2 => \q0_reg[0]_19\,
      I3 => \q0_reg[0]_20\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_18\
    );
\q0[7]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_7__3_n_0\,
      I1 => \q0_reg[0]_24\,
      I2 => \q0_reg[0]_25\,
      I3 => \q0_reg[0]_26\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_5\
    );
\q0[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^address0\(6),
      I1 => \^address0\(4),
      I2 => \^address0\(5),
      I3 => \^address0\(3),
      O => \^ap_cs_fsm_reg[5]\
    );
\q0[7]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_2\,
      I1 => \^a\(4),
      I2 => \^a\(5),
      I3 => \^a\(3),
      O => \^ap_cs_fsm_reg[5]_1\
    );
\q0[7]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_5\,
      I1 => \^ap_cs_fsm_reg[5]_6\(4),
      I2 => \^ap_cs_fsm_reg[5]_6\(5),
      I3 => \^ap_cs_fsm_reg[5]_6\(3),
      O => \ap_CS_fsm_reg[5]_4\
    );
\q0[7]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_13\,
      I1 => \^ap_cs_fsm_reg[5]_14\(4),
      I2 => \^ap_cs_fsm_reg[5]_14\(5),
      I3 => \^ap_cs_fsm_reg[5]_14\(3),
      O => \^ap_cs_fsm_reg[5]_12\
    );
\q0[7]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_18\,
      I1 => \^ap_cs_fsm_reg[5]_17\(4),
      I2 => \^ap_cs_fsm_reg[5]_17\(5),
      I3 => \^ap_cs_fsm_reg[5]_17\(3),
      O => \ap_CS_fsm_reg[5]_19\
    );
\q0[7]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_22\,
      I1 => \^ap_cs_fsm_reg[5]_21\(4),
      I2 => \^ap_cs_fsm_reg[5]_21\(5),
      I3 => \^ap_cs_fsm_reg[5]_21\(3),
      O => \ap_CS_fsm_reg[5]_23\
    );
\q0[7]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_25\,
      I1 => \^ap_cs_fsm_reg[5]_26\(4),
      I2 => \^ap_cs_fsm_reg[5]_26\(5),
      I3 => \^ap_cs_fsm_reg[5]_26\(3),
      O => \ap_CS_fsm_reg[5]_24\
    );
\q0[7]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_29\,
      I1 => \^ap_cs_fsm_reg[5]_30\(4),
      I2 => \^ap_cs_fsm_reg[5]_30\(5),
      I3 => \^ap_cs_fsm_reg[5]_30\(3),
      O => \^ap_cs_fsm_reg[5]_28\
    );
\q0[7]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \q0[7]_i_8_n_0\,
      I1 => \q0_reg[0]_21\,
      I2 => \q0_reg[0]_22\,
      I3 => \q0_reg[0]_23\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(6),
      O => \^ap_cs_fsm_reg[5]_9\
    );
\q0[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^address0\(2),
      I1 => \^address0\(3),
      I2 => \^address0\(6),
      I3 => \^address0\(4),
      I4 => \^address0\(5),
      O => \^ap_cs_fsm_reg[5]_0\
    );
\q0[7]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^a\(2),
      I1 => \^a\(3),
      I2 => \^ap_cs_fsm_reg[5]_2\,
      I3 => \^a\(4),
      I4 => \^a\(5),
      O => \^ap_cs_fsm_reg[5]_3\
    );
\q0[7]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_6\(2),
      I1 => \^ap_cs_fsm_reg[5]_6\(3),
      I2 => \^ap_cs_fsm_reg[5]_5\,
      I3 => \^ap_cs_fsm_reg[5]_6\(4),
      I4 => \^ap_cs_fsm_reg[5]_6\(5),
      O => \ap_CS_fsm_reg[5]_7\
    );
\q0[7]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_9\,
      I1 => \^ap_cs_fsm_reg[5]_10\(4),
      I2 => \^ap_cs_fsm_reg[5]_10\(5),
      I3 => \^ap_cs_fsm_reg[5]_10\(3),
      O => \^ap_cs_fsm_reg[5]_8\
    );
\q0[7]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_14\(2),
      I1 => \^ap_cs_fsm_reg[5]_14\(3),
      I2 => \^ap_cs_fsm_reg[5]_13\,
      I3 => \^ap_cs_fsm_reg[5]_14\(4),
      I4 => \^ap_cs_fsm_reg[5]_14\(5),
      O => \^ap_cs_fsm_reg[5]_15\
    );
\q0[7]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_17\(2),
      I1 => \^ap_cs_fsm_reg[5]_17\(3),
      I2 => \^ap_cs_fsm_reg[5]_18\,
      I3 => \^ap_cs_fsm_reg[5]_17\(4),
      I4 => \^ap_cs_fsm_reg[5]_17\(5),
      O => \ap_CS_fsm_reg[5]_16\
    );
\q0[7]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_21\(2),
      I1 => \^ap_cs_fsm_reg[5]_21\(3),
      I2 => \^ap_cs_fsm_reg[5]_22\,
      I3 => \^ap_cs_fsm_reg[5]_21\(4),
      I4 => \^ap_cs_fsm_reg[5]_21\(5),
      O => \ap_CS_fsm_reg[5]_20\
    );
\q0[7]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_26\(2),
      I1 => \^ap_cs_fsm_reg[5]_26\(3),
      I2 => \^ap_cs_fsm_reg[5]_25\,
      I3 => \^ap_cs_fsm_reg[5]_26\(4),
      I4 => \^ap_cs_fsm_reg[5]_26\(5),
      O => \ap_CS_fsm_reg[5]_27\
    );
\q0[7]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_30\(2),
      I1 => \^ap_cs_fsm_reg[5]_30\(3),
      I2 => \^ap_cs_fsm_reg[5]_29\,
      I3 => \^ap_cs_fsm_reg[5]_30\(4),
      I4 => \^ap_cs_fsm_reg[5]_30\(5),
      O => \^ap_cs_fsm_reg[5]_31\
    );
\q0[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => \q0[7]_i_7_n_0\
    );
\q0[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => \q0[7]_i_7__0_n_0\
    );
\q0[7]_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \q0[7]_i_7__1_n_0\
    );
\q0[7]_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \q0[7]_i_7__2_n_0\
    );
\q0[7]_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \q0[7]_i_7__3_n_0\
    );
\q0[7]_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \q0[7]_i_7__4_n_0\
    );
\q0[7]_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \q0[7]_i_7__5_n_0\
    );
\q0[7]_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \q0[7]_i_7__6_n_0\
    );
\q0[7]_i_7__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_10\(2),
      I1 => \^ap_cs_fsm_reg[5]_10\(3),
      I2 => \^ap_cs_fsm_reg[5]_9\,
      I3 => \^ap_cs_fsm_reg[5]_10\(4),
      I4 => \^ap_cs_fsm_reg[5]_10\(5),
      O => \^ap_cs_fsm_reg[5]_11\
    );
\q0[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(6),
      I1 => data4(8),
      I2 => data3(8),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \q0[7]_i_8_n_0\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_0\,
      I1 => p_0_in,
      O => \remd_reg[0]_0\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_3\,
      I1 => \ram_reg_0_31_0_0__6\,
      O => \remd_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_11\,
      I1 => \ram_reg_0_31_0_0__6_0\,
      O => \remd_reg[1]_2\
    );
\ram_reg_0_15_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_15\,
      I1 => \ram_reg_0_31_0_0__6_1\,
      O => \remd_reg[1]_4\
    );
\ram_reg_0_15_0_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_31\,
      I1 => \ram_reg_0_255_0_0__5\,
      I2 => \ram_reg_0_255_0_0__5_0\(0),
      I3 => \ram_reg_0_255_0_0__5_1\,
      I4 => Q(0),
      O => \remd_reg[1]_6\
    );
ram_reg_0_255_0_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5\,
      I1 => \ram_reg_0_255_0_0__5_0\(0),
      I2 => \ram_reg_0_255_0_0__5_1\,
      I3 => Q(0),
      I4 => \^ap_cs_fsm_reg[5]_29\,
      O => \remd_reg[1]_7\
    );
ram_reg_0_255_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_10_n_0
    );
ram_reg_0_255_0_0_i_100: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_118_n_0,
      I1 => tmp_33_fu_1078_p3(7),
      I2 => ram_reg_0_255_0_0_i_28_0(3),
      O => data3(3)
    );
ram_reg_0_255_0_0_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^p\(0),
      I1 => ram_reg_0_255_0_0_i_28_1(0),
      I2 => ram_reg_0_255_0_0_i_28_1(1),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(6),
      I5 => ram_reg_0_255_0_0_i_28_1(2),
      O => data4(2)
    );
ram_reg_0_255_0_0_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^p\(0),
      I1 => ram_reg_0_255_0_0_i_28_0(0),
      I2 => ram_reg_0_255_0_0_i_28_0(1),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(6),
      I5 => ram_reg_0_255_0_0_i_28_0(2),
      O => data3(2)
    );
\ram_reg_0_255_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_10__0_n_0\
    );
\ram_reg_0_255_0_0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_10__1_n_0\
    );
\ram_reg_0_255_0_0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_10__2_n_0\
    );
ram_reg_0_255_0_0_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_11_n_0
    );
ram_reg_0_255_0_0_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_33_fu_1078_p3(6),
      I1 => ram_reg_0_255_0_0_i_28_1(2),
      I2 => \^p\(0),
      I3 => ram_reg_0_255_0_0_i_28_1(0),
      I4 => ram_reg_0_255_0_0_i_28_1(1),
      I5 => \^p\(1),
      O => ram_reg_0_255_0_0_i_117_n_0
    );
ram_reg_0_255_0_0_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_33_fu_1078_p3(6),
      I1 => ram_reg_0_255_0_0_i_28_0(2),
      I2 => \^p\(0),
      I3 => ram_reg_0_255_0_0_i_28_0(0),
      I4 => ram_reg_0_255_0_0_i_28_0(1),
      I5 => \^p\(1),
      O => ram_reg_0_255_0_0_i_118_n_0
    );
\ram_reg_0_255_0_0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_11__2_n_0\
    );
\ram_reg_0_255_0_0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_11__4_n_0\
    );
\ram_reg_0_255_0_0_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_11__6_n_0\
    );
\ram_reg_0_255_0_0_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(5),
      I1 => data4(7),
      I2 => data3(7),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_11__7_n_0\
    );
ram_reg_0_255_0_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_14_n_0
    );
\ram_reg_0_255_0_0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_14__0_n_0\
    );
\ram_reg_0_255_0_0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_14__1_n_0\
    );
\ram_reg_0_255_0_0_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_14__5_n_0\
    );
ram_reg_0_255_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_15_n_0
    );
\ram_reg_0_255_0_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_15__0_n_0\
    );
\ram_reg_0_255_0_0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_15__1_n_0\
    );
\ram_reg_0_255_0_0_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_15__2_n_0\
    );
\ram_reg_0_255_0_0_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(4),
      I1 => data4(6),
      I2 => data3(6),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_15__3_n_0\
    );
ram_reg_0_255_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_17_n_0
    );
\ram_reg_0_255_0_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_17__0_n_0\
    );
\ram_reg_0_255_0_0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_17__1_n_0\
    );
\ram_reg_0_255_0_0_i_17__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_17__5_n_0\
    );
ram_reg_0_255_0_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_18_n_0
    );
\ram_reg_0_255_0_0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_18__0_n_0\
    );
\ram_reg_0_255_0_0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_18__1_n_0\
    );
\ram_reg_0_255_0_0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_18__2_n_0\
    );
\ram_reg_0_255_0_0_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(3),
      I1 => data4(5),
      I2 => data3(5),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_18__3_n_0\
    );
ram_reg_0_255_0_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_10_n_0,
      I1 => \q0_reg[0]\,
      I2 => \ram_reg_0_255_0_0__6\,
      I3 => \ram_reg_0_255_0_0__6_0\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_30\(5)
    );
ram_reg_0_255_0_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_28_n_0,
      I1 => ram_reg_0_255_0_0_i_5_0,
      I2 => frame_address0116_out,
      I3 => frame_1_address01,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(4)
    );
\ram_reg_0_255_0_0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_28__2_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__0_0\,
      I2 => frame_1_address01,
      I3 => frame_address01,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(4)
    );
\ram_reg_0_255_0_0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_28__5_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__4_0\,
      I2 => frame_address01,
      I3 => frame_address0116_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(4)
    );
\ram_reg_0_255_0_0_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_28__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__5_0\,
      I2 => frame_address0118_out,
      I3 => frame_address0117_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(4)
    );
ram_reg_0_255_0_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_30_n_0,
      I1 => ram_reg_0_255_0_0_i_6_0,
      I2 => frame_address0116_out,
      I3 => frame_1_address01,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(3)
    );
\ram_reg_0_255_0_0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_30__1_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__0_0\,
      I2 => frame_1_address01,
      I3 => frame_address01,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(3)
    );
\ram_reg_0_255_0_0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_29_n_0,
      I1 => \ram_reg_0_255_0_0_i_5__1_0\,
      I2 => frame_address0117_out,
      I3 => frame_1_address013_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(4)
    );
\ram_reg_0_255_0_0_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_31__2_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__2_0\,
      I2 => frame_address0119_out,
      I3 => frame_address0120_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(4)
    );
\ram_reg_0_255_0_0_i_21__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_60_n_0,
      I1 => \ram_reg_0_255_0_0_i_5__3_0\,
      I2 => frame_address0120_out,
      I3 => frame_address0121_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(4)
    );
\ram_reg_0_255_0_0_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_30__3_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__4_0\,
      I2 => frame_address01,
      I3 => frame_address0116_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(3)
    );
\ram_reg_0_255_0_0_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_30__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__5_0\,
      I2 => frame_address0118_out,
      I3 => frame_address0117_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(3)
    );
\ram_reg_0_255_0_0_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_29__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__6_0\,
      I2 => frame_1_address013_out,
      I3 => frame_address0118_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(4)
    );
\ram_reg_0_255_0_0_i_21__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_29__1_n_0\,
      I1 => \ram_reg_0_255_0_0_i_5__7_0\,
      I2 => frame_address0121_out,
      I3 => frame_address0119_out,
      I4 => data1(2),
      I5 => data0(2),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(4)
    );
ram_reg_0_255_0_0_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_32_n_0,
      I1 => ram_reg_0_255_0_0_i_7_0,
      I2 => frame_address0116_out,
      I3 => frame_1_address01,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(2)
    );
\ram_reg_0_255_0_0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_32__1_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__0_0\,
      I2 => frame_1_address01,
      I3 => frame_address01,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(2)
    );
\ram_reg_0_255_0_0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_31_n_0,
      I1 => \ram_reg_0_255_0_0_i_6__1_0\,
      I2 => frame_address0117_out,
      I3 => frame_1_address013_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(3)
    );
\ram_reg_0_255_0_0_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_33__2_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__2_0\,
      I2 => frame_address0119_out,
      I3 => frame_address0120_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(3)
    );
\ram_reg_0_255_0_0_i_22__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_64_n_0,
      I1 => \ram_reg_0_255_0_0_i_6__3_0\,
      I2 => frame_address0120_out,
      I3 => frame_address0121_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(3)
    );
\ram_reg_0_255_0_0_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_32__3_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__4_0\,
      I2 => frame_address01,
      I3 => frame_address0116_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(2)
    );
\ram_reg_0_255_0_0_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_32__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__5_0\,
      I2 => frame_address0118_out,
      I3 => frame_address0117_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(2)
    );
\ram_reg_0_255_0_0_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_31__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__6_0\,
      I2 => frame_1_address013_out,
      I3 => frame_address0118_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(3)
    );
\ram_reg_0_255_0_0_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_31__1_n_0\,
      I1 => \ram_reg_0_255_0_0_i_6__7_0\,
      I2 => frame_address0121_out,
      I3 => frame_address0119_out,
      I4 => data1(1),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(3)
    );
\ram_reg_0_255_0_0_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_33_n_0,
      I1 => \ram_reg_0_255_0_0_i_7__1_0\,
      I2 => frame_address0117_out,
      I3 => frame_1_address013_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(2)
    );
\ram_reg_0_255_0_0_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_35__2_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__2_0\,
      I2 => frame_address0119_out,
      I3 => frame_address0120_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(2)
    );
\ram_reg_0_255_0_0_i_23__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_68_n_0,
      I1 => \ram_reg_0_255_0_0_i_7__3_0\,
      I2 => frame_address0120_out,
      I3 => frame_address0121_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(2)
    );
\ram_reg_0_255_0_0_i_23__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_33__0_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__6_0\,
      I2 => frame_1_address013_out,
      I3 => frame_address0118_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(2)
    );
\ram_reg_0_255_0_0_i_23__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_33__1_n_0\,
      I1 => \ram_reg_0_255_0_0_i_7__7_0\,
      I2 => frame_address0121_out,
      I3 => frame_address0119_out,
      I4 => data1(0),
      I5 => data0(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(2)
    );
ram_reg_0_255_0_0_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_28_n_0
    );
\ram_reg_0_255_0_0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_28__0_n_0\
    );
\ram_reg_0_255_0_0_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_28__2_n_0\
    );
\ram_reg_0_255_0_0_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_28__5_n_0\
    );
ram_reg_0_255_0_0_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_29_n_0
    );
\ram_reg_0_255_0_0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_29__0_n_0\
    );
\ram_reg_0_255_0_0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_29__1_n_0\
    );
\ram_reg_0_255_0_0_i_29__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => \^p\(1),
      I1 => ram_reg_0_255_0_0_i_28_1(4),
      I2 => tmp_33_fu_1078_p3(8),
      I3 => ram_reg_0_255_0_0_i_83_n_0,
      I4 => tmp_33_fu_1078_p3(6),
      I5 => tmp_33_fu_1078_p3(7),
      O => data4(7)
    );
\ram_reg_0_255_0_0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_10__1_n_0\,
      I1 => \q0_reg[0]_3\,
      I2 => \ram_reg_0_255_0_0__6_5\,
      I3 => \ram_reg_0_255_0_0__6_6\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_26\(5)
    );
\ram_reg_0_255_0_0_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_11_n_0,
      I1 => \q0_reg[0]_6\,
      I2 => \ram_reg_0_255_0_0__6_11\,
      I3 => \ram_reg_0_255_0_0__6_12\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_14\(5)
    );
\ram_reg_0_255_0_0_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_11__7_n_0\,
      I1 => \q0_reg[0]_9\,
      I2 => \ram_reg_0_255_0_0__6_17\,
      I3 => \ram_reg_0_255_0_0__6_18\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^a\(5)
    );
\ram_reg_0_255_0_0_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_11__6_n_0\,
      I1 => \q0_reg[0]_12\,
      I2 => \ram_reg_0_255_0_0__6_23\,
      I3 => \ram_reg_0_255_0_0__6_24\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^address0\(5)
    );
\ram_reg_0_255_0_0_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_10__2_n_0\,
      I1 => \q0_reg[0]_15\,
      I2 => \ram_reg_0_255_0_0__6_33\,
      I3 => \ram_reg_0_255_0_0__6_34\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_21\(5)
    );
\ram_reg_0_255_0_0_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_10__0_n_0\,
      I1 => \q0_reg[0]_18\,
      I2 => \ram_reg_0_255_0_0__6_39\,
      I3 => \ram_reg_0_255_0_0__6_40\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_17\(5)
    );
\ram_reg_0_255_0_0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_11__2_n_0\,
      I1 => \q0_reg[0]_21\,
      I2 => \ram_reg_0_255_0_0__6_41\,
      I3 => \ram_reg_0_255_0_0__6_42\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_10\(5)
    );
\ram_reg_0_255_0_0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_11__4_n_0\,
      I1 => \q0_reg[0]_24\,
      I2 => \ram_reg_0_255_0_0__6_47\,
      I3 => \ram_reg_0_255_0_0__6_48\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(5),
      O => \^ap_cs_fsm_reg[5]_6\(5)
    );
ram_reg_0_255_0_0_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_14_n_0,
      I1 => \q0_reg[0]\,
      I2 => \ram_reg_0_255_0_0__6_1\,
      I3 => \ram_reg_0_255_0_0__6_2\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_30\(4)
    );
ram_reg_0_255_0_0_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_30_n_0
    );
\ram_reg_0_255_0_0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_30__0_n_0\
    );
\ram_reg_0_255_0_0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_30__1_n_0\
    );
\ram_reg_0_255_0_0_i_30__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_30__3_n_0\
    );
\ram_reg_0_255_0_0_i_30__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => \^p\(1),
      I1 => ram_reg_0_255_0_0_i_28_0(4),
      I2 => tmp_33_fu_1078_p3(8),
      I3 => ram_reg_0_255_0_0_i_84_n_0,
      I4 => tmp_33_fu_1078_p3(6),
      I5 => tmp_33_fu_1078_p3(7),
      O => data3(7)
    );
ram_reg_0_255_0_0_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_31_n_0
    );
\ram_reg_0_255_0_0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_31__0_n_0\
    );
\ram_reg_0_255_0_0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_31__1_n_0\
    );
\ram_reg_0_255_0_0_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_31__2_n_0\
    );
ram_reg_0_255_0_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_32_n_0
    );
\ram_reg_0_255_0_0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_32__0_n_0\
    );
\ram_reg_0_255_0_0_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_32__1_n_0\
    );
\ram_reg_0_255_0_0_i_32__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_32__3_n_0\
    );
ram_reg_0_255_0_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => ram_reg_0_255_0_0_i_33_n_0
    );
\ram_reg_0_255_0_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_33__0_n_0\
    );
\ram_reg_0_255_0_0_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_33__1_n_0\
    );
\ram_reg_0_255_0_0_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_33__2_n_0\
    );
\ram_reg_0_255_0_0_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_35__2_n_0\
    );
\ram_reg_0_255_0_0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_14__1_n_0\,
      I1 => \q0_reg[0]_3\,
      I2 => \ram_reg_0_255_0_0__6_7\,
      I3 => \ram_reg_0_255_0_0__6_8\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_26\(4)
    );
\ram_reg_0_255_0_0_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_15_n_0,
      I1 => \q0_reg[0]_6\,
      I2 => \ram_reg_0_255_0_0__6_13\,
      I3 => \ram_reg_0_255_0_0__6_14\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_14\(4)
    );
\ram_reg_0_255_0_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_15__3_n_0\,
      I1 => \q0_reg[0]_9\,
      I2 => \ram_reg_0_255_0_0__6_19\,
      I3 => \ram_reg_0_255_0_0__6_20\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^a\(4)
    );
\ram_reg_0_255_0_0_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_15__2_n_0\,
      I1 => \q0_reg[0]_12\,
      I2 => \ram_reg_0_255_0_0__6_25\,
      I3 => \ram_reg_0_255_0_0__6_26\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^address0\(4)
    );
\ram_reg_0_255_0_0_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_14__5_n_0\,
      I1 => \q0_reg[0]_15\,
      I2 => \ram_reg_0_255_0_0__6_31\,
      I3 => \ram_reg_0_255_0_0__6_32\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_21\(4)
    );
\ram_reg_0_255_0_0_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_14__0_n_0\,
      I1 => \q0_reg[0]_18\,
      I2 => \ram_reg_0_255_0_0__6_37\,
      I3 => \ram_reg_0_255_0_0__6_38\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_17\(4)
    );
\ram_reg_0_255_0_0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_15__0_n_0\,
      I1 => \q0_reg[0]_21\,
      I2 => \ram_reg_0_255_0_0__6_43\,
      I3 => \ram_reg_0_255_0_0__6_44\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_10\(4)
    );
\ram_reg_0_255_0_0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_15__1_n_0\,
      I1 => \q0_reg[0]_24\,
      I2 => \ram_reg_0_255_0_0__6_49\,
      I3 => \ram_reg_0_255_0_0__6_50\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(4),
      O => \^ap_cs_fsm_reg[5]_6\(4)
    );
ram_reg_0_255_0_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_17_n_0,
      I1 => \q0_reg[0]\,
      I2 => \ram_reg_0_255_0_0__6_3\,
      I3 => \ram_reg_0_255_0_0__6_4\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_30\(3)
    );
ram_reg_0_255_0_0_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_83_n_0,
      I1 => tmp_33_fu_1078_p3(8),
      I2 => ram_reg_0_255_0_0_i_28_1(4),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(6),
      O => data4(6)
    );
ram_reg_0_255_0_0_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_84_n_0,
      I1 => tmp_33_fu_1078_p3(8),
      I2 => ram_reg_0_255_0_0_i_28_0(4),
      I3 => \^p\(1),
      I4 => tmp_33_fu_1078_p3(6),
      O => data3(6)
    );
\ram_reg_0_255_0_0_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_17__1_n_0\,
      I1 => \q0_reg[0]_3\,
      I2 => \ram_reg_0_255_0_0__6_9\,
      I3 => \ram_reg_0_255_0_0__6_10\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_26\(3)
    );
\ram_reg_0_255_0_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_18_n_0,
      I1 => \q0_reg[0]_6\,
      I2 => \ram_reg_0_255_0_0__6_15\,
      I3 => \ram_reg_0_255_0_0__6_16\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_14\(3)
    );
\ram_reg_0_255_0_0_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_18__3_n_0\,
      I1 => \q0_reg[0]_9\,
      I2 => \ram_reg_0_255_0_0__6_21\,
      I3 => \ram_reg_0_255_0_0__6_22\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^a\(3)
    );
\ram_reg_0_255_0_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_18__2_n_0\,
      I1 => \q0_reg[0]_12\,
      I2 => \ram_reg_0_255_0_0__6_27\,
      I3 => \ram_reg_0_255_0_0__6_28\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^address0\(3)
    );
\ram_reg_0_255_0_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_17__5_n_0\,
      I1 => \q0_reg[0]_15\,
      I2 => \ram_reg_0_255_0_0__6_29\,
      I3 => \ram_reg_0_255_0_0__6_30\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_21\(3)
    );
\ram_reg_0_255_0_0_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_17__0_n_0\,
      I1 => \q0_reg[0]_18\,
      I2 => \ram_reg_0_255_0_0__6_35\,
      I3 => \ram_reg_0_255_0_0__6_36\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_17\(3)
    );
\ram_reg_0_255_0_0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_18__0_n_0\,
      I1 => \q0_reg[0]_21\,
      I2 => \ram_reg_0_255_0_0__6_45\,
      I3 => \ram_reg_0_255_0_0__6_46\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_10\(3)
    );
\ram_reg_0_255_0_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_18__1_n_0\,
      I1 => \q0_reg[0]_24\,
      I2 => \ram_reg_0_255_0_0__6_51\,
      I3 => \ram_reg_0_255_0_0__6_52\,
      I4 => \q0_reg[0]_2\(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(3),
      O => \^ap_cs_fsm_reg[5]_6\(3)
    );
ram_reg_0_255_0_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_30\(2)
    );
ram_reg_0_255_0_0_i_53: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_83_n_0,
      I1 => \^p\(1),
      I2 => tmp_33_fu_1078_p3(8),
      I3 => ram_reg_0_255_0_0_i_28_1(4),
      O => data4(5)
    );
ram_reg_0_255_0_0_i_54: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_84_n_0,
      I1 => \^p\(1),
      I2 => tmp_33_fu_1078_p3(8),
      I3 => ram_reg_0_255_0_0_i_28_0(4),
      O => data3(5)
    );
\ram_reg_0_255_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_26\(2)
    );
\ram_reg_0_255_0_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_14\(2)
    );
\ram_reg_0_255_0_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^a\(2)
    );
\ram_reg_0_255_0_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^address0\(2)
    );
\ram_reg_0_255_0_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_21\(2)
    );
\ram_reg_0_255_0_0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_17\(2)
    );
\ram_reg_0_255_0_0_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_10\(2)
    );
\ram_reg_0_255_0_0_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(4),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(2),
      O => \^ap_cs_fsm_reg[5]_6\(2)
    );
ram_reg_0_255_0_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_30\(1)
    );
ram_reg_0_255_0_0_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(2),
      I1 => data4(4),
      I2 => data3(4),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => ram_reg_0_255_0_0_i_60_n_0
    );
ram_reg_0_255_0_0_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(3),
      I2 => data3(3),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => ram_reg_0_255_0_0_i_64_n_0
    );
ram_reg_0_255_0_0_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(2),
      I2 => data3(2),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => ram_reg_0_255_0_0_i_68_n_0
    );
\ram_reg_0_255_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_26\(1)
    );
\ram_reg_0_255_0_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_14\(1)
    );
\ram_reg_0_255_0_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^a\(1)
    );
\ram_reg_0_255_0_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^address0\(1)
    );
\ram_reg_0_255_0_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_21\(1)
    );
\ram_reg_0_255_0_0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_17\(1)
    );
\ram_reg_0_255_0_0_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_10\(1)
    );
\ram_reg_0_255_0_0_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(3),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \^ap_cs_fsm_reg[5]_6\(1)
    );
ram_reg_0_255_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_30\(0)
    );
\ram_reg_0_255_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_26\(0)
    );
\ram_reg_0_255_0_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_14\(0)
    );
\ram_reg_0_255_0_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^a\(0)
    );
\ram_reg_0_255_0_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^address0\(0)
    );
\ram_reg_0_255_0_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_21\(0)
    );
\ram_reg_0_255_0_0_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_17\(0)
    );
\ram_reg_0_255_0_0_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_10\(0)
    );
\ram_reg_0_255_0_0_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(2),
      I1 => \q0_reg[0]_2\(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \^ap_cs_fsm_reg[5]_6\(0)
    );
ram_reg_0_255_0_0_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_33_fu_1078_p3(8),
      I2 => ram_reg_0_255_0_0_i_28_1(4),
      I3 => ram_reg_0_255_0_0_i_117_n_0,
      I4 => ram_reg_0_255_0_0_i_28_1(3),
      I5 => tmp_33_fu_1078_p3(7),
      O => ram_reg_0_255_0_0_i_83_n_0
    );
ram_reg_0_255_0_0_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_33_fu_1078_p3(8),
      I2 => ram_reg_0_255_0_0_i_28_0(4),
      I3 => ram_reg_0_255_0_0_i_118_n_0,
      I4 => ram_reg_0_255_0_0_i_28_0(3),
      I5 => tmp_33_fu_1078_p3(7),
      O => ram_reg_0_255_0_0_i_84_n_0
    );
ram_reg_0_255_0_0_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_117_n_0,
      I1 => ram_reg_0_255_0_0_i_28_1(3),
      I2 => tmp_33_fu_1078_p3(7),
      I3 => \^p\(0),
      I4 => ram_reg_0_255_0_0_i_28_1(4),
      I5 => tmp_33_fu_1078_p3(8),
      O => data4(4)
    );
ram_reg_0_255_0_0_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_118_n_0,
      I1 => ram_reg_0_255_0_0_i_28_0(3),
      I2 => tmp_33_fu_1078_p3(7),
      I3 => \^p\(0),
      I4 => ram_reg_0_255_0_0_i_28_0(4),
      I5 => tmp_33_fu_1078_p3(8),
      O => data3(4)
    );
ram_reg_0_255_0_0_i_99: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_117_n_0,
      I1 => tmp_33_fu_1078_p3(7),
      I2 => ram_reg_0_255_0_0_i_28_1(3),
      O => data4(3)
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => p_0_in,
      O => \remd_reg[0]\
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_1\,
      I1 => \ram_reg_0_31_0_0__6\,
      O => \remd_reg[1]\
    );
\ram_reg_0_31_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_8\,
      I1 => \ram_reg_0_31_0_0__6_0\,
      O => \remd_reg[1]_1\
    );
\ram_reg_0_31_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_12\,
      I1 => \ram_reg_0_31_0_0__6_1\,
      O => \remd_reg[1]_3\
    );
\ram_reg_0_31_0_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]_28\,
      I1 => \ram_reg_0_255_0_0__5\,
      I2 => \ram_reg_0_255_0_0__5_0\(0),
      I3 => \ram_reg_0_255_0_0__5_1\,
      I4 => Q(0),
      O => \remd_reg[1]_5\
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => D(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 10) => tmp_33_fu_1078_p3(8 downto 6),
      P(9 downto 8) => \^p\(1 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_11 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    data1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data6 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    tmp_39_fu_1308_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_255_0_0_i_35__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_11 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_11 is
  signal \^p\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ram_reg_0_255_0_0_i_89_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_96_n_0 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_115 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_51 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_59 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_81 : label is "soft_lutpair56";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(4 downto 0) <= \^p\(4 downto 0);
\q0[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => ram_reg_0_255_0_0_i_89_n_0,
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(3),
      I5 => tmp_39_fu_1308_p3(4),
      O => data1(7)
    );
ram_reg_0_255_0_0_i_115: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_35__7\(0),
      I2 => \ram_reg_0_255_0_0_i_35__7\(1),
      I3 => \^p\(1),
      O => data6(1)
    );
ram_reg_0_255_0_0_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(1),
      I1 => \^p\(4),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => ram_reg_0_255_0_0_i_89_n_0,
      I4 => tmp_39_fu_1308_p3(2),
      I5 => tmp_39_fu_1308_p3(3),
      O => data1(6)
    );
ram_reg_0_255_0_0_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_89_n_0,
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      O => data1(5)
    );
ram_reg_0_255_0_0_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_89_n_0,
      I1 => tmp_39_fu_1308_p3(1),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => \^p\(4),
      O => data1(4)
    );
ram_reg_0_255_0_0_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_96_n_0,
      I1 => \^p\(3),
      I2 => tmp_39_fu_1308_p3(3),
      I3 => tmp_39_fu_1308_p3(0),
      I4 => \^p\(4),
      I5 => tmp_39_fu_1308_p3(4),
      O => data1(3)
    );
ram_reg_0_255_0_0_i_66: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_96_n_0,
      I1 => tmp_39_fu_1308_p3(3),
      I2 => \^p\(3),
      O => data1(2)
    );
ram_reg_0_255_0_0_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \^p\(1),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      I5 => \^p\(2),
      O => data1(1)
    );
ram_reg_0_255_0_0_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_39_fu_1308_p3(0),
      I2 => tmp_39_fu_1308_p3(1),
      I3 => \^p\(1),
      O => data1(0)
    );
ram_reg_0_255_0_0_i_81: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_35__7\(0),
      O => data6(0)
    );
ram_reg_0_255_0_0_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => ram_reg_0_255_0_0_i_96_n_0,
      I4 => \^p\(3),
      I5 => tmp_39_fu_1308_p3(3),
      O => ram_reg_0_255_0_0_i_89_n_0
    );
ram_reg_0_255_0_0_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => \^p\(2),
      I2 => tmp_39_fu_1308_p3(0),
      I3 => \^p\(0),
      I4 => \^p\(1),
      I5 => tmp_39_fu_1308_p3(1),
      O => ram_reg_0_255_0_0_i_96_n_0
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => D(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => \^p\(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_12 is
  port (
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \trunc_ln41_reg_1846_reg[0]__0\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_0\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_1\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_2\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_3\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_4\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_5\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_0\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_1\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_2\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_3\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_4\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_5\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_6\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_7\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_8\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_9\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_10\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_11\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_12\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_0\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_1\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_2\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_3\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_4\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_5\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_6\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_7\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_8\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_9\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_10\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_11\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_12\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_13\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_14\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_15\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_16\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_17\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_18\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_19\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_13\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_14\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_15\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_16\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_17\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_18\ : out STD_LOGIC;
    \trunc_ln41_reg_1846_reg[0]__0_19\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_6\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_7\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_8\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_9\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_10\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_11\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[0]__0_12\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_20\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_21\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_22\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_23\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_24\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_25\ : out STD_LOGIC;
    \trunc_ln40_reg_1834_reg[1]__0_26\ : out STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    frame_address01 : in STD_LOGIC;
    frame_1_address01 : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_23__2\ : in STD_LOGIC;
    frame_address0116_out : in STD_LOGIC;
    \q0[7]_i_4__4\ : in STD_LOGIC;
    frame_address0117_out : in STD_LOGIC;
    frame_address0118_out : in STD_LOGIC;
    ram_reg_0_255_0_0_i_22 : in STD_LOGIC;
    frame_address0119_out : in STD_LOGIC;
    frame_address0121_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_22__5\ : in STD_LOGIC;
    frame_address0120_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_23__1\ : in STD_LOGIC;
    \q0[7]_i_4__7\ : in STD_LOGIC;
    frame_1_address013_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_22__0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_23__6\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_22__4\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_32__4_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_255_0_0_i_32__4_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_255_0_0_i_32__4_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_12 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_12 is
  signal \^p\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal data6 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal data7 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal ram_reg_0_255_0_0_i_119_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_120_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_121_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_85_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_86_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_87_n_0 : STD_LOGIC;
  signal tmp_36_fu_1149_p3 : STD_LOGIC_VECTOR ( 8 downto 6 );
  signal \tmp_product_i_1__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_2__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_3__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_4__1_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__2_n_0\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_101 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_102 : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_47 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_48 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_49 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_55 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_56 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_57 : label is "soft_lutpair60";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_product_i_2__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_product_i_3__1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \tmp_product_i_4__1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \tmp_product_i_5__2\ : label is "soft_lutpair61";
begin
  P(1 downto 0) <= \^p\(1 downto 0);
\q0[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => ram_reg_0_255_0_0_i_85_n_0,
      I2 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(7),
      I5 => tmp_36_fu_1149_p3(8),
      O => data5(8)
    );
\q0[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => ram_reg_0_255_0_0_i_86_n_0,
      I2 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(7),
      I5 => tmp_36_fu_1149_p3(8),
      O => data7(8)
    );
\q0[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => ram_reg_0_255_0_0_i_87_n_0,
      I2 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(7),
      I5 => tmp_36_fu_1149_p3(8),
      O => data6(8)
    );
\q0[7]_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address01,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0\
    );
\q0[7]_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0116_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_5\
    );
\q0[7]_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0117_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_6\
    );
\q0[7]_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0119_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0\
    );
\q0[7]_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0120_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_6\
    );
\q0[7]_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_1_address01,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_19\
    );
\q0[7]_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_1_address013_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_13\
    );
\q0[7]_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0118_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_20\
    );
\q0[7]_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(8),
      I1 => frame_address0121_out,
      I2 => data7(8),
      I3 => data6(8),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_6\
    );
ram_reg_0_255_0_0_i_101: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_119_n_0,
      I1 => tmp_36_fu_1149_p3(7),
      I2 => \ram_reg_0_255_0_0_i_32__4_0\(3),
      O => data5(3)
    );
ram_reg_0_255_0_0_i_102: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_120_n_0,
      I1 => tmp_36_fu_1149_p3(7),
      I2 => \ram_reg_0_255_0_0_i_32__4_2\(3),
      O => data7(3)
    );
ram_reg_0_255_0_0_i_103: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_121_n_0,
      I1 => tmp_36_fu_1149_p3(7),
      I2 => \ram_reg_0_255_0_0_i_32__4_1\(3),
      O => data6(3)
    );
ram_reg_0_255_0_0_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_32__4_0\(0),
      I2 => \ram_reg_0_255_0_0_i_32__4_0\(1),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      I5 => \ram_reg_0_255_0_0_i_32__4_0\(2),
      O => data5(2)
    );
ram_reg_0_255_0_0_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_32__4_2\(0),
      I2 => \ram_reg_0_255_0_0_i_32__4_2\(1),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      I5 => \ram_reg_0_255_0_0_i_32__4_2\(2),
      O => data7(2)
    );
ram_reg_0_255_0_0_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_32__4_1\(0),
      I2 => \ram_reg_0_255_0_0_i_32__4_1\(1),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      I5 => \ram_reg_0_255_0_0_i_32__4_1\(2),
      O => data6(2)
    );
ram_reg_0_255_0_0_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => \ram_reg_0_255_0_0_i_32__4_0\(2),
      I2 => \^p\(0),
      I3 => \ram_reg_0_255_0_0_i_32__4_0\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_0\(1),
      I5 => \^p\(1),
      O => ram_reg_0_255_0_0_i_119_n_0
    );
ram_reg_0_255_0_0_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => \ram_reg_0_255_0_0_i_32__4_2\(2),
      I2 => \^p\(0),
      I3 => \ram_reg_0_255_0_0_i_32__4_2\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_2\(1),
      I5 => \^p\(1),
      O => ram_reg_0_255_0_0_i_120_n_0
    );
ram_reg_0_255_0_0_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_36_fu_1149_p3(6),
      I1 => \ram_reg_0_255_0_0_i_32__4_1\(2),
      I2 => \^p\(0),
      I3 => \ram_reg_0_255_0_0_i_32__4_1\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_1\(1),
      I5 => \^p\(1),
      O => ram_reg_0_255_0_0_i_121_n_0
    );
\ram_reg_0_255_0_0_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0117_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_7\
    );
\ram_reg_0_255_0_0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0119_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_0\
    );
\ram_reg_0_255_0_0_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_1_address013_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_14\
    );
\ram_reg_0_255_0_0_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0118_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_21\
    );
\ram_reg_0_255_0_0_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address01,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_0\
    );
\ram_reg_0_255_0_0_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0116_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_1\
    );
\ram_reg_0_255_0_0_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0120_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_7\
    );
\ram_reg_0_255_0_0_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_1_address01,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_15\
    );
\ram_reg_0_255_0_0_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(7),
      I1 => frame_address0121_out,
      I2 => data7(7),
      I3 => data6(7),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_7\
    );
\ram_reg_0_255_0_0_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0117_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_8\
    );
\ram_reg_0_255_0_0_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0119_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_1\
    );
\ram_reg_0_255_0_0_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_1_address013_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_15\
    );
\ram_reg_0_255_0_0_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0118_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_22\
    );
\ram_reg_0_255_0_0_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address01,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_1\
    );
\ram_reg_0_255_0_0_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0116_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_2\
    );
\ram_reg_0_255_0_0_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0120_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_8\
    );
\ram_reg_0_255_0_0_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_1_address01,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_16\
    );
\ram_reg_0_255_0_0_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(6),
      I1 => frame_address0121_out,
      I2 => data7(6),
      I3 => data6(6),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_8\
    );
\ram_reg_0_255_0_0_i_18__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0117_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_9\
    );
\ram_reg_0_255_0_0_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0119_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_2\
    );
\ram_reg_0_255_0_0_i_18__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_1_address013_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_16\
    );
\ram_reg_0_255_0_0_i_18__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0118_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_23\
    );
\ram_reg_0_255_0_0_i_19__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address01,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_2\
    );
\ram_reg_0_255_0_0_i_19__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0116_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_4\
    );
\ram_reg_0_255_0_0_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0120_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_9\
    );
\ram_reg_0_255_0_0_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_1_address01,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_18\
    );
\ram_reg_0_255_0_0_i_19__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(5),
      I1 => frame_address0121_out,
      I2 => data7(5),
      I3 => data6(5),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_9\
    );
\ram_reg_0_255_0_0_i_29__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0117_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_10\
    );
\ram_reg_0_255_0_0_i_29__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0119_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_3\
    );
\ram_reg_0_255_0_0_i_29__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_1_address013_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_17\
    );
\ram_reg_0_255_0_0_i_29__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0118_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_24\
    );
\ram_reg_0_255_0_0_i_30__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0120_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_10\
    );
\ram_reg_0_255_0_0_i_30__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_1_address01,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_17\
    );
\ram_reg_0_255_0_0_i_30__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0121_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_10\
    );
\ram_reg_0_255_0_0_i_31__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0117_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_11\
    );
\ram_reg_0_255_0_0_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0119_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_4\
    );
\ram_reg_0_255_0_0_i_31__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_1_address013_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_18\
    );
\ram_reg_0_255_0_0_i_31__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0118_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_25\
    );
\ram_reg_0_255_0_0_i_32__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address01,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_3\
    );
\ram_reg_0_255_0_0_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0120_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_11\
    );
\ram_reg_0_255_0_0_i_32__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_1_address01,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_14\
    );
\ram_reg_0_255_0_0_i_32__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0121_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_11\
    );
\ram_reg_0_255_0_0_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0117_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_22,
      O => \trunc_ln40_reg_1834_reg[1]__0_12\
    );
\ram_reg_0_255_0_0_i_33__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0119_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_22__5\,
      O => \trunc_ln40_reg_1834_reg[0]__0_5\
    );
\ram_reg_0_255_0_0_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_1_address013_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_22__0\,
      O => \trunc_ln41_reg_1846_reg[0]__0_19\
    );
\ram_reg_0_255_0_0_i_33__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0118_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_22__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_26\
    );
\ram_reg_0_255_0_0_i_34__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address01,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_4\
    );
\ram_reg_0_255_0_0_i_34__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0120_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_23__1\,
      O => \trunc_ln41_reg_1846_reg[0]__0_12\
    );
\ram_reg_0_255_0_0_i_34__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_1_address01,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0116_out,
      I5 => \q0[7]_i_4__7\,
      O => \trunc_ln40_reg_1834_reg[1]__0_13\
    );
\ram_reg_0_255_0_0_i_34__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0121_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_23__6\,
      O => \trunc_ln40_reg_1834_reg[0]__0_12\
    );
ram_reg_0_255_0_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => ram_reg_0_255_0_0_i_85_n_0,
      I4 => tmp_36_fu_1149_p3(6),
      I5 => tmp_36_fu_1149_p3(7),
      O => data5(7)
    );
\ram_reg_0_255_0_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address01,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_23__2\,
      O => \trunc_ln41_reg_1846_reg[0]__0_5\
    );
ram_reg_0_255_0_0_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => ram_reg_0_255_0_0_i_86_n_0,
      I4 => tmp_36_fu_1149_p3(6),
      I5 => tmp_36_fu_1149_p3(7),
      O => data7(7)
    );
ram_reg_0_255_0_0_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => \^p\(1),
      I1 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => ram_reg_0_255_0_0_i_87_n_0,
      I4 => tmp_36_fu_1149_p3(6),
      I5 => tmp_36_fu_1149_p3(7),
      O => data6(7)
    );
ram_reg_0_255_0_0_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_85_n_0,
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      O => data5(6)
    );
ram_reg_0_255_0_0_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_86_n_0,
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      O => data7(6)
    );
ram_reg_0_255_0_0_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_87_n_0,
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      I3 => \^p\(1),
      I4 => tmp_36_fu_1149_p3(6),
      O => data6(6)
    );
ram_reg_0_255_0_0_i_55: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_85_n_0,
      I1 => \^p\(1),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      O => data5(5)
    );
ram_reg_0_255_0_0_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_86_n_0,
      I1 => \^p\(1),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      O => data7(5)
    );
ram_reg_0_255_0_0_i_57: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_87_n_0,
      I1 => \^p\(1),
      I2 => tmp_36_fu_1149_p3(8),
      I3 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      O => data6(5)
    );
ram_reg_0_255_0_0_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(4),
      I1 => frame_address0116_out,
      I2 => data7(4),
      I3 => data6(4),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_3\
    );
ram_reg_0_255_0_0_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(3),
      I1 => frame_address0116_out,
      I2 => data7(3),
      I3 => data6(3),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0_0\
    );
ram_reg_0_255_0_0_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(2),
      I1 => frame_address0116_out,
      I2 => data7(2),
      I3 => data6(2),
      I4 => frame_address01,
      I5 => \q0[7]_i_4__4\,
      O => \trunc_ln40_reg_1834_reg[1]__0\
    );
ram_reg_0_255_0_0_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      I3 => ram_reg_0_255_0_0_i_119_n_0,
      I4 => \ram_reg_0_255_0_0_i_32__4_0\(3),
      I5 => tmp_36_fu_1149_p3(7),
      O => ram_reg_0_255_0_0_i_85_n_0
    );
ram_reg_0_255_0_0_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      I3 => ram_reg_0_255_0_0_i_120_n_0,
      I4 => \ram_reg_0_255_0_0_i_32__4_2\(3),
      I5 => tmp_36_fu_1149_p3(7),
      O => ram_reg_0_255_0_0_i_86_n_0
    );
ram_reg_0_255_0_0_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_36_fu_1149_p3(8),
      I2 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      I3 => ram_reg_0_255_0_0_i_121_n_0,
      I4 => \ram_reg_0_255_0_0_i_32__4_1\(3),
      I5 => tmp_36_fu_1149_p3(7),
      O => ram_reg_0_255_0_0_i_87_n_0
    );
ram_reg_0_255_0_0_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_119_n_0,
      I1 => \ram_reg_0_255_0_0_i_32__4_0\(3),
      I2 => tmp_36_fu_1149_p3(7),
      I3 => \^p\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_0\(4),
      I5 => tmp_36_fu_1149_p3(8),
      O => data5(4)
    );
ram_reg_0_255_0_0_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_120_n_0,
      I1 => \ram_reg_0_255_0_0_i_32__4_2\(3),
      I2 => tmp_36_fu_1149_p3(7),
      I3 => \^p\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_2\(4),
      I5 => tmp_36_fu_1149_p3(8),
      O => data7(4)
    );
ram_reg_0_255_0_0_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_121_n_0,
      I1 => \ram_reg_0_255_0_0_i_32__4_1\(3),
      I2 => tmp_36_fu_1149_p3(7),
      I3 => \^p\(0),
      I4 => \ram_reg_0_255_0_0_i_32__4_1\(4),
      I5 => tmp_36_fu_1149_p3(8),
      O => data6(4)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5) => \tmp_product_i_1__1_n_0\,
      A(4) => \tmp_product_i_2__1_n_0\,
      A(3) => \tmp_product_i_3__1_n_0\,
      A(2) => \tmp_product_i_4__1_n_0\,
      A(1) => \tmp_product_i_5__2_n_0\,
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 10) => tmp_36_fu_1149_p3(8 downto 6),
      P(9 downto 8) => \^p\(1 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \tmp_product_i_1__1_n_0\
    );
\tmp_product_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \tmp_product_i_2__1_n_0\
    );
\tmp_product_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \tmp_product_i_3__1_n_0\
    );
\tmp_product_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \tmp_product_i_4__1_n_0\
    );
\tmp_product_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \tmp_product_i_5__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_13 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_1\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_2\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_3\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_4\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_5\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_6\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_7\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_8\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_9\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_10\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_11\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_12\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_13\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_14\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_15\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_16\ : out STD_LOGIC;
    data7 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_address01 : in STD_LOGIC;
    frame_address0120_out : in STD_LOGIC;
    frame_address0119_out : in STD_LOGIC;
    frame_address0118_out : in STD_LOGIC;
    frame_address0116_out : in STD_LOGIC;
    frame_1_address013_out : in STD_LOGIC;
    frame_1_address01 : in STD_LOGIC;
    frame_address0121_out : in STD_LOGIC;
    frame_address0117_out : in STD_LOGIC;
    tmp_39_fu_1308_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_0_255_0_0_i_34_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_255_0_0_i_35__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_13 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_13 is
  signal \^p\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_reg_0_255_0_0_i_116_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_82_n_0 : STD_LOGIC;
  signal \tmp_product_i_1__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_2__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_3__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_4__0_n_0\ : STD_LOGIC;
  signal \tmp_product_i_5__1_n_0\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_110 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_111 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_114 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_44 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_52 : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_76 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_77 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_80 : label is "soft_lutpair67";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_product_i_2__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_product_i_3__0\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \tmp_product_i_4__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \tmp_product_i_5__1\ : label is "soft_lutpair68";
begin
  P(4 downto 0) <= \^p\(4 downto 0);
\q0[7]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => ram_reg_0_255_0_0_i_82_n_0,
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(3),
      I5 => tmp_39_fu_1308_p3(4),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(6)
    );
ram_reg_0_255_0_0_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \^p\(1),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      I5 => \^p\(2),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(0)
    );
ram_reg_0_255_0_0_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_39_fu_1308_p3(0),
      I2 => tmp_39_fu_1308_p3(1),
      I3 => \^p\(1),
      O => data2(1)
    );
ram_reg_0_255_0_0_i_111: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => ram_reg_0_255_0_0_i_34_0(0),
      I2 => ram_reg_0_255_0_0_i_34_0(1),
      I3 => \^p\(1),
      O => data4(1)
    );
ram_reg_0_255_0_0_i_114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_35__7\(0),
      I2 => \ram_reg_0_255_0_0_i_35__7\(1),
      I3 => \^p\(1),
      O => data7(1)
    );
ram_reg_0_255_0_0_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => \^p\(2),
      I2 => tmp_39_fu_1308_p3(0),
      I3 => \^p\(0),
      I4 => \^p\(1),
      I5 => tmp_39_fu_1308_p3(1),
      O => ram_reg_0_255_0_0_i_116_n_0
    );
ram_reg_0_255_0_0_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_0\
    );
\ram_reg_0_255_0_0_i_24__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_3\
    );
\ram_reg_0_255_0_0_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_6\
    );
\ram_reg_0_255_0_0_i_24__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_15\
    );
ram_reg_0_255_0_0_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_2\
    );
\ram_reg_0_255_0_0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_8\
    );
\ram_reg_0_255_0_0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_10\
    );
\ram_reg_0_255_0_0_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_11\
    );
\ram_reg_0_255_0_0_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(0),
      I1 => data4(0),
      I2 => data3(0),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_13\
    );
\ram_reg_0_255_0_0_i_28__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(1),
      I1 => \^p\(4),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => ram_reg_0_255_0_0_i_82_n_0,
      I4 => tmp_39_fu_1308_p3(2),
      I5 => tmp_39_fu_1308_p3(3),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(5)
    );
ram_reg_0_255_0_0_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address01,
      I4 => frame_address0120_out,
      I5 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0\
    );
\ram_reg_0_255_0_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_1_address013_out,
      I4 => frame_address01,
      I5 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_4\
    );
\ram_reg_0_255_0_0_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0116_out,
      I4 => frame_address0121_out,
      I5 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_5\
    );
\ram_reg_0_255_0_0_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_1_address01,
      I4 => frame_address0119_out,
      I5 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_16\
    );
ram_reg_0_255_0_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0118_out,
      I4 => frame_address0116_out,
      I5 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_1\
    );
\ram_reg_0_255_0_0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0117_out,
      I4 => frame_1_address01,
      I5 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_7\
    );
\ram_reg_0_255_0_0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0120_out,
      I4 => frame_1_address013_out,
      I5 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_9\
    );
\ram_reg_0_255_0_0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0121_out,
      I4 => frame_address0118_out,
      I5 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_14\
    );
ram_reg_0_255_0_0_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_82_n_0,
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(4)
    );
ram_reg_0_255_0_0_i_52: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_82_n_0,
      I1 => tmp_39_fu_1308_p3(1),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => \^p\(4),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(3)
    );
ram_reg_0_255_0_0_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => data2(1),
      I1 => data4(1),
      I2 => data3(1),
      I3 => frame_address0119_out,
      I4 => frame_address0117_out,
      I5 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_12\
    );
ram_reg_0_255_0_0_i_76: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_39_fu_1308_p3(0),
      O => data2(0)
    );
ram_reg_0_255_0_0_i_77: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => ram_reg_0_255_0_0_i_34_0(0),
      O => data4(0)
    );
ram_reg_0_255_0_0_i_80: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_35__7\(0),
      O => data7(0)
    );
ram_reg_0_255_0_0_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => ram_reg_0_255_0_0_i_116_n_0,
      I4 => \^p\(3),
      I5 => tmp_39_fu_1308_p3(3),
      O => ram_reg_0_255_0_0_i_82_n_0
    );
ram_reg_0_255_0_0_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_116_n_0,
      I1 => \^p\(3),
      I2 => tmp_39_fu_1308_p3(3),
      I3 => tmp_39_fu_1308_p3(0),
      I4 => \^p\(4),
      I5 => tmp_39_fu_1308_p3(4),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(2)
    );
ram_reg_0_255_0_0_i_98: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_116_n_0,
      I1 => tmp_39_fu_1308_p3(3),
      I2 => \^p\(3),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(1)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5) => \tmp_product_i_1__0_n_0\,
      A(4) => \tmp_product_i_2__0_n_0\,
      A(3) => \tmp_product_i_3__0_n_0\,
      A(2) => \tmp_product_i_4__0_n_0\,
      A(1) => \tmp_product_i_5__1_n_0\,
      A(0) => A(0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => \^p\(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_product_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(3),
      I5 => Q(5),
      O => \tmp_product_i_1__0_n_0\
    );
\tmp_product_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(4),
      O => \tmp_product_i_2__0_n_0\
    );
\tmp_product_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => Q(3),
      O => \tmp_product_i_3__0_n_0\
    );
\tmp_product_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      O => \tmp_product_i_4__0_n_0\
    );
\tmp_product_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \tmp_product_i_5__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_14 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_1\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_2\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_0\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_3\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_1\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_4\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_1\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_2\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_5\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_2\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_6\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_7\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_3\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_8\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_3\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_4\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_9\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_4\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_10\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_5\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_11\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_5\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_12\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_13\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_6\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_14\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_6\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_15\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_7\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_16\ : out STD_LOGIC;
    \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_7\ : out STD_LOGIC;
    data3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_255_0_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln35_1_reg_459_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0_255_0_0_0 : in STD_LOGIC;
    ram_reg_0_255_0_0_1 : in STD_LOGIC;
    ram_reg_0_255_0_0_2 : in STD_LOGIC;
    ram_reg_0_255_0_0_3 : in STD_LOGIC;
    ram_reg_0_255_0_0_4 : in STD_LOGIC;
    ram_reg_0_255_0_0_5 : in STD_LOGIC;
    ram_reg_0_255_0_0_6 : in STD_LOGIC;
    ram_reg_0_255_0_0_7 : in STD_LOGIC;
    ram_reg_0_255_0_0_8 : in STD_LOGIC;
    ram_reg_0_255_0_0_9 : in STD_LOGIC;
    ram_reg_0_255_0_0_10 : in STD_LOGIC;
    ram_reg_0_255_0_0_11 : in STD_LOGIC;
    ram_reg_0_255_0_0_12 : in STD_LOGIC;
    ram_reg_0_255_0_0_13 : in STD_LOGIC;
    ram_reg_0_255_0_0_14 : in STD_LOGIC;
    ram_reg_0_255_0_0_15 : in STD_LOGIC;
    ram_reg_0_255_0_0_16 : in STD_LOGIC;
    ram_reg_0_255_0_0_17 : in STD_LOGIC;
    frame_address01 : in STD_LOGIC;
    data7 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_1_address01 : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__2_0\ : in STD_LOGIC;
    frame_address0116_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_24__2_0\ : in STD_LOGIC;
    frame_address0117_out : in STD_LOGIC;
    frame_address0118_out : in STD_LOGIC;
    ram_reg_0_255_0_0_i_9_0 : in STD_LOGIC;
    frame_address0119_out : in STD_LOGIC;
    frame_address0121_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__5_0\ : in STD_LOGIC;
    frame_address0120_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__1_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_24__6_0\ : in STD_LOGIC;
    frame_1_address013_out : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__0_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_9__4_0\ : in STD_LOGIC;
    ram_reg_0_255_0_0_i_8_0 : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_255_0_0_i_8__0_0\ : in STD_LOGIC;
    tmp_39_fu_1308_p3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_0_255_0_0_i_9__3_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_255_0_0_i_8__1_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__2_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__3_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__4_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_8__7_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0_i_34__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_255_0_0_i_38__0_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_14 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_14 is
  signal \^p\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal data5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ram_reg_0_255_0_0_i_25__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_25__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_25__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_25__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_26__7_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_26_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_35__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_35__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_35__6_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_35__7_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_36__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_36__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_38__0_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_73_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_88_n_0 : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_97_n_0 : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_9\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \q0[7]_i_9__0\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \q0[7]_i_9__2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q0[7]_i_9__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \q0[7]_i_9__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \q0[7]_i_9__5\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_112 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_113 : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_13 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_13__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_13__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_14__2\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_14__4\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_14__6\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_16 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_16__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_16__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_17__2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_17__4\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_17__6\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_19 : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_19__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_19__2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_20__3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_20__5\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_20__6\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_50 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_58 : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_78 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_79 : label is "soft_lutpair70";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-11 {cell *THIS*}}";
begin
  P(4 downto 0) <= \^p\(4 downto 0);
\q0[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0118_out,
      I3 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_4\
    );
\q0[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"577FFFFF88000000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => ram_reg_0_255_0_0_i_88_n_0,
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(3),
      I5 => tmp_39_fu_1308_p3(4),
      O => data0(8)
    );
\q0[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address01,
      I3 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\
    );
\q0[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0116_out,
      I3 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_0\
    );
\q0[7]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_1_address01,
      I3 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_1\
    );
\q0[7]_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0117_out,
      I3 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_2\
    );
\q0[7]_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_1_address013_out,
      I3 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_3\
    );
\q0[7]_i_9__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0119_out,
      I3 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_5\
    );
\q0[7]_i_9__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0120_out,
      I3 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_6\
    );
\q0[7]_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(8),
      I1 => data1(4),
      I2 => frame_address0121_out,
      I3 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_7\
    );
ram_reg_0_255_0_0_i_112: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_34__2\(0),
      I2 => \ram_reg_0_255_0_0_i_34__2\(1),
      I3 => \^p\(1),
      O => data3(1)
    );
ram_reg_0_255_0_0_i_113: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_38__0_0\(0),
      I2 => \ram_reg_0_255_0_0_i_38__0_0\(1),
      I3 => \^p\(1),
      O => data5(1)
    );
ram_reg_0_255_0_0_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address01,
      I3 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0\
    );
\ram_reg_0_255_0_0_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0116_out,
      I3 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_2\
    );
\ram_reg_0_255_0_0_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_1_address01,
      I3 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_4\
    );
\ram_reg_0_255_0_0_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0117_out,
      I3 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_5\
    );
\ram_reg_0_255_0_0_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_1_address013_out,
      I3 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_8\
    );
\ram_reg_0_255_0_0_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0118_out,
      I3 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_9\
    );
\ram_reg_0_255_0_0_i_14__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0119_out,
      I3 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_11\
    );
\ram_reg_0_255_0_0_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0120_out,
      I3 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_14\
    );
\ram_reg_0_255_0_0_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(7),
      I1 => data1(3),
      I2 => frame_address0121_out,
      I3 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_16\
    );
ram_reg_0_255_0_0_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address01,
      I3 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0\
    );
\ram_reg_0_255_0_0_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0116_out,
      I3 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_0\
    );
\ram_reg_0_255_0_0_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_1_address01,
      I3 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_1\
    );
\ram_reg_0_255_0_0_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0117_out,
      I3 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_2\
    );
\ram_reg_0_255_0_0_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_1_address013_out,
      I3 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_3\
    );
\ram_reg_0_255_0_0_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0118_out,
      I3 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_4\
    );
\ram_reg_0_255_0_0_i_17__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0119_out,
      I3 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_5\
    );
\ram_reg_0_255_0_0_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0120_out,
      I3 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_6\
    );
\ram_reg_0_255_0_0_i_17__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(6),
      I1 => data1(2),
      I2 => frame_address0121_out,
      I3 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_7\
    );
ram_reg_0_255_0_0_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address01,
      I3 => frame_1_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_0\
    );
\ram_reg_0_255_0_0_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0116_out,
      I3 => frame_address01,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_1\
    );
\ram_reg_0_255_0_0_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_1_address01,
      I3 => frame_address0116_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_3\
    );
\ram_reg_0_255_0_0_i_19__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0117_out,
      I3 => frame_address0118_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_6\
    );
\ram_reg_0_255_0_0_i_20__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_1_address013_out,
      I3 => frame_address0117_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_7\
    );
\ram_reg_0_255_0_0_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0118_out,
      I3 => frame_1_address013_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_10\
    );
\ram_reg_0_255_0_0_i_20__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0119_out,
      I3 => frame_address0121_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_12\
    );
\ram_reg_0_255_0_0_i_20__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0120_out,
      I3 => frame_address0119_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_13\
    );
\ram_reg_0_255_0_0_i_20__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => data0(5),
      I1 => data1(1),
      I2 => frame_address0121_out,
      I3 => frame_address0120_out,
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_15\
    );
ram_reg_0_255_0_0_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_8_0,
      I1 => \ram_reg_0_255_0_0_i_35__4_n_0\,
      I2 => frame_address0116_out,
      I3 => frame_1_address01,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(1)
    );
\ram_reg_0_255_0_0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__0_0\,
      I1 => \ram_reg_0_255_0_0_i_35__6_n_0\,
      I2 => frame_1_address01,
      I3 => frame_address01,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(1)
    );
\ram_reg_0_255_0_0_i_23__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__4_0\,
      I1 => \ram_reg_0_255_0_0_i_35__7_n_0\,
      I2 => frame_address01,
      I3 => frame_address0116_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(1)
    );
\ram_reg_0_255_0_0_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__5_0\,
      I1 => \ram_reg_0_255_0_0_i_35__5_n_0\,
      I2 => frame_address0118_out,
      I3 => frame_address0117_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(1)
    );
\ram_reg_0_255_0_0_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__1_0\,
      I1 => \ram_reg_0_255_0_0_i_36__1_n_0\,
      I2 => frame_address0117_out,
      I3 => frame_1_address013_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(1)
    );
\ram_reg_0_255_0_0_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__2_0\,
      I1 => \ram_reg_0_255_0_0_i_38__0_n_0\,
      I2 => frame_address0119_out,
      I3 => frame_address0120_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(1)
    );
\ram_reg_0_255_0_0_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__3_0\,
      I1 => ram_reg_0_255_0_0_i_73_n_0,
      I2 => frame_address0120_out,
      I3 => frame_address0121_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(1)
    );
\ram_reg_0_255_0_0_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__6_0\,
      I1 => \ram_reg_0_255_0_0_i_36__3_n_0\,
      I2 => frame_1_address013_out,
      I3 => frame_address0118_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(1)
    );
\ram_reg_0_255_0_0_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0E00FE000E"
    )
        port map (
      I0 => \ram_reg_0_255_0_0_i_8__7_0\,
      I1 => \ram_reg_0_255_0_0_i_36__2_n_0\,
      I2 => frame_address0121_out,
      I3 => frame_address0119_out,
      I4 => data1(0),
      I5 => data0(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(1)
    );
\ram_reg_0_255_0_0_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0117_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_9_0,
      O => \ram_reg_0_255_0_0_i_25__4_n_0\
    );
\ram_reg_0_255_0_0_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0119_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_9__5_0\,
      O => \ram_reg_0_255_0_0_i_25__5_n_0\
    );
\ram_reg_0_255_0_0_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_1_address013_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_9__0_0\,
      O => \ram_reg_0_255_0_0_i_25__6_n_0\
    );
\ram_reg_0_255_0_0_i_25__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0118_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_9__4_0\,
      O => \ram_reg_0_255_0_0_i_25__7_n_0\
    );
ram_reg_0_255_0_0_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address01,
      I4 => frame_1_address01,
      O => ram_reg_0_255_0_0_i_26_n_0
    );
\ram_reg_0_255_0_0_i_26__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0116_out,
      I4 => frame_address01,
      O => \ram_reg_0_255_0_0_i_26__0_n_0\
    );
\ram_reg_0_255_0_0_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_1_address01,
      I4 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_26__1_n_0\
    );
\ram_reg_0_255_0_0_i_26__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0117_out,
      I4 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_26__2_n_0\
    );
\ram_reg_0_255_0_0_i_26__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address01,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_9__2_0\,
      O => \ram_reg_0_255_0_0_i_26__3_n_0\
    );
\ram_reg_0_255_0_0_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0116_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address01,
      I5 => \ram_reg_0_255_0_0_i_24__2_0\,
      O => \ram_reg_0_255_0_0_i_26__4_n_0\
    );
\ram_reg_0_255_0_0_i_26__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0120_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_9__1_0\,
      O => \ram_reg_0_255_0_0_i_26__5_n_0\
    );
\ram_reg_0_255_0_0_i_26__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_1_address01,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0116_out,
      I5 => \ram_reg_0_255_0_0_i_24__6_0\,
      O => \ram_reg_0_255_0_0_i_26__6_n_0\
    );
\ram_reg_0_255_0_0_i_26__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(0),
      I1 => frame_address0121_out,
      I2 => data7(0),
      I3 => data6(0),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_9__6_0\,
      O => \ram_reg_0_255_0_0_i_26__7_n_0\
    );
\ram_reg_0_255_0_0_i_27__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_1_address013_out,
      I4 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_27__2_n_0\
    );
\ram_reg_0_255_0_0_i_27__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0118_out,
      I4 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_27__3_n_0\
    );
\ram_reg_0_255_0_0_i_27__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0119_out,
      I4 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_27__4_n_0\
    );
\ram_reg_0_255_0_0_i_27__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0120_out,
      I4 => frame_address0119_out,
      O => \ram_reg_0_255_0_0_i_27__6_n_0\
    );
\ram_reg_0_255_0_0_i_27__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"665A6600"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \ram_reg_0_255_0_0_i_9__3_0\(0),
      I3 => frame_address0121_out,
      I4 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_27__7_n_0\
    );
\ram_reg_0_255_0_0_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0117_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0118_out,
      I5 => ram_reg_0_255_0_0_i_9_0,
      O => \ram_reg_0_255_0_0_i_35__4_n_0\
    );
\ram_reg_0_255_0_0_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0119_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0121_out,
      I5 => \ram_reg_0_255_0_0_i_9__5_0\,
      O => \ram_reg_0_255_0_0_i_35__5_n_0\
    );
\ram_reg_0_255_0_0_i_35__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_1_address013_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0117_out,
      I5 => \ram_reg_0_255_0_0_i_9__0_0\,
      O => \ram_reg_0_255_0_0_i_35__6_n_0\
    );
\ram_reg_0_255_0_0_i_35__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0118_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_1_address013_out,
      I5 => \ram_reg_0_255_0_0_i_9__4_0\,
      O => \ram_reg_0_255_0_0_i_35__7_n_0\
    );
\ram_reg_0_255_0_0_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0120_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0119_out,
      I5 => \ram_reg_0_255_0_0_i_9__1_0\,
      O => \ram_reg_0_255_0_0_i_36__1_n_0\
    );
\ram_reg_0_255_0_0_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_1_address01,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0116_out,
      I5 => \ram_reg_0_255_0_0_i_24__6_0\,
      O => \ram_reg_0_255_0_0_i_36__2_n_0\
    );
\ram_reg_0_255_0_0_i_36__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0121_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address0120_out,
      I5 => \ram_reg_0_255_0_0_i_9__6_0\,
      O => \ram_reg_0_255_0_0_i_36__3_n_0\
    );
\ram_reg_0_255_0_0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address01,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_1_address01,
      I5 => \ram_reg_0_255_0_0_i_9__2_0\,
      O => \ram_reg_0_255_0_0_i_38__0_n_0\
    );
ram_reg_0_255_0_0_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"157FFFFFEA800000"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(1),
      I1 => \^p\(4),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => ram_reg_0_255_0_0_i_88_n_0,
      I4 => tmp_39_fu_1308_p3(2),
      I5 => tmp_39_fu_1308_p3(3),
      O => data0(7)
    );
ram_reg_0_255_0_0_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"157FEA80"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_88_n_0,
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      O => data0(6)
    );
ram_reg_0_255_0_0_i_58: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9666"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_88_n_0,
      I1 => tmp_39_fu_1308_p3(1),
      I2 => tmp_39_fu_1308_p3(4),
      I3 => \^p\(4),
      O => data0(5)
    );
ram_reg_0_255_0_0_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_97_n_0,
      I1 => \^p\(3),
      I2 => tmp_39_fu_1308_p3(3),
      I3 => tmp_39_fu_1308_p3(0),
      I4 => \^p\(4),
      I5 => tmp_39_fu_1308_p3(4),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\(2)
    );
ram_reg_0_255_0_0_i_67: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => ram_reg_0_255_0_0_i_97_n_0,
      I1 => tmp_39_fu_1308_p3(3),
      I2 => \^p\(3),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\(1)
    );
ram_reg_0_255_0_0_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F880077F077FF880"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => \^p\(0),
      I2 => \^p\(1),
      I3 => tmp_39_fu_1308_p3(1),
      I4 => tmp_39_fu_1308_p3(2),
      I5 => \^p\(2),
      O => \tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\(0)
    );
ram_reg_0_255_0_0_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BB88B8B8"
    )
        port map (
      I0 => data5(1),
      I1 => frame_address0116_out,
      I2 => data7(1),
      I3 => data6(1),
      I4 => frame_address01,
      I5 => \ram_reg_0_255_0_0_i_24__2_0\,
      O => ram_reg_0_255_0_0_i_73_n_0
    );
ram_reg_0_255_0_0_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^p\(0),
      I1 => tmp_39_fu_1308_p3(0),
      I2 => tmp_39_fu_1308_p3(1),
      I3 => \^p\(1),
      O => data0(1)
    );
ram_reg_0_255_0_0_i_78: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_34__2\(0),
      O => data3(0)
    );
ram_reg_0_255_0_0_i_79: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(0),
      I1 => \ram_reg_0_255_0_0_i_38__0_0\(0),
      O => data5(0)
    );
ram_reg_0_255_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]\(1)
    );
ram_reg_0_255_0_0_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBE28BE282828"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(0),
      I1 => tmp_39_fu_1308_p3(4),
      I2 => \^p\(4),
      I3 => ram_reg_0_255_0_0_i_97_n_0,
      I4 => \^p\(3),
      I5 => tmp_39_fu_1308_p3(3),
      O => ram_reg_0_255_0_0_i_88_n_0
    );
\ram_reg_0_255_0_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_0\(1)
    );
\ram_reg_0_255_0_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_1\(1)
    );
\ram_reg_0_255_0_0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_2\(1)
    );
\ram_reg_0_255_0_0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => address0(1)
    );
\ram_reg_0_255_0_0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_6_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_3\(1)
    );
\ram_reg_0_255_0_0_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_4\(1)
    );
\ram_reg_0_255_0_0_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_3_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_5\(1)
    );
\ram_reg_0_255_0_0_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_address0(1),
      I1 => ram_reg_0_255_0_0(0),
      I2 => add_ln35_1_reg_459_pp0_iter8_reg(1),
      O => \ap_CS_fsm_reg[5]_6\(1)
    );
ram_reg_0_255_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_0,
      I1 => ram_reg_0_255_0_0_1,
      I2 => \ram_reg_0_255_0_0_i_25__4_n_0\,
      I3 => \ram_reg_0_255_0_0_i_26__1_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]\(0)
    );
ram_reg_0_255_0_0_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEE888E8888888"
    )
        port map (
      I0 => tmp_39_fu_1308_p3(2),
      I1 => \^p\(2),
      I2 => tmp_39_fu_1308_p3(0),
      I3 => \^p\(0),
      I4 => \^p\(1),
      I5 => tmp_39_fu_1308_p3(1),
      O => ram_reg_0_255_0_0_i_97_n_0
    );
\ram_reg_0_255_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_2,
      I1 => ram_reg_0_255_0_0_3,
      I2 => \ram_reg_0_255_0_0_i_25__6_n_0\,
      I3 => ram_reg_0_255_0_0_i_26_n_0,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_0\(0)
    );
\ram_reg_0_255_0_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_4,
      I1 => ram_reg_0_255_0_0_5,
      I2 => \ram_reg_0_255_0_0_i_26__5_n_0\,
      I3 => \ram_reg_0_255_0_0_i_27__2_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\ram_reg_0_255_0_0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_6,
      I1 => ram_reg_0_255_0_0_7,
      I2 => \ram_reg_0_255_0_0_i_26__3_n_0\,
      I3 => \ram_reg_0_255_0_0_i_27__6_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_2\(0)
    );
\ram_reg_0_255_0_0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_8,
      I1 => ram_reg_0_255_0_0_9,
      I2 => \ram_reg_0_255_0_0_i_26__4_n_0\,
      I3 => \ram_reg_0_255_0_0_i_27__7_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => address0(0)
    );
\ram_reg_0_255_0_0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_10,
      I1 => ram_reg_0_255_0_0_11,
      I2 => \ram_reg_0_255_0_0_i_25__7_n_0\,
      I3 => \ram_reg_0_255_0_0_i_26__0_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_3\(0)
    );
\ram_reg_0_255_0_0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_12,
      I1 => ram_reg_0_255_0_0_13,
      I2 => \ram_reg_0_255_0_0_i_25__5_n_0\,
      I3 => \ram_reg_0_255_0_0_i_26__2_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_4\(0)
    );
\ram_reg_0_255_0_0_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_14,
      I1 => ram_reg_0_255_0_0_15,
      I2 => \ram_reg_0_255_0_0_i_26__7_n_0\,
      I3 => \ram_reg_0_255_0_0_i_27__3_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_5\(0)
    );
\ram_reg_0_255_0_0_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF32FFFFFF320000"
    )
        port map (
      I0 => ram_reg_0_255_0_0_16,
      I1 => ram_reg_0_255_0_0_17,
      I2 => \ram_reg_0_255_0_0_i_26__6_n_0\,
      I3 => \ram_reg_0_255_0_0_i_27__4_n_0\,
      I4 => ram_reg_0_255_0_0(0),
      I5 => add_ln35_1_reg_459_pp0_iter8_reg(0),
      O => \ap_CS_fsm_reg[5]_6\(0)
    );
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => A(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => \^p\(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_33 is
  port (
    tmp_33_fu_319_p30 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \i_fu_94_reg[2]\ : out STD_LOGIC;
    \j_fu_90_reg[1]\ : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \tmp_product_i_1__2\ : in STD_LOGIC;
    \tmp_product_i_1__2_0\ : in STD_LOGIC;
    \tmp_product_i_1__2_1\ : in STD_LOGIC;
    \tmp_product_i_1__2_2\ : in STD_LOGIC;
    j_fu_90 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_33 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_33 is
  signal \^j_fu_90_reg[1]\ : STD_LOGIC;
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
  \j_fu_90_reg[1]\ <= \^j_fu_90_reg[1]\;
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => DSP_ALU_INST(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => tmp_33_fu_319_p30(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
tmp_product_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFDFFFFFFFFF"
    )
        port map (
      I0 => j_fu_90(1),
      I1 => j_fu_90(0),
      I2 => j_fu_90(4),
      I3 => j_fu_90(2),
      I4 => j_fu_90(3),
      I5 => j_fu_90(5),
      O => \^j_fu_90_reg[1]\
    );
tmp_product_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => \tmp_product_i_1__2\,
      I1 => \tmp_product_i_1__2_0\,
      I2 => \^j_fu_90_reg[1]\,
      I3 => \tmp_product_i_1__2_1\,
      I4 => \tmp_product_i_1__2_2\,
      O => \i_fu_94_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_34 is
  port (
    P : out STD_LOGIC_VECTOR ( 4 downto 0 );
    A : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_34 : entity is "sobel_hls_mul_6ns_8ns_13_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_34 is
  signal tmp_product_n_100 : STD_LOGIC;
  signal tmp_product_n_101 : STD_LOGIC;
  signal tmp_product_n_102 : STD_LOGIC;
  signal tmp_product_n_103 : STD_LOGIC;
  signal tmp_product_n_104 : STD_LOGIC;
  signal tmp_product_n_105 : STD_LOGIC;
  signal tmp_product_n_91 : STD_LOGIC;
  signal tmp_product_n_92 : STD_LOGIC;
  signal tmp_product_n_98 : STD_LOGIC;
  signal tmp_product_n_99 : STD_LOGIC;
  signal NLW_tmp_product_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_product_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_product_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_product_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_product_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 15 );
  signal NLW_tmp_product_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_product_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_product : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_product : label is "{SYNTH-13 {cell *THIS*}}";
begin
tmp_product: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 0,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => A(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_product_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_product_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_product_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_product_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_product_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_product_OVERFLOW_UNCONNECTED,
      P(47 downto 15) => NLW_tmp_product_P_UNCONNECTED(47 downto 15),
      P(14) => tmp_product_n_91,
      P(13) => tmp_product_n_92,
      P(12 downto 8) => P(4 downto 0),
      P(7) => tmp_product_n_98,
      P(6) => tmp_product_n_99,
      P(5) => tmp_product_n_100,
      P(4) => tmp_product_n_101,
      P(3) => tmp_product_n_102,
      P(2) => tmp_product_n_103,
      P(1) => tmp_product_n_104,
      P(0) => tmp_product_n_105,
      PATTERNBDETECT => NLW_tmp_product_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_product_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_product_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_product_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_product_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    output_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 20000;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/output_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2499;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => D(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => output_ce0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both is
  port (
    M_AXIS_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    CEA2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_TREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^m_axis_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[0]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[1]_INST_0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[2]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[3]_INST_0\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[4]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[5]_INST_0\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[6]_INST_0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \M_AXIS_TDATA[7]_INST_0\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[5]_i_1\ : label is "soft_lutpair135";
begin
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  M_AXIS_TREADY_int_regslice <= \^m_axis_tready_int_regslice\;
\B_V_data_1_payload_A[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^m_axis_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => M_AXIS_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => B_V_data_1_sel_rd_i_1_n_0
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_0,
      Q => B_V_data_1_sel_rd_reg_n_0,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^m_axis_tready_int_regslice\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter4,
      I3 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80AAAAAA80008000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => Q(0),
      I3 => \^m_axis_tready_int_regslice\,
      I4 => M_AXIS_TREADY,
      I5 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__1_n_0\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBFBFBFB"
    )
        port map (
      I0 => M_AXIS_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^m_axis_tready_int_regslice\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(0),
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^m_axis_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\M_AXIS_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(0)
    );
\M_AXIS_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(1)
    );
\M_AXIS_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(2)
    );
\M_AXIS_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(3)
    );
\M_AXIS_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(4)
    );
\M_AXIS_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(5)
    );
\M_AXIS_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(6)
    );
\M_AXIS_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_0,
      O => M_AXIS_TDATA(7)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(1),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => M_AXIS_TREADY,
      I3 => \^m_axis_tready_int_regslice\,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000FFFF70007000"
    )
        port map (
      I0 => \^m_axis_tready_int_regslice\,
      I1 => M_AXIS_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(1),
      I4 => \ap_CS_fsm_reg[8]\,
      I5 => Q(0),
      O => D(1)
    );
\select_ln56_reg_256[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^m_axis_tready_int_regslice\,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter4,
      O => CEA2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_8 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    S_AXIS_TVALID_int_regslice : out STD_LOGIC;
    indvar_flatten_fu_98 : out STD_LOGIC;
    ap_enable_reg_pp0_iter9_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_data_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_8 : entity is "sobel_hls_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_8 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_0\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^s_axis_tvalid_int_regslice\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \dividend0[5]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \indvar_flatten_fu_98[11]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8_i_1\ : label is "soft_lutpair147";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  S_AXIS_TVALID_int_regslice <= \^s_axis_tvalid_int_regslice\;
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => S_AXIS_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^s_axis_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => S_AXIS_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => Q(0),
      I3 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => S_AXIS_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_0\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_0\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA808888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^s_axis_tvalid_int_regslice\,
      I2 => \B_V_data_1_state_reg[1]_1\,
      I3 => Q(0),
      I4 => S_AXIS_TVALID,
      I5 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F4FFFF"
    )
        port map (
      I0 => S_AXIS_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => Q(0),
      I3 => \B_V_data_1_state_reg[1]_1\,
      I4 => \^s_axis_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^s_axis_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\dividend0[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => \B_V_data_1_state_reg[1]_1\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\i_fu_94[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => ap_loop_init_int,
      I2 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      O => \B_V_data_1_state_reg[0]_0\
    );
\indvar_flatten_fu_98[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^s_axis_tvalid_int_regslice\,
      I1 => \B_V_data_1_state_reg[1]_1\,
      O => indvar_flatten_fu_98
    );
\ram_reg_0_255_0_0_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter9,
      I2 => Q(0),
      O => ap_enable_reg_pp0_iter9_reg
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(0)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(1)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(2)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(3)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(4)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(5)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(6)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_data_out(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ is
  port (
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    write_output_last_reg_277_pp0_iter3_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ : entity is "sobel_hls_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \M_AXIS_TLAST[0]_INST_0\ : label is "soft_lutpair141";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => write_output_last_reg_277_pp0_iter3_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_0\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_0\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => write_output_last_reg_277_pp0_iter3_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => \B_V_data_1_state_reg_n_0_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_0\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_0\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_0_[0]\,
      I1 => M_AXIS_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => Q(0),
      I2 => M_AXIS_TREADY_int_regslice,
      I3 => \B_V_data_1_state_reg_n_0_[1]\,
      I4 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_0
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_0,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_0_[1]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => M_AXIS_TREADY,
      I4 => \B_V_data_1_state_reg_n_0_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFBFBFBFBFBFB"
    )
        port map (
      I0 => M_AXIS_TREADY,
      I1 => \B_V_data_1_state_reg_n_0_[0]\,
      I2 => \B_V_data_1_state_reg_n_0_[1]\,
      I3 => ap_enable_reg_pp0_iter4,
      I4 => Q(0),
      I5 => M_AXIS_TREADY_int_regslice,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \B_V_data_1_state_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\M_AXIS_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => M_AXIS_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1 is
  port (
    grp_fu_742_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_76_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1 is
begin
\tmp_45_reg_2224[3]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(2),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(2),
      O => grp_fu_742_p9(2)
    );
\tmp_45_reg_2224[3]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(7),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(7),
      O => grp_fu_742_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(3),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(3),
      O => grp_fu_742_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(0),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(0),
      O => grp_fu_742_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(1),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(1),
      O => grp_fu_742_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(6),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(6),
      O => grp_fu_742_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(5),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(5),
      O => grp_fu_742_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(4),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(4),
      O => grp_fu_742_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_15 is
  port (
    grp_fu_761_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_76_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_15 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_15 is
begin
\tmp_45_reg_2224[3]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(2),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(2),
      O => grp_fu_761_p9(2)
    );
\tmp_45_reg_2224[3]_i_82\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(7),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(7),
      O => grp_fu_761_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(3),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(3),
      O => grp_fu_761_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(0),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(0),
      O => grp_fu_761_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(1),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(1),
      O => grp_fu_761_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(6),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(6),
      O => grp_fu_761_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(5),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(5),
      O => grp_fu_761_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(4),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(4),
      O => grp_fu_761_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_16 is
  port (
    grp_fu_780_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_76_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_16 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_16 is
begin
\tmp_45_reg_2224[3]_i_119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(2),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(2),
      O => grp_fu_780_p9(2)
    );
\tmp_45_reg_2224[3]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(7),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(7),
      O => grp_fu_780_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(3),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(3),
      O => grp_fu_780_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(0),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(0),
      O => grp_fu_780_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(1),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(1),
      O => grp_fu_780_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(6),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(6),
      O => grp_fu_780_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(5),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(5),
      O => grp_fu_780_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_76\(4),
      I1 => \tmp_45_reg_2224[3]_i_76_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_76_1\(4),
      O => grp_fu_780_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_21 is
  port (
    tmp_4_fu_1381_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_761_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_742_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_780_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_21 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_21 is
begin
\tmp_45_reg_2224[3]_i_76\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(7),
      I1 => grp_fu_742_p9(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(7),
      O => tmp_4_fu_1381_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(3),
      I1 => grp_fu_742_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(3),
      O => tmp_4_fu_1381_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(4),
      I1 => grp_fu_742_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(4),
      O => tmp_4_fu_1381_p9(4)
    );
\trunc_ln51_reg_2229[7]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(1),
      I1 => grp_fu_742_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(1),
      O => tmp_4_fu_1381_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_129\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(2),
      I1 => grp_fu_742_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(2),
      O => tmp_4_fu_1381_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(0),
      I1 => grp_fu_742_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(0),
      O => tmp_4_fu_1381_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(5),
      I1 => grp_fu_742_p9(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(5),
      O => tmp_4_fu_1381_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_761_p9(6),
      I1 => grp_fu_742_p9(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(6),
      O => tmp_4_fu_1381_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_22 is
  port (
    tmp_8_fu_1404_p9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_818_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_799_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_837_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_22 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_22 is
begin
\tmp_45_reg_2224[3]_i_124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_818_p9(1),
      I1 => grp_fu_799_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(1),
      O => tmp_8_fu_1404_p9(1)
    );
\tmp_45_reg_2224[3]_i_125\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_818_p9(0),
      I1 => grp_fu_799_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(0),
      O => tmp_8_fu_1404_p9(0)
    );
\tmp_45_reg_2224[3]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_818_p9(4),
      I1 => grp_fu_799_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(4),
      O => tmp_8_fu_1404_p9(4)
    );
\tmp_45_reg_2224[3]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_818_p9(3),
      I1 => grp_fu_799_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(3),
      O => tmp_8_fu_1404_p9(3)
    );
\tmp_45_reg_2224[3]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_818_p9(2),
      I1 => grp_fu_799_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(2),
      O => tmp_8_fu_1404_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_23 is
  port (
    tmp_11_fu_1427_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_875_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_856_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_894_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_23 : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_23 is
begin
\tmp_45_reg_2224[3]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(7),
      I1 => grp_fu_856_p9(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(7),
      O => tmp_11_fu_1427_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_102\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(3),
      I1 => grp_fu_856_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(3),
      O => tmp_11_fu_1427_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(4),
      I1 => grp_fu_856_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(4),
      O => tmp_11_fu_1427_p9(4)
    );
\trunc_ln51_reg_2229[7]_i_128\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(1),
      I1 => grp_fu_856_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(1),
      O => tmp_11_fu_1427_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(2),
      I1 => grp_fu_856_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(2),
      O => tmp_11_fu_1427_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(0),
      I1 => grp_fu_856_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(0),
      O => tmp_11_fu_1427_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(5),
      I1 => grp_fu_856_p9(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(5),
      O => tmp_11_fu_1427_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0ACF0AC0"
    )
        port map (
      I0 => grp_fu_875_p9(6),
      I1 => grp_fu_856_p9(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(6),
      O => tmp_11_fu_1427_p9(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ is
  port (
    grp_fu_799_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_47_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\ is
begin
\tmp_45_reg_2224[3]_i_100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(4),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(4),
      O => grp_fu_799_p9(4)
    );
\tmp_45_reg_2224[3]_i_104\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(3),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(3),
      O => grp_fu_799_p9(3)
    );
\tmp_45_reg_2224[3]_i_108\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(2),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(2),
      O => grp_fu_799_p9(2)
    );
\tmp_45_reg_2224[3]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(1),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(1),
      O => grp_fu_799_p9(1)
    );
\tmp_45_reg_2224[3]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(0),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(0),
      O => grp_fu_799_p9(0)
    );
\tmp_45_reg_2224[3]_i_87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(7),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(7),
      O => grp_fu_799_p9(7)
    );
\tmp_45_reg_2224[3]_i_93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(6),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(6),
      O => grp_fu_799_p9(6)
    );
\tmp_45_reg_2224[3]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(5),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(5),
      O => grp_fu_799_p9(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_17\ is
  port (
    grp_fu_818_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_47_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_17\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_17\ is
begin
\tmp_45_reg_2224[3]_i_103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(3),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(3),
      O => grp_fu_818_p9(3)
    );
\tmp_45_reg_2224[3]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(2),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(2),
      O => grp_fu_818_p9(2)
    );
\tmp_45_reg_2224[3]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(1),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(1),
      O => grp_fu_818_p9(1)
    );
\tmp_45_reg_2224[3]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(0),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(0),
      O => grp_fu_818_p9(0)
    );
\tmp_45_reg_2224[3]_i_86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(7),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(7),
      O => grp_fu_818_p9(7)
    );
\tmp_45_reg_2224[3]_i_92\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(6),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(6),
      O => grp_fu_818_p9(6)
    );
\tmp_45_reg_2224[3]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(5),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(5),
      O => grp_fu_818_p9(5)
    );
\tmp_45_reg_2224[3]_i_99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(4),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(4),
      O => grp_fu_818_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_18\ is
  port (
    grp_fu_837_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_47_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_47_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_18\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_18\ is
begin
\tmp_45_reg_2224[3]_i_101\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(4),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(4),
      O => grp_fu_837_p9(4)
    );
\tmp_45_reg_2224[3]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(3),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(3),
      O => grp_fu_837_p9(3)
    );
\tmp_45_reg_2224[3]_i_109\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(2),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(2),
      O => grp_fu_837_p9(2)
    );
\tmp_45_reg_2224[3]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(1),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(1),
      O => grp_fu_837_p9(1)
    );
\tmp_45_reg_2224[3]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(0),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(0),
      O => grp_fu_837_p9(0)
    );
\tmp_45_reg_2224[3]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(7),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(7),
      O => grp_fu_837_p9(7)
    );
\tmp_45_reg_2224[3]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(6),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(6),
      O => grp_fu_837_p9(6)
    );
\tmp_45_reg_2224[3]_i_97\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_47\(5),
      I1 => \tmp_45_reg_2224[3]_i_47_0\(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => \tmp_45_reg_2224[3]_i_47_1\(5),
      O => grp_fu_837_p9(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_24\ is
  port (
    tmp_15_fu_1450_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_761_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_742_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_780_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_24\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_24\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_24\ is
begin
\tmp_45_reg_2224[3]_i_44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(7),
      I1 => grp_fu_742_p9(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(7),
      O => tmp_15_fu_1450_p9(7)
    );
\tmp_45_reg_2224[3]_i_75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(6),
      I1 => grp_fu_742_p9(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(6),
      O => tmp_15_fu_1450_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(1),
      I1 => grp_fu_742_p9(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(1),
      O => tmp_15_fu_1450_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(2),
      I1 => grp_fu_742_p9(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(2),
      O => tmp_15_fu_1450_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_133\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(5),
      I1 => grp_fu_742_p9(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(5),
      O => tmp_15_fu_1450_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(0),
      I1 => grp_fu_742_p9(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(0),
      O => tmp_15_fu_1450_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(3),
      I1 => grp_fu_742_p9(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(3),
      O => tmp_15_fu_1450_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_761_p9(4),
      I1 => grp_fu_742_p9(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_780_p9(4),
      O => tmp_15_fu_1450_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_25\ is
  port (
    tmp_19_fu_1473_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_875_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_856_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_894_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_25\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_25\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_25\ is
begin
\tmp_45_reg_2224[3]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(7),
      I1 => grp_fu_856_p9(7),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(7),
      O => tmp_19_fu_1473_p9(7)
    );
\tmp_45_reg_2224[3]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(6),
      I1 => grp_fu_856_p9(6),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(6),
      O => tmp_19_fu_1473_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(1),
      I1 => grp_fu_856_p9(1),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(1),
      O => tmp_19_fu_1473_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(2),
      I1 => grp_fu_856_p9(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(2),
      O => tmp_19_fu_1473_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_131\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(5),
      I1 => grp_fu_856_p9(5),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(5),
      O => tmp_19_fu_1473_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(0),
      I1 => grp_fu_856_p9(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(0),
      O => tmp_19_fu_1473_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(4),
      I1 => grp_fu_856_p9(4),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(4),
      O => tmp_19_fu_1473_p9(4)
    );
\trunc_ln51_reg_2229[7]_i_78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0AFC0A0C"
    )
        port map (
      I0 => grp_fu_875_p9(3),
      I1 => grp_fu_856_p9(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_fu_894_p9(3),
      O => tmp_19_fu_1473_p9(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ is
  port (
    grp_fu_856_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_78_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\ is
begin
\tmp_45_reg_2224[3]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(2),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(2),
      O => grp_fu_856_p9(2)
    );
\tmp_45_reg_2224[3]_i_80\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(7),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(7),
      O => grp_fu_856_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_106\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(3),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(3),
      O => grp_fu_856_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(0),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(0),
      O => grp_fu_856_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(1),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(1),
      O => grp_fu_856_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(6),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(6),
      O => grp_fu_856_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_89\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(5),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(5),
      O => grp_fu_856_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_95\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(4),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(4),
      O => grp_fu_856_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_19\ is
  port (
    grp_fu_875_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_78_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_19\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_19\ is
begin
\tmp_45_reg_2224[3]_i_114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(2),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(2),
      O => grp_fu_875_p9(2)
    );
\tmp_45_reg_2224[3]_i_79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(7),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(7),
      O => grp_fu_875_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_105\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(3),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(3),
      O => grp_fu_875_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(0),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(0),
      O => grp_fu_875_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(1),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(1),
      O => grp_fu_875_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(6),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(6),
      O => grp_fu_875_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_88\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(5),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(5),
      O => grp_fu_875_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(4),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(4),
      O => grp_fu_875_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_20\ is
  port (
    grp_fu_894_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_78_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \tmp_45_reg_2224[3]_i_78_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_20\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_20\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_20\ is
begin
\tmp_45_reg_2224[3]_i_116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(2),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(2),
      O => grp_fu_894_p9(2)
    );
\tmp_45_reg_2224[3]_i_81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(7),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(7),
      O => grp_fu_894_p9(7)
    );
\trunc_ln51_reg_2229[7]_i_107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(3),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(3),
      O => grp_fu_894_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(0),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(0),
      O => grp_fu_894_p9(0)
    );
\trunc_ln51_reg_2229[7]_i_123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(1),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(1),
      O => grp_fu_894_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(6),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(6),
      O => grp_fu_894_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(5),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(5),
      O => grp_fu_894_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_96\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_78\(4),
      I1 => \tmp_45_reg_2224[3]_i_78_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => \tmp_45_reg_2224[3]_i_78_1\(4),
      O => grp_fu_894_p9(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_26\ is
  port (
    tmp_23_fu_1496_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_761_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_742_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_780_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_26\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_26\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_26\ is
begin
\tmp_45_reg_2224[3]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(7),
      I1 => grp_fu_742_p9(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(7),
      O => tmp_23_fu_1496_p9(7)
    );
\tmp_45_reg_2224[3]_i_60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(2),
      I1 => grp_fu_742_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(2),
      O => tmp_23_fu_1496_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(6),
      I1 => grp_fu_742_p9(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(6),
      O => tmp_23_fu_1496_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(5),
      I1 => grp_fu_742_p9(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(5),
      O => tmp_23_fu_1496_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(4),
      I1 => grp_fu_742_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(4),
      O => tmp_23_fu_1496_p9(4)
    );
\trunc_ln51_reg_2229[7]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(3),
      I1 => grp_fu_742_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(3),
      O => tmp_23_fu_1496_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(1),
      I1 => grp_fu_742_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(1),
      O => tmp_23_fu_1496_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_761_p9(0),
      I1 => grp_fu_742_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_780_p9(0),
      O => tmp_23_fu_1496_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_27\ is
  port (
    tmp_27_fu_1551_p9 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_818_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_fu_799_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_837_p9 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_27\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_27\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_27\ is
begin
\tmp_45_reg_2224[3]_i_126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_818_p9(0),
      I1 => grp_fu_799_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(0),
      O => tmp_27_fu_1551_p9(0)
    );
\tmp_45_reg_2224[3]_i_127\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_818_p9(1),
      I1 => grp_fu_799_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(1),
      O => tmp_27_fu_1551_p9(1)
    );
\tmp_45_reg_2224[3]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_818_p9(4),
      I1 => grp_fu_799_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(4),
      O => tmp_27_fu_1551_p9(4)
    );
\tmp_45_reg_2224[3]_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_818_p9(3),
      I1 => grp_fu_799_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(3),
      O => tmp_27_fu_1551_p9(3)
    );
\tmp_45_reg_2224[3]_i_91\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_818_p9(2),
      I1 => grp_fu_799_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_837_p9(2),
      O => tmp_27_fu_1551_p9(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_28\ is
  port (
    tmp_31_fu_1612_p9 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_875_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_fu_856_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_894_p9 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_28\ : entity is "sobel_hls_sparsemux_7_2_8_1_1";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_28\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_28\ is
begin
\tmp_45_reg_2224[3]_i_52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(7),
      I1 => grp_fu_856_p9(7),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(7),
      O => tmp_31_fu_1612_p9(7)
    );
\tmp_45_reg_2224[3]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(2),
      I1 => grp_fu_856_p9(2),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(2),
      O => tmp_31_fu_1612_p9(2)
    );
\trunc_ln51_reg_2229[7]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(6),
      I1 => grp_fu_856_p9(6),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(6),
      O => tmp_31_fu_1612_p9(6)
    );
\trunc_ln51_reg_2229[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(5),
      I1 => grp_fu_856_p9(5),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(5),
      O => tmp_31_fu_1612_p9(5)
    );
\trunc_ln51_reg_2229[7]_i_46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(4),
      I1 => grp_fu_856_p9(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(4),
      O => tmp_31_fu_1612_p9(4)
    );
\trunc_ln51_reg_2229[7]_i_51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(3),
      I1 => grp_fu_856_p9(3),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(3),
      O => tmp_31_fu_1612_p9(3)
    );
\trunc_ln51_reg_2229[7]_i_58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(1),
      I1 => grp_fu_856_p9(1),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(1),
      O => tmp_31_fu_1612_p9(1)
    );
\trunc_ln51_reg_2229[7]_i_70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CFA0C0A"
    )
        port map (
      I0 => grp_fu_875_p9(0),
      I1 => grp_fu_856_p9(0),
      I2 => Q(0),
      I3 => Q(1),
      I4 => grp_fu_894_p9(0),
      O => tmp_31_fu_1612_p9(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider is
  port (
    \loop[4].remd_tmp_reg[5][4]_0\ : out STD_LOGIC;
    \loop[4].remd_tmp_reg[5][3]_0\ : out STD_LOGIC;
    select_ln40_reg_1802_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider is
  signal \loop[0].dividend_tmp_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1__0\ : label is "soft_lutpair95";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl3 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1__0\ : label is "soft_lutpair94";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl4 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1__0\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1__0\ : label is "soft_lutpair91";
begin
\loop[0].dividend_tmp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter1_reg(3),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][4]\,
      R => '0'
    );
\loop[0].dividend_tmp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter1_reg(4),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter1_reg(5),
      Q => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].dividend_tmp_reg_n_0_[1][4]\,
      Q => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][0]_i_1__0_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][1]_i_1__0_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][0]_i_1__0_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][1]_i_1__0_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][0]_i_1__0_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][1]_i_1__0_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][2]_i_1__0_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][0]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][1]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][2]_i_1__0_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1__0_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1__0_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][0]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][1]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][2]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][3]_i_1__0_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][1]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][2]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][3]_i_1__0_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][4]_i_1__0_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][0]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][1]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][2]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][3]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][4]_i_1__0_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      R => '0'
    );
\remd_reg[0]_srl2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      I1 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[4].remd_tmp_reg[5][4]_0\
    );
\remd_reg[1]_srl2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I5 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      O => \loop[4].remd_tmp_reg[5][3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_30 is
  port (
    \loop[4].remd_tmp_reg[5][4]_0\ : out STD_LOGIC;
    \loop[4].remd_tmp_reg[5][3]_0\ : out STD_LOGIC;
    select_ln40_2_reg_1810_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_30 : entity is "sobel_hls_urem_6ns_3ns_2_10_1_divider";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_30 is
  signal \loop[0].dividend_tmp_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][4]\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1\ : label is "soft_lutpair89";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl3 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair88";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl4 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair85";
begin
\loop[0].dividend_tmp_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter1_reg(3),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][4]\,
      R => '0'
    );
\loop[0].dividend_tmp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter1_reg(4),
      Q => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter1_reg(5),
      Q => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[0].dividend_tmp_reg_n_0_[1][4]\,
      Q => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][0]_i_1_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg_n_0_[1][0]\,
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][1]_i_1_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][0]_i_1_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].remd_tmp[2][1]_i_1_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[1].dividend_tmp_reg[2][4]_srl2_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][0]_i_1_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg_n_0_[2][5]\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][0]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[2].dividend_tmp_reg[3][4]_srl3_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][0]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[3].dividend_tmp_reg[4][4]_srl4_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][0]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      R => '0'
    );
\remd_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      I1 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[4].remd_tmp_reg[5][4]_0\
    );
\remd_reg[1]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I5 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      O => \loop[4].remd_tmp_reg[5][3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_37 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_37 : entity is "sobel_hls_urem_6ns_3ns_2_10_1_divider";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_37 is
  signal \dividend_tmp_reg[0][4]_srl2_n_0\ : STD_LOGIC;
  signal \dividend_tmp_reg[0][5]_srl2_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][5]__0_n_0\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1][0]__0_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][5]__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1__2_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1__0_n_0\ : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \dividend_tmp_reg[0][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name : string;
  attribute srl_name of \dividend_tmp_reg[0][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][4]_srl2 ";
  attribute srl_bus_name of \dividend_tmp_reg[0][5]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0] ";
  attribute srl_name of \dividend_tmp_reg[0][5]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/dividend_tmp_reg[0][5]_srl2 ";
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name of \loop[0].dividend_tmp_reg[1][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl3 ";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1__2\ : label is "soft_lutpair27";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl5 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair26";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U5/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl6 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1__2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair23";
begin
\dividend_tmp_reg[0][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(4),
      Q => \dividend_tmp_reg[0][4]_srl2_n_0\
    );
\dividend_tmp_reg[0][5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(5),
      Q => \dividend_tmp_reg[0][5]_srl2_n_0\
    );
\loop[0].dividend_tmp_reg[1][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(3),
      Q => \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\
    );
\loop[0].dividend_tmp_reg[1][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \dividend_tmp_reg[0][4]_srl2_n_0\,
      Q => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \dividend_tmp_reg[0][5]_srl2_n_0\,
      Q => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[0].dividend_tmp_reg[1][4]_srl3_n_0\,
      Q => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][0]_i_1__2_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1][0]__0_n_0\,
      I1 => \loop[0].dividend_tmp_reg[1][5]__0_n_0\,
      O => \loop[1].remd_tmp[2][1]_i_1__2_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][0]_i_1__2_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][1]_i_1__2_n_0\,
      Q => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].dividend_tmp_reg[2][4]_srl4_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][0]_i_1__2_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg_n_0_[2][1]\,
      I1 => \loop[1].remd_tmp_reg_n_0_[2][0]\,
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][0]_i_1__2_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => A(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].dividend_tmp_reg[3][4]_srl5_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1__2_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg_n_0_[3][0]\,
      I2 => \loop[2].remd_tmp_reg_n_0_[3][1]\,
      I3 => \loop[2].remd_tmp_reg_n_0_[3][2]\,
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][0]_i_1__2_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].dividend_tmp_reg[4][4]_srl6_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I3 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1__2_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg_n_0_[4][2]\,
      I1 => \loop[3].remd_tmp_reg_n_0_[4][1]\,
      I2 => \loop[3].remd_tmp_reg_n_0_[4][0]\,
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg_n_0_[4][3]\,
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][0]_i_1__2_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      I1 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[5].remd_tmp[6][0]_i_1__0_n_0\
    );
\loop[5].remd_tmp[6][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg_n_0_[5][3]\,
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg_n_0_[5][0]\,
      I3 => \loop[4].remd_tmp_reg_n_0_[5][1]\,
      I4 => \loop[4].remd_tmp_reg_n_0_[5][2]\,
      I5 => \loop[4].remd_tmp_reg_n_0_[5][4]\,
      O => \loop[5].remd_tmp[6][1]_i_1__0_n_0\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[5].remd_tmp[6][0]_i_1__0_n_0\,
      Q => Q(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[5].remd_tmp[6][1]_i_1__0_n_0\,
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_38 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    dividend0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_38 : entity is "sobel_hls_urem_6ns_3ns_2_10_1_divider";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_38 is
  signal \dividend_tmp_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg[1][4]_srl2_n_0\ : STD_LOGIC;
  signal \loop[0].dividend_tmp_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \loop[0].remd_tmp_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \loop[1].dividend_tmp_reg[2][4]_srl3_n_0\ : STD_LOGIC;
  signal \loop[1].dividend_tmp_reg[2][5]__0_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp[2][1]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[1].remd_tmp_reg[2]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \loop[2].dividend_tmp_reg[3][4]_srl4_n_0\ : STD_LOGIC;
  signal \loop[2].dividend_tmp_reg[3][5]__0_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[2].remd_tmp_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \loop[3].dividend_tmp_reg[4][4]_srl5_n_0\ : STD_LOGIC;
  signal \loop[3].dividend_tmp_reg[4][5]__0_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[3].remd_tmp_reg[4]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \loop[4].dividend_tmp_reg[5][5]__0_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][0]_i_1__1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \loop[4].remd_tmp_reg[5]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \loop[5].remd_tmp[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \loop[5].remd_tmp[6][1]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in0 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \loop[0].dividend_tmp_reg[1][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1] ";
  attribute srl_name : string;
  attribute srl_name of \loop[0].dividend_tmp_reg[1][4]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[0].dividend_tmp_reg[1][4]_srl2 ";
  attribute srl_bus_name of \loop[1].dividend_tmp_reg[2][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2] ";
  attribute srl_name of \loop[1].dividend_tmp_reg[2][4]_srl3\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[1].dividend_tmp_reg[2][4]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][0]_i_1__1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \loop[1].remd_tmp[2][1]_i_1__1\ : label is "soft_lutpair20";
  attribute srl_bus_name of \loop[2].dividend_tmp_reg[3][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3] ";
  attribute srl_name of \loop[2].dividend_tmp_reg[3][4]_srl4\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[2].dividend_tmp_reg[3][4]_srl4 ";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][0]_i_1__1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \loop[2].remd_tmp[3][1]_i_1\ : label is "soft_lutpair19";
  attribute srl_bus_name of \loop[3].dividend_tmp_reg[4][4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4] ";
  attribute srl_name of \loop[3].dividend_tmp_reg[4][4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/urem_6ns_3ns_2_10_1_U3/sobel_hls_urem_6ns_3ns_2_10_1_divider_u/loop[3].dividend_tmp_reg[4][4]_srl5 ";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][0]_i_1__1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][2]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \loop[3].remd_tmp[4][3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][0]_i_1__1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \loop[4].remd_tmp[5][4]_i_1\ : label is "soft_lutpair16";
begin
\dividend_tmp_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => dividend0(4),
      Q => \dividend_tmp_reg_n_0_[0][4]\,
      R => '0'
    );
\dividend_tmp_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => dividend0(5),
      Q => p_1_in0,
      R => '0'
    );
\loop[0].dividend_tmp_reg[1][4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => dividend0(3),
      Q => \loop[0].dividend_tmp_reg[1][4]_srl2_n_0\
    );
\loop[0].dividend_tmp_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \dividend_tmp_reg_n_0_[0][4]\,
      Q => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      R => '0'
    );
\loop[0].remd_tmp_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in0,
      Q => \loop[0].remd_tmp_reg[1]\(0),
      R => '0'
    );
\loop[1].dividend_tmp_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => dividend0(2),
      Q => \loop[1].dividend_tmp_reg[2][4]_srl3_n_0\
    );
\loop[1].dividend_tmp_reg[2][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[0].dividend_tmp_reg[1][4]_srl2_n_0\,
      Q => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      R => '0'
    );
\loop[1].remd_tmp[2][0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]\(0),
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][0]_i_1__1_n_0\
    );
\loop[1].remd_tmp[2][1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \loop[0].remd_tmp_reg[1]\(0),
      I1 => \loop[0].dividend_tmp_reg_n_0_[1][5]\,
      O => \loop[1].remd_tmp[2][1]_i_1__1_n_0\
    );
\loop[1].remd_tmp_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][0]_i_1__1_n_0\,
      Q => \loop[1].remd_tmp_reg[2]\(0),
      R => '0'
    );
\loop[1].remd_tmp_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].remd_tmp[2][1]_i_1__1_n_0\,
      Q => \loop[1].remd_tmp_reg[2]\(1),
      R => '0'
    );
\loop[2].dividend_tmp_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => dividend0(1),
      Q => \loop[2].dividend_tmp_reg[3][4]_srl4_n_0\
    );
\loop[2].dividend_tmp_reg[3][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[1].dividend_tmp_reg[2][4]_srl3_n_0\,
      Q => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      R => '0'
    );
\loop[2].remd_tmp[3][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]\(0),
      I1 => \loop[1].remd_tmp_reg[2]\(1),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][0]_i_1__1_n_0\
    );
\loop[2].remd_tmp[3][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]\(1),
      I1 => \loop[1].remd_tmp_reg[2]\(0),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][1]_i_1_n_0\
    );
\loop[2].remd_tmp[3][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \loop[1].remd_tmp_reg[2]\(1),
      I1 => \loop[1].remd_tmp_reg[2]\(0),
      I2 => \loop[1].dividend_tmp_reg[2][5]__0_n_0\,
      O => \loop[2].remd_tmp[3][2]_i_1_n_0\
    );
\loop[2].remd_tmp_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][0]_i_1__1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]\(0),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][1]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]\(1),
      R => '0'
    );
\loop[2].remd_tmp_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].remd_tmp[3][2]_i_1_n_0\,
      Q => \loop[2].remd_tmp_reg[3]\(2),
      R => '0'
    );
\loop[3].dividend_tmp_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => dividend0(0),
      Q => \loop[3].dividend_tmp_reg[4][4]_srl5_n_0\
    );
\loop[3].dividend_tmp_reg[4][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[2].dividend_tmp_reg[3][4]_srl4_n_0\,
      Q => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      R => '0'
    );
\loop[3].remd_tmp[4][0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01EE"
    )
        port map (
      I0 => \loop[2].remd_tmp_reg[3]\(2),
      I1 => \loop[2].remd_tmp_reg[3]\(1),
      I2 => \loop[2].remd_tmp_reg[3]\(0),
      I3 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      O => \loop[3].remd_tmp[4][0]_i_1__1_n_0\
    );
\loop[3].remd_tmp[4][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6664"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]\(0),
      I2 => \loop[2].remd_tmp_reg[3]\(1),
      I3 => \loop[2].remd_tmp_reg[3]\(2),
      O => \loop[3].remd_tmp[4][1]_i_1_n_0\
    );
\loop[3].remd_tmp[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8780"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]\(0),
      I2 => \loop[2].remd_tmp_reg[3]\(1),
      I3 => \loop[2].remd_tmp_reg[3]\(2),
      O => \loop[3].remd_tmp[4][2]_i_1_n_0\
    );
\loop[3].remd_tmp[4][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F800"
    )
        port map (
      I0 => \loop[2].dividend_tmp_reg[3][5]__0_n_0\,
      I1 => \loop[2].remd_tmp_reg[3]\(0),
      I2 => \loop[2].remd_tmp_reg[3]\(1),
      I3 => \loop[2].remd_tmp_reg[3]\(2),
      O => \loop[3].remd_tmp[4][3]_i_1_n_0\
    );
\loop[3].remd_tmp_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][0]_i_1__1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]\(0),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][1]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]\(1),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][2]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]\(2),
      R => '0'
    );
\loop[3].remd_tmp_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].remd_tmp[4][3]_i_1_n_0\,
      Q => \loop[3].remd_tmp_reg[4]\(3),
      R => '0'
    );
\loop[4].dividend_tmp_reg[5][5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[3].dividend_tmp_reg[4][4]_srl5_n_0\,
      Q => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      R => '0'
    );
\loop[4].remd_tmp[5][0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFA"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]\(3),
      I1 => \loop[3].remd_tmp_reg[4]\(0),
      I2 => \loop[3].remd_tmp_reg[4]\(1),
      I3 => \loop[3].remd_tmp_reg[4]\(2),
      I4 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      O => \loop[4].remd_tmp[5][0]_i_1__1_n_0\
    );
\loop[4].remd_tmp[5][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FF00EF0"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]\(2),
      I1 => \loop[3].remd_tmp_reg[4]\(1),
      I2 => \loop[3].remd_tmp_reg[4]\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]\(3),
      O => \loop[4].remd_tmp[5][1]_i_1_n_0\
    );
\loop[4].remd_tmp[5][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C333C222"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]\(2),
      I1 => \loop[3].remd_tmp_reg[4]\(1),
      I2 => \loop[3].remd_tmp_reg[4]\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]\(3),
      O => \loop[4].remd_tmp[5][2]_i_1_n_0\
    );
\loop[4].remd_tmp[5][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A999A888"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]\(2),
      I1 => \loop[3].remd_tmp_reg[4]\(1),
      I2 => \loop[3].remd_tmp_reg[4]\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]\(3),
      O => \loop[4].remd_tmp[5][3]_i_1_n_0\
    );
\loop[4].remd_tmp[5][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0000"
    )
        port map (
      I0 => \loop[3].remd_tmp_reg[4]\(2),
      I1 => \loop[3].remd_tmp_reg[4]\(1),
      I2 => \loop[3].remd_tmp_reg[4]\(0),
      I3 => \loop[3].dividend_tmp_reg[4][5]__0_n_0\,
      I4 => \loop[3].remd_tmp_reg[4]\(3),
      O => \loop[4].remd_tmp[5][4]_i_1_n_0\
    );
\loop[4].remd_tmp_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][0]_i_1__1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]\(0),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][1]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]\(1),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][2]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]\(2),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][3]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]\(3),
      R => '0'
    );
\loop[4].remd_tmp_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[4].remd_tmp[5][4]_i_1_n_0\,
      Q => \loop[4].remd_tmp_reg[5]\(4),
      R => '0'
    );
\loop[5].remd_tmp[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFEFE"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]\(4),
      I1 => \loop[4].remd_tmp_reg[5]\(2),
      I2 => \loop[4].remd_tmp_reg[5]\(1),
      I3 => \loop[4].remd_tmp_reg[5]\(0),
      I4 => \loop[4].remd_tmp_reg[5]\(3),
      I5 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      O => \loop[5].remd_tmp[6][0]_i_1_n_0\
    );
\loop[5].remd_tmp[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C38"
    )
        port map (
      I0 => \loop[4].remd_tmp_reg[5]\(3),
      I1 => \loop[4].dividend_tmp_reg[5][5]__0_n_0\,
      I2 => \loop[4].remd_tmp_reg[5]\(0),
      I3 => \loop[4].remd_tmp_reg[5]\(1),
      I4 => \loop[4].remd_tmp_reg[5]\(2),
      I5 => \loop[4].remd_tmp_reg[5]\(4),
      O => \loop[5].remd_tmp[6][1]_i_1_n_0\
    );
\loop[5].remd_tmp_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[5].remd_tmp[6][0]_i_1_n_0\,
      Q => Q(0),
      R => '0'
    );
\loop[5].remd_tmp_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \loop[5].remd_tmp[6][1]_i_1_n_0\,
      Q => Q(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \i_fu_66_reg[0]\ : out STD_LOGIC;
    \j_fu_62_reg[2]\ : out STD_LOGIC;
    \j_fu_62_reg[5]\ : out STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \i_fu_66_reg[4]\ : in STD_LOGIC;
    j_fu_62 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    p_reg_reg_i_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1 is
begin
sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0
     port map (
      A(5 downto 0) => A(5 downto 0),
      CEA2 => CEA2,
      P(11 downto 0) => P(11 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      ap_clk => ap_clk,
      \i_fu_66_reg[0]\ => \i_fu_66_reg[0]\,
      \i_fu_66_reg[4]\ => \i_fu_66_reg[4]\,
      j_fu_62(5 downto 0) => j_fu_62(5 downto 0),
      \j_fu_62_reg[2]\ => \j_fu_62_reg[2]\,
      \j_fu_62_reg[5]\ => \j_fu_62_reg[5]\,
      p_reg_reg_i_1 => p_reg_reg_i_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_10 is
  port (
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_10 : entity is "sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_10 is
begin
sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_DSP48_0_31
     port map (
      D(5 downto 0) => D(5 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      ap_clk => ap_clk,
      output_r_address0(11 downto 0) => output_r_address0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg : in STD_LOGIC;
    output_r_address0 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    P : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_1 is
  signal empty_fu_26 : STD_LOGIC;
  signal \empty_fu_26[10]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[10]_i_3_n_0\ : STD_LOGIC;
  signal \empty_fu_26[11]_i_3_n_0\ : STD_LOGIC;
  signal \empty_fu_26[11]_i_4_n_0\ : STD_LOGIC;
  signal \empty_fu_26[11]_i_5_n_0\ : STD_LOGIC;
  signal \empty_fu_26[2]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[5]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26[9]_i_2_n_0\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[0]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[10]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[11]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[1]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[2]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[3]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[4]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[5]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[6]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[7]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[8]\ : STD_LOGIC;
  signal \empty_fu_26_reg_n_0_[9]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_fu_26[10]_i_3\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \empty_fu_26[9]_i_2\ : label is "soft_lutpair6";
begin
\empty_fu_26[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[9]\,
      I1 => \empty_fu_26_reg_n_0_[7]\,
      I2 => \empty_fu_26_reg_n_0_[8]\,
      I3 => \empty_fu_26_reg_n_0_[2]\,
      I4 => \empty_fu_26_reg_n_0_[6]\,
      I5 => \empty_fu_26[10]_i_3_n_0\,
      O => \empty_fu_26[10]_i_2_n_0\
    );
\empty_fu_26[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[0]\,
      I1 => \empty_fu_26_reg_n_0_[4]\,
      I2 => \empty_fu_26_reg_n_0_[1]\,
      I3 => \empty_fu_26_reg_n_0_[3]\,
      I4 => \empty_fu_26_reg_n_0_[5]\,
      O => \empty_fu_26[10]_i_3_n_0\
    );
\empty_fu_26[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFBFFF00"
    )
        port map (
      I0 => \empty_fu_26[9]_i_2_n_0\,
      I1 => \empty_fu_26_reg_n_0_[9]\,
      I2 => \empty_fu_26_reg_n_0_[10]\,
      I3 => flow_control_loop_pipe_sequential_init_U_n_16,
      I4 => \empty_fu_26_reg_n_0_[0]\,
      I5 => \empty_fu_26[11]_i_4_n_0\,
      O => \empty_fu_26[11]_i_3_n_0\
    );
\empty_fu_26[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[7]\,
      I1 => \empty_fu_26_reg_n_0_[8]\,
      I2 => \empty_fu_26_reg_n_0_[2]\,
      I3 => \empty_fu_26_reg_n_0_[6]\,
      O => \empty_fu_26[11]_i_4_n_0\
    );
\empty_fu_26[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[10]\,
      I1 => \empty_fu_26_reg_n_0_[9]\,
      O => \empty_fu_26[11]_i_5_n_0\
    );
\empty_fu_26[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[11]\,
      I1 => flow_control_loop_pipe_sequential_init_U_n_16,
      I2 => \empty_fu_26_reg_n_0_[6]\,
      I3 => \empty_fu_26_reg_n_0_[8]\,
      I4 => \empty_fu_26_reg_n_0_[7]\,
      O => \empty_fu_26[2]_i_2_n_0\
    );
\empty_fu_26[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[3]\,
      I1 => \empty_fu_26_reg_n_0_[1]\,
      O => \empty_fu_26[5]_i_2_n_0\
    );
\empty_fu_26[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \empty_fu_26_reg_n_0_[5]\,
      I1 => \empty_fu_26_reg_n_0_[3]\,
      I2 => \empty_fu_26_reg_n_0_[1]\,
      I3 => \empty_fu_26_reg_n_0_[4]\,
      O => \empty_fu_26[9]_i_2_n_0\
    );
\empty_fu_26_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \empty_fu_26_reg_n_0_[0]\,
      R => '0'
    );
\empty_fu_26_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \empty_fu_26_reg_n_0_[10]\,
      R => '0'
    );
\empty_fu_26_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \empty_fu_26_reg_n_0_[11]\,
      R => '0'
    );
\empty_fu_26_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \empty_fu_26_reg_n_0_[1]\,
      R => '0'
    );
\empty_fu_26_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \empty_fu_26_reg_n_0_[2]\,
      R => '0'
    );
\empty_fu_26_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \empty_fu_26_reg_n_0_[3]\,
      R => '0'
    );
\empty_fu_26_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \empty_fu_26_reg_n_0_[4]\,
      R => '0'
    );
\empty_fu_26_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \empty_fu_26_reg_n_0_[5]\,
      R => '0'
    );
\empty_fu_26_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \empty_fu_26_reg_n_0_[6]\,
      R => '0'
    );
\empty_fu_26_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \empty_fu_26_reg_n_0_[7]\,
      R => '0'
    );
\empty_fu_26_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \empty_fu_26_reg_n_0_[8]\,
      R => '0'
    );
\empty_fu_26_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_fu_26,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \empty_fu_26_reg_n_0_[9]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_39
     port map (
      ADDRARDADDR(11 downto 0) => ADDRARDADDR(11 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => empty_fu_26,
      P(11 downto 0) => P(11 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \empty_fu_26_reg[10]\ => \empty_fu_26[10]_i_2_n_0\,
      \empty_fu_26_reg[11]\(11) => flow_control_loop_pipe_sequential_init_U_n_4,
      \empty_fu_26_reg[11]\(10) => flow_control_loop_pipe_sequential_init_U_n_5,
      \empty_fu_26_reg[11]\(9) => flow_control_loop_pipe_sequential_init_U_n_6,
      \empty_fu_26_reg[11]\(8) => flow_control_loop_pipe_sequential_init_U_n_7,
      \empty_fu_26_reg[11]\(7) => flow_control_loop_pipe_sequential_init_U_n_8,
      \empty_fu_26_reg[11]\(6) => flow_control_loop_pipe_sequential_init_U_n_9,
      \empty_fu_26_reg[11]\(5) => flow_control_loop_pipe_sequential_init_U_n_10,
      \empty_fu_26_reg[11]\(4) => flow_control_loop_pipe_sequential_init_U_n_11,
      \empty_fu_26_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      \empty_fu_26_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      \empty_fu_26_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      \empty_fu_26_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \empty_fu_26_reg[11]_0\(11) => \empty_fu_26_reg_n_0_[11]\,
      \empty_fu_26_reg[11]_0\(10) => \empty_fu_26_reg_n_0_[10]\,
      \empty_fu_26_reg[11]_0\(9) => \empty_fu_26_reg_n_0_[9]\,
      \empty_fu_26_reg[11]_0\(8) => \empty_fu_26_reg_n_0_[8]\,
      \empty_fu_26_reg[11]_0\(7) => \empty_fu_26_reg_n_0_[7]\,
      \empty_fu_26_reg[11]_0\(6) => \empty_fu_26_reg_n_0_[6]\,
      \empty_fu_26_reg[11]_0\(5) => \empty_fu_26_reg_n_0_[5]\,
      \empty_fu_26_reg[11]_0\(4) => \empty_fu_26_reg_n_0_[4]\,
      \empty_fu_26_reg[11]_0\(3) => \empty_fu_26_reg_n_0_[3]\,
      \empty_fu_26_reg[11]_0\(2) => \empty_fu_26_reg_n_0_[2]\,
      \empty_fu_26_reg[11]_0\(1) => \empty_fu_26_reg_n_0_[1]\,
      \empty_fu_26_reg[11]_0\(0) => \empty_fu_26_reg_n_0_[0]\,
      \empty_fu_26_reg[11]_1\ => \empty_fu_26[11]_i_3_n_0\,
      \empty_fu_26_reg[11]_2\ => \empty_fu_26[11]_i_4_n_0\,
      \empty_fu_26_reg[11]_3\ => \empty_fu_26[11]_i_5_n_0\,
      \empty_fu_26_reg[2]\ => \empty_fu_26[2]_i_2_n_0\,
      \empty_fu_26_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_16,
      \empty_fu_26_reg[5]\ => \empty_fu_26[5]_i_2_n_0\,
      \empty_fu_26_reg[9]\ => \empty_fu_26[9]_i_2_n_0\,
      grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg,
      output_r_address0(11 downto 0) => output_r_address0(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    select_ln40_2_reg_1810_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1 is
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0 : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U30/remd_reg[1]_srl2 ";
begin
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      Q => ap_clk_0
    );
sobel_hls_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_30
     port map (
      ap_clk => ap_clk,
      \loop[4].remd_tmp_reg[5][3]_0\ => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      \loop[4].remd_tmp_reg[5][4]_0\ => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      select_ln40_2_reg_1810_pp0_iter1_reg(5 downto 0) => select_ln40_2_reg_1810_pp0_iter1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_29 is
  port (
    ap_clk_0 : out STD_LOGIC;
    ap_clk_1 : out STD_LOGIC;
    select_ln40_reg_1802_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_29 : entity is "sobel_hls_urem_6ns_3ns_2_10_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_29 is
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0 : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1 : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/remd_reg ";
  attribute srl_name : string;
  attribute srl_name of \remd_reg[0]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/remd_reg[0]_srl2 ";
  attribute srl_bus_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/remd_reg ";
  attribute srl_name of \remd_reg[1]_srl2\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/urem_6ns_3ns_2_10_1_U31/remd_reg[1]_srl2 ";
begin
\remd_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q => ap_clk_1
    );
\remd_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      Q => ap_clk_0
    );
sobel_hls_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider
     port map (
      ap_clk => ap_clk,
      \loop[4].remd_tmp_reg[5][3]_0\ => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      \loop[4].remd_tmp_reg[5][4]_0\ => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      select_ln40_reg_1802_pp0_iter1_reg(5 downto 0) => select_ln40_reg_1802_pp0_iter1_reg(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_35 is
  port (
    \remd_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_reg[0]_1\ : out STD_LOGIC;
    \remd_reg[1]_0\ : out STD_LOGIC;
    \remd_reg[1]_1\ : out STD_LOGIC;
    \remd_reg[1]_2\ : out STD_LOGIC;
    \remd_reg[1]_3\ : out STD_LOGIC;
    \j_fu_90_reg[1]\ : out STD_LOGIC;
    \j_fu_90_reg[3]\ : out STD_LOGIC;
    \i_fu_94_reg[0]\ : out STD_LOGIC;
    \i_fu_94_reg[0]_0\ : out STD_LOGIC;
    \i_fu_94_reg[1]\ : out STD_LOGIC;
    \i_fu_94_reg[2]\ : out STD_LOGIC;
    \i_fu_94_reg[3]\ : out STD_LOGIC;
    \j_fu_90_reg[5]\ : out STD_LOGIC;
    \remd_reg[1]_4\ : out STD_LOGIC;
    \remd_reg[1]_5\ : out STD_LOGIC;
    \remd_reg[1]_6\ : out STD_LOGIC;
    \remd_reg[0]_2\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ram_reg_0_31_0_0__6\ : in STD_LOGIC;
    frame_2_ce0 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_1__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    frame_5_ce0 : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_0\ : in STD_LOGIC;
    j_fu_90 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dividend0_reg[0]_0\ : in STD_LOGIC;
    \dividend0_reg[1]_0\ : in STD_LOGIC;
    \dividend0_reg[1]_1\ : in STD_LOGIC;
    \dividend0_reg[2]_0\ : in STD_LOGIC;
    \dividend0_reg[3]_0\ : in STD_LOGIC;
    \dividend0_reg[4]_0\ : in STD_LOGIC;
    \dividend0_reg[5]_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_1\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_2\ : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_35 : entity is "sobel_hls_urem_6ns_3ns_2_10_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_35 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal dividend0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dividend0[5]_i_1_n_0\ : STD_LOGIC;
  signal \^i_fu_94_reg[0]\ : STD_LOGIC;
  signal \^i_fu_94_reg[0]_0\ : STD_LOGIC;
  signal \^i_fu_94_reg[1]\ : STD_LOGIC;
  signal \^i_fu_94_reg[2]\ : STD_LOGIC;
  signal \^i_fu_94_reg[3]\ : STD_LOGIC;
  signal \^j_fu_90_reg[1]\ : STD_LOGIC;
  signal \^j_fu_90_reg[3]\ : STD_LOGIC;
  signal \^j_fu_90_reg[5]\ : STD_LOGIC;
  signal \^remd_reg[1]_0\ : STD_LOGIC;
  signal \^remd_reg[1]_1\ : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0 : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dividend0[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \dividend0[3]_i_1\ : label is "soft_lutpair21";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \i_fu_94_reg[0]\ <= \^i_fu_94_reg[0]\;
  \i_fu_94_reg[0]_0\ <= \^i_fu_94_reg[0]_0\;
  \i_fu_94_reg[1]\ <= \^i_fu_94_reg[1]\;
  \i_fu_94_reg[2]\ <= \^i_fu_94_reg[2]\;
  \i_fu_94_reg[3]\ <= \^i_fu_94_reg[3]\;
  \j_fu_90_reg[1]\ <= \^j_fu_90_reg[1]\;
  \j_fu_90_reg[3]\ <= \^j_fu_90_reg[3]\;
  \j_fu_90_reg[5]\ <= \^j_fu_90_reg[5]\;
  \remd_reg[1]_0\ <= \^remd_reg[1]_0\;
  \remd_reg[1]_1\ <= \^remd_reg[1]_1\;
\dividend0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFF00200000"
    )
        port map (
      I0 => j_fu_90(1),
      I1 => j_fu_90(0),
      I2 => j_fu_90(4),
      I3 => \^j_fu_90_reg[3]\,
      I4 => j_fu_90(5),
      I5 => \dividend0_reg[0]_0\,
      O => \^j_fu_90_reg[1]\
    );
\dividend0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \dividend0_reg[1]_0\,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[1]_1\,
      O => \^i_fu_94_reg[0]\
    );
\dividend0[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \dividend0_reg[0]_0\,
      I1 => \dividend0_reg[1]_0\,
      I2 => \dividend0_reg[1]_1\,
      I3 => \dividend0_reg[2]_0\,
      O => \^i_fu_94_reg[0]_0\
    );
\dividend0[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \dividend0_reg[1]_1\,
      I1 => \dividend0_reg[1]_0\,
      I2 => \dividend0_reg[0]_0\,
      I3 => \dividend0_reg[2]_0\,
      I4 => \dividend0_reg[3]_0\,
      O => \^i_fu_94_reg[1]\
    );
\dividend0[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \dividend0_reg[2]_0\,
      I1 => \dividend0_reg[0]_0\,
      I2 => \dividend0_reg[1]_0\,
      I3 => \dividend0_reg[1]_1\,
      I4 => \dividend0_reg[3]_0\,
      I5 => \dividend0_reg[4]_0\,
      O => \^i_fu_94_reg[2]\
    );
\dividend0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      I2 => ap_block_pp0_stage0_subdone,
      O => \dividend0[5]_i_1_n_0\
    );
\dividend0[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \dividend0_reg[3]_0\,
      I1 => \dividend0_reg[1]_1\,
      I2 => \^j_fu_90_reg[5]\,
      I3 => \dividend0_reg[2]_0\,
      I4 => \dividend0_reg[4]_0\,
      I5 => \dividend0_reg[5]_0\,
      O => \^i_fu_94_reg[3]\
    );
\dividend0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^j_fu_90_reg[1]\,
      Q => dividend0(0),
      R => \dividend0[5]_i_1_n_0\
    );
\dividend0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^i_fu_94_reg[0]\,
      Q => dividend0(1),
      R => \dividend0[5]_i_1_n_0\
    );
\dividend0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^i_fu_94_reg[0]_0\,
      Q => dividend0(2),
      R => \dividend0[5]_i_1_n_0\
    );
\dividend0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^i_fu_94_reg[1]\,
      Q => dividend0(3),
      R => \dividend0[5]_i_1_n_0\
    );
\dividend0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^i_fu_94_reg[2]\,
      Q => dividend0(4),
      R => \dividend0[5]_i_1_n_0\
    );
\dividend0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^i_fu_94_reg[3]\,
      Q => dividend0(5),
      R => \dividend0[5]_i_1_n_0\
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_1\,
      I1 => frame_2_ce0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ram_reg_0_15_0_0__6\,
      I5 => \ram_reg_0_15_0_0__6_0\(1),
      O => \remd_reg[0]_1\
    );
\ram_reg_0_15_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_2\,
      I1 => frame_5_ce0,
      I2 => \ram_reg_0_15_0_0__6\,
      I3 => \ram_reg_0_15_0_0__6_0\(1),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \remd_reg[1]_2\
    );
\ram_reg_0_255_0_0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ram_reg_0_15_0_0__6_0\(0),
      I3 => \ram_reg_0_15_0_0__6\,
      I4 => \ram_reg_0_15_0_0__6_0\(1),
      I5 => \ram_reg_0_31_0_0_i_1__2\(0),
      O => \^remd_reg[1]_0\
    );
\ram_reg_0_255_0_0_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \ram_reg_0_15_0_0__6\,
      I3 => \ram_reg_0_15_0_0__6_0\(1),
      I4 => \ram_reg_0_15_0_0__6_0\(0),
      I5 => \ram_reg_0_31_0_0_i_1__3\(0),
      O => \^remd_reg[1]_1\
    );
\ram_reg_0_255_0_0_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_reg[1]_1\,
      I1 => \ram_reg_0_255_0_0__5\,
      O => \remd_reg[1]_4\
    );
\ram_reg_0_255_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => frame_5_ce0,
      I1 => \ram_reg_0_15_0_0__6\,
      I2 => \ram_reg_0_15_0_0__6_0\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \ram_reg_0_255_0_0__5_0\,
      O => \remd_reg[1]_5\
    );
\ram_reg_0_255_0_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_reg[1]_0\,
      I1 => \ram_reg_0_255_0_0__5_1\,
      O => \remd_reg[1]_6\
    );
\ram_reg_0_255_0_0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => frame_2_ce0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \ram_reg_0_15_0_0__6\,
      I4 => \ram_reg_0_15_0_0__6_0\(1),
      I5 => \ram_reg_0_255_0_0__5_2\,
      O => \remd_reg[0]_2\
    );
\ram_reg_0_31_0_0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0__6\,
      I1 => frame_2_ce0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ram_reg_0_15_0_0__6\,
      I5 => \ram_reg_0_15_0_0__6_0\(1),
      O => \remd_reg[0]_0\
    );
\ram_reg_0_31_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0__6_0\,
      I1 => frame_5_ce0,
      I2 => \ram_reg_0_15_0_0__6\,
      I3 => \ram_reg_0_15_0_0__6_0\(1),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \remd_reg[1]_3\
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      Q => \^q\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q => \^q\(1),
      R => '0'
    );
sobel_hls_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_38
     port map (
      Q(1) => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q(0) => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      dividend0(5 downto 0) => dividend0(5 downto 0)
    );
\tmp_product_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => j_fu_90(3),
      I1 => j_fu_90(2),
      O => \^j_fu_90_reg[3]\
    );
tmp_product_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFFFFFFFFFFFFF"
    )
        port map (
      I0 => j_fu_90(5),
      I1 => \^j_fu_90_reg[3]\,
      I2 => j_fu_90(4),
      I3 => j_fu_90(0),
      I4 => j_fu_90(1),
      I5 => \dividend0_reg[0]_0\,
      O => \^j_fu_90_reg[5]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_36 is
  port (
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \remd_reg[1]_0\ : out STD_LOGIC;
    \remd_reg[1]_1\ : out STD_LOGIC;
    \remd_reg[1]_2\ : out STD_LOGIC;
    \remd_reg[1]_3\ : out STD_LOGIC;
    \remd_reg[1]_4\ : out STD_LOGIC;
    \remd_reg[1]_5\ : out STD_LOGIC;
    \remd_reg[1]_6\ : out STD_LOGIC;
    \remd_reg[0]_0\ : out STD_LOGIC;
    \remd_reg[1]_7\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    \ram_reg_0_255_0_0__5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    frame_6_ce0 : in STD_LOGIC;
    \ram_reg_0_31_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_0\ : in STD_LOGIC;
    frame_7_ce0 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_1\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_2\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_255_0_0__5_3\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_36 : entity is "sobel_hls_urem_6ns_3ns_2_10_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^p_0_in\ : STD_LOGIC;
  signal \^remd_reg[1]_0\ : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0 : STD_LOGIC;
  signal sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1 : STD_LOGIC;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_0_in <= \^p_0_in\;
  \remd_reg[1]_0\ <= \^remd_reg[1]_0\;
\ram_reg_0_15_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6\,
      I1 => frame_6_ce0,
      I2 => \ram_reg_0_255_0_0__5_0\(1),
      I3 => \^q\(1),
      I4 => \ram_reg_0_255_0_0__5\,
      I5 => \^q\(0),
      O => \remd_reg[1]_1\
    );
\ram_reg_0_15_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \ram_reg_0_15_0_0__6_0\,
      I1 => frame_7_ce0,
      I2 => \ram_reg_0_255_0_0__5_0\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \ram_reg_0_255_0_0__5\,
      O => \remd_reg[1]_4\
    );
\ram_reg_0_255_0_0_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ram_reg_0_255_0_0__5\,
      I2 => \^q\(1),
      I3 => \ram_reg_0_255_0_0__5_0\(1),
      I4 => \ram_reg_0_255_0_0__5_0\(0),
      I5 => E(0),
      O => \^p_0_in\
    );
\ram_reg_0_255_0_0_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \ram_reg_0_255_0_0__5\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \ram_reg_0_255_0_0__5_0\(1),
      I4 => \ram_reg_0_255_0_0__5_0\(0),
      I5 => \ram_reg_0_31_0_0_i_1__0\(0),
      O => \^remd_reg[1]_0\
    );
\ram_reg_0_255_0_0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => frame_7_ce0,
      I1 => \ram_reg_0_255_0_0__5_0\(1),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ram_reg_0_255_0_0__5\,
      I5 => \ram_reg_0_255_0_0__5_1\,
      O => \remd_reg[1]_5\
    );
\ram_reg_0_255_0_0_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^remd_reg[1]_0\,
      I1 => \ram_reg_0_255_0_0__5_2\,
      O => \remd_reg[1]_6\
    );
\ram_reg_0_255_0_0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_in\,
      I1 => address0(0),
      O => \remd_reg[0]_0\
    );
\ram_reg_0_255_0_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => frame_6_ce0,
      I1 => \ram_reg_0_255_0_0__5_0\(1),
      I2 => \^q\(1),
      I3 => \ram_reg_0_255_0_0__5\,
      I4 => \^q\(0),
      I5 => \ram_reg_0_255_0_0__5_3\,
      O => \remd_reg[1]_7\
    );
\ram_reg_0_31_0_0_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0__6\,
      I1 => frame_6_ce0,
      I2 => \ram_reg_0_255_0_0__5_0\(1),
      I3 => \^q\(1),
      I4 => \ram_reg_0_255_0_0__5\,
      I5 => \^q\(0),
      O => \remd_reg[1]_2\
    );
\ram_reg_0_31_0_0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \ram_reg_0_31_0_0__6_0\,
      I1 => frame_7_ce0,
      I2 => \ram_reg_0_255_0_0__5_0\(1),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \ram_reg_0_255_0_0__5\,
      O => \remd_reg[1]_3\
    );
\remd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      Q => \^q\(0),
      R => '0'
    );
\remd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q => \^q\(1),
      R => '0'
    );
sobel_hls_urem_6ns_3ns_2_10_1_divider_u: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_divider_37
     port map (
      A(5 downto 0) => A(5 downto 0),
      Q(1) => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_0,
      Q(0) => sobel_hls_urem_6ns_3ns_2_10_1_divider_u_n_1,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is
  port (
    ap_enable_reg_pp0_iter9 : out STD_LOGIC;
    ap_loop_init_int : out STD_LOGIC;
    trunc_ln35_reg_464_pp0_iter8_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln35_1_reg_459_pp0_iter8_reg : out STD_LOGIC_VECTOR ( 8 downto 0 );
    p_0_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \remd_reg[1]_0\ : out STD_LOGIC;
    \remd_reg[0]\ : out STD_LOGIC;
    \remd_reg[0]_0\ : out STD_LOGIC;
    \remd_reg[1]_1\ : out STD_LOGIC;
    \remd_reg[1]_2\ : out STD_LOGIC;
    \remd_reg[1]_3\ : out STD_LOGIC;
    \remd_reg[1]_4\ : out STD_LOGIC;
    \remd_reg[1]_5\ : out STD_LOGIC;
    \remd_reg[1]_6\ : out STD_LOGIC;
    \remd_reg[1]_7\ : out STD_LOGIC;
    \remd_reg[1]_8\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    \remd_reg[1]_9\ : out STD_LOGIC;
    \remd_reg[1]_10\ : out STD_LOGIC;
    \remd_reg[1]_11\ : out STD_LOGIC;
    \remd_reg[0]_1\ : out STD_LOGIC;
    \remd_reg[1]_12\ : out STD_LOGIC;
    \remd_reg[1]_13\ : out STD_LOGIC;
    \remd_reg[1]_14\ : out STD_LOGIC;
    \remd_reg[0]_2\ : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_data_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_0_15_0_0__6\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_1__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0__6\ : in STD_LOGIC;
    frame_2_ce0 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_31_0_0_i_1__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_31_0_0_i_1__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_15_0_0__6_1\ : in STD_LOGIC;
    frame_5_ce0 : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_2\ : in STD_LOGIC;
    frame_6_ce0 : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_2\ : in STD_LOGIC;
    frame_7_ce0 : in STD_LOGIC;
    \ram_reg_0_15_0_0__6_3\ : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_0_255_0_0__5\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_0\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_1\ : in STD_LOGIC;
    address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_255_0_0__5_2\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_3\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_4\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5_5\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TVALID_int_regslice : in STD_LOGIC;
    indvar_flatten_fu_98 : in STD_LOGIC;
    \i_fu_94_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln32_1_fu_255_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln32_1_fu_255_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln32_1_fu_255_p2_carry__0_n_7\ : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_0 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_1 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_2 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_3 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_4 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_5 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_6 : STD_LOGIC;
  signal add_ln32_1_fu_255_p2_carry_n_7 : STD_LOGIC;
  signal add_ln33_fu_383_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln35_1_fu_363_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln35_1_reg_459[7]__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459[7]__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459[7]__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459[7]__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459[7]__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459[7]__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[0]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[1]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[2]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[3]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[4]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[5]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[6]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_1\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_2\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_3\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_4\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_6\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_i_1_n_7\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[7]__0_n_0\ : STD_LOGIC;
  signal \add_ln35_1_reg_459_reg[8]__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
  signal \^ap_loop_init_int\ : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal grp_fu_333_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_fu_369_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_3_n_0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_4_n_0 : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_94_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten_fu_98_reg_n_0_[9]\ : STD_LOGIC;
  signal j_fu_90 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \j_fu_90[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_90[4]_i_3_n_0\ : STD_LOGIC;
  signal \j_fu_90[5]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_90[5]_i_3_n_0\ : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U2_n_5 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U2_n_6 : STD_LOGIC;
  signal \^remd_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln32_fu_279_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal tmp_33_fu_319_p3 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8_n_0\ : STD_LOGIC;
  signal \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8_n_0\ : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_10 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_11 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_12 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_13 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_14 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_15 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_8 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U3_n_9 : STD_LOGIC;
  signal zext_ln35_1_fu_359_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln32_1_fu_255_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln32_1_fu_255_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln35_1_reg_459_reg[8]__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln35_1_reg_459_reg[8]__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln32_1_fu_255_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln32_1_fu_255_p2_carry__0\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7 ";
  attribute srl_bus_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg ";
  attribute srl_name of \add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7 ";
  attribute ADDER_THRESHOLD of \add_ln35_1_reg_459_reg[7]__0_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln35_1_reg_459_reg[8]__0_i_1\ : label is 35;
  attribute srl_name of ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/ap_loop_exit_ready_pp0_iter7_reg_reg_srl7 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j_fu_90[4]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \j_fu_90[4]_i_3\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_fu_90[5]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \j_fu_90[5]_i_3\ : label is "soft_lutpair28";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8 ";
  attribute srl_bus_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg ";
  attribute srl_name of \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104/trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8 ";
begin
  Q(0) <= \^q\(0);
  ap_loop_init_int <= \^ap_loop_init_int\;
  \remd_reg[1]\(0) <= \^remd_reg[1]\(0);
add_ln32_1_fu_255_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_indvar_flatten_load(0),
      CI_TOP => '0',
      CO(7) => add_ln32_1_fu_255_p2_carry_n_0,
      CO(6) => add_ln32_1_fu_255_p2_carry_n_1,
      CO(5) => add_ln32_1_fu_255_p2_carry_n_2,
      CO(4) => add_ln32_1_fu_255_p2_carry_n_3,
      CO(3) => add_ln32_1_fu_255_p2_carry_n_4,
      CO(2) => add_ln32_1_fu_255_p2_carry_n_5,
      CO(1) => add_ln32_1_fu_255_p2_carry_n_6,
      CO(0) => add_ln32_1_fu_255_p2_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln32_1_fu_255_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_indvar_flatten_load(8 downto 1)
    );
\add_ln32_1_fu_255_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln32_1_fu_255_p2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln32_1_fu_255_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln32_1_fu_255_p2_carry__0_n_6\,
      CO(0) => \add_ln32_1_fu_255_p2_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln32_1_fu_255_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln32_1_fu_255_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten_load(11 downto 9)
    );
\add_ln35_1_reg_459[7]__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => zext_ln35_1_fu_359_p1(4),
      I1 => tmp_33_fu_319_p3(8),
      I2 => tmp_33_fu_319_p3(5),
      O => \add_ln35_1_reg_459[7]__0_i_2_n_0\
    );
\add_ln35_1_reg_459[7]__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_33_fu_319_p3(8),
      I1 => zext_ln35_1_fu_359_p1(4),
      I2 => tmp_33_fu_319_p3(4),
      O => \add_ln35_1_reg_459[7]__0_i_3_n_0\
    );
\add_ln35_1_reg_459[7]__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln35_1_fu_359_p1(3),
      I1 => tmp_33_fu_319_p3(7),
      O => \add_ln35_1_reg_459[7]__0_i_4_n_0\
    );
\add_ln35_1_reg_459[7]__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln35_1_fu_359_p1(2),
      I1 => tmp_33_fu_319_p3(6),
      O => \add_ln35_1_reg_459[7]__0_i_5_n_0\
    );
\add_ln35_1_reg_459[7]__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln35_1_fu_359_p1(1),
      I1 => tmp_33_fu_319_p3(5),
      O => \add_ln35_1_reg_459[7]__0_i_6_n_0\
    );
\add_ln35_1_reg_459[7]__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln35_1_fu_359_p1(0),
      I1 => tmp_33_fu_319_p3(4),
      O => \add_ln35_1_reg_459[7]__0_i_7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[0]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[1]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[2]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[3]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[4]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[5]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[6]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[7]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \add_ln35_1_reg_459_reg[8]__0_n_0\,
      Q => \add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7_n_0\
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[0]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(0),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[1]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(1),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[2]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(2),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[3]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(3),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[4]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(4),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[5]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(5),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[6]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(6),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[7]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(7),
      R => '0'
    );
\add_ln35_1_reg_459_pp0_iter8_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln35_1_reg_459_pp0_iter7_reg_reg[8]_srl7_n_0\,
      Q => add_ln35_1_reg_459_pp0_iter8_reg(8),
      R => '0'
    );
\add_ln35_1_reg_459_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(0),
      Q => \add_ln35_1_reg_459_reg[0]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(1),
      Q => \add_ln35_1_reg_459_reg[1]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(2),
      Q => \add_ln35_1_reg_459_reg[2]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(3),
      Q => \add_ln35_1_reg_459_reg[3]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(4),
      Q => \add_ln35_1_reg_459_reg[4]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(5),
      Q => \add_ln35_1_reg_459_reg[5]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(6),
      Q => \add_ln35_1_reg_459_reg[6]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(7),
      Q => \add_ln35_1_reg_459_reg[7]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[7]__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_0\,
      CO(6) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_1\,
      CO(5) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_2\,
      CO(4) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_3\,
      CO(3) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_4\,
      CO(2) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_5\,
      CO(1) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_6\,
      CO(0) => \add_ln35_1_reg_459_reg[7]__0_i_1_n_7\,
      DI(7 downto 6) => B"00",
      DI(5 downto 4) => tmp_33_fu_319_p3(5 downto 4),
      DI(3 downto 0) => zext_ln35_1_fu_359_p1(3 downto 0),
      O(7 downto 0) => add_ln35_1_fu_363_p2(7 downto 0),
      S(7 downto 6) => tmp_33_fu_319_p3(7 downto 6),
      S(5) => \add_ln35_1_reg_459[7]__0_i_2_n_0\,
      S(4) => \add_ln35_1_reg_459[7]__0_i_3_n_0\,
      S(3) => \add_ln35_1_reg_459[7]__0_i_4_n_0\,
      S(2) => \add_ln35_1_reg_459[7]__0_i_5_n_0\,
      S(1) => \add_ln35_1_reg_459[7]__0_i_6_n_0\,
      S(0) => \add_ln35_1_reg_459[7]__0_i_7_n_0\
    );
\add_ln35_1_reg_459_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln35_1_fu_363_p2(8),
      Q => \add_ln35_1_reg_459_reg[8]__0_n_0\,
      R => '0'
    );
\add_ln35_1_reg_459_reg[8]__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln35_1_reg_459_reg[7]__0_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_add_ln35_1_reg_459_reg[8]__0_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_add_ln35_1_reg_459_reg[8]__0_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln35_1_fu_363_p2(8),
      S(7 downto 1) => B"0000000",
      S(0) => tmp_33_fu_319_p3(8)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter7_reg_reg_srl7: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_0
    );
\ap_loop_exit_ready_pp0_iter8_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter7_reg_reg_srl7_n_0,
      Q => ap_loop_exit_ready_pp0_iter8_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_32
     port map (
      A(5 downto 0) => select_ln32_fu_279_p3(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DSP_A_B_DATA_INST => mul_6ns_8ns_13_1_1_U2_n_5,
      DSP_A_B_DATA_INST_0 => \i_fu_94_reg_n_0_[4]\,
      DSP_A_B_DATA_INST_1 => \i_fu_94_reg_n_0_[5]\,
      DSP_A_B_DATA_INST_2 => \i_fu_94_reg_n_0_[2]\,
      DSP_A_B_DATA_INST_3 => urem_6ns_3ns_2_10_1_U3_n_15,
      DSP_A_B_DATA_INST_4 => \i_fu_94_reg_n_0_[1]\,
      DSP_A_B_DATA_INST_5 => \i_fu_94_reg_n_0_[3]\,
      DSP_A_B_DATA_INST_6 => mul_6ns_8ns_13_1_1_U2_n_6,
      DSP_A_B_DATA_INST_7 => \i_fu_94_reg_n_0_[0]\,
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      add_ln32_1_fu_255_p2(0) => add_ln32_1_fu_255_p2(0),
      add_ln33_fu_383_p2(5 downto 0) => add_ln33_fu_383_p2(5 downto 0),
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]\(1 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_2_n_0,
      ap_loop_exit_ready_pp0_iter8_reg => ap_loop_exit_ready_pp0_iter8_reg,
      ap_loop_init_int_reg_0 => \^ap_loop_init_int\,
      ap_loop_init_int_reg_1 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_2(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      ap_loop_init_int_reg_2(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_init_int_reg_2(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      ap_loop_init_int_reg_2(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      ap_loop_init_int_reg_2(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_indvar_flatten_load(11 downto 0) => ap_sig_allocacmp_indvar_flatten_load(11 downto 0),
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_ready,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_36,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg,
      \indvar_flatten_fu_98_reg[0]\ => \indvar_flatten_fu_98_reg_n_0_[0]\,
      \indvar_flatten_fu_98_reg[11]\ => \indvar_flatten_fu_98_reg_n_0_[9]\,
      \indvar_flatten_fu_98_reg[11]_0\ => \indvar_flatten_fu_98_reg_n_0_[10]\,
      \indvar_flatten_fu_98_reg[11]_1\ => \indvar_flatten_fu_98_reg_n_0_[11]\,
      \indvar_flatten_fu_98_reg[8]\ => \indvar_flatten_fu_98_reg_n_0_[1]\,
      \indvar_flatten_fu_98_reg[8]_0\ => \indvar_flatten_fu_98_reg_n_0_[2]\,
      \indvar_flatten_fu_98_reg[8]_1\ => \indvar_flatten_fu_98_reg_n_0_[3]\,
      \indvar_flatten_fu_98_reg[8]_2\ => \indvar_flatten_fu_98_reg_n_0_[4]\,
      \indvar_flatten_fu_98_reg[8]_3\ => \indvar_flatten_fu_98_reg_n_0_[5]\,
      \indvar_flatten_fu_98_reg[8]_4\ => \indvar_flatten_fu_98_reg_n_0_[6]\,
      \indvar_flatten_fu_98_reg[8]_5\ => \indvar_flatten_fu_98_reg_n_0_[7]\,
      \indvar_flatten_fu_98_reg[8]_6\ => \indvar_flatten_fu_98_reg_n_0_[8]\,
      j_fu_90(5 downto 0) => j_fu_90(5 downto 0),
      \j_fu_90_reg[1]\ => urem_6ns_3ns_2_10_1_U3_n_9,
      \j_fu_90_reg[4]\ => \j_fu_90[4]_i_2_n_0\,
      \j_fu_90_reg[4]_0\ => \j_fu_90[4]_i_3_n_0\,
      \j_fu_90_reg[5]\ => \j_fu_90[5]_i_2_n_0\,
      \j_fu_90_reg[5]_0\ => \j_fu_90[5]_i_3_n_0\
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg_n_0_[3]\,
      I1 => \indvar_flatten_fu_98_reg_n_0_[2]\,
      I2 => \indvar_flatten_fu_98_reg_n_0_[1]\,
      I3 => \indvar_flatten_fu_98_reg_n_0_[0]\,
      I4 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_3_n_0,
      I5 => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_4_n_0,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_2_n_0
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg_n_0_[9]\,
      I1 => \indvar_flatten_fu_98_reg_n_0_[10]\,
      I2 => \indvar_flatten_fu_98_reg_n_0_[8]\,
      I3 => \indvar_flatten_fu_98_reg_n_0_[11]\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_3_n_0
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \indvar_flatten_fu_98_reg_n_0_[4]\,
      I1 => \indvar_flatten_fu_98_reg_n_0_[7]\,
      I2 => \indvar_flatten_fu_98_reg_n_0_[6]\,
      I3 => \indvar_flatten_fu_98_reg_n_0_[5]\,
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_i_4_n_0
    );
\i_fu_94_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_8,
      Q => \i_fu_94_reg_n_0_[0]\,
      R => \i_fu_94_reg[0]_0\
    );
\i_fu_94_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_10,
      Q => \i_fu_94_reg_n_0_[1]\,
      R => \i_fu_94_reg[0]_0\
    );
\i_fu_94_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_11,
      Q => \i_fu_94_reg_n_0_[2]\,
      R => \i_fu_94_reg[0]_0\
    );
\i_fu_94_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_12,
      Q => \i_fu_94_reg_n_0_[3]\,
      R => \i_fu_94_reg[0]_0\
    );
\i_fu_94_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_13,
      Q => \i_fu_94_reg_n_0_[4]\,
      R => \i_fu_94_reg[0]_0\
    );
\i_fu_94_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => urem_6ns_3ns_2_10_1_U3_n_14,
      Q => \i_fu_94_reg_n_0_[5]\,
      R => \i_fu_94_reg[0]_0\
    );
\indvar_flatten_fu_98_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(0),
      Q => \indvar_flatten_fu_98_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(10),
      Q => \indvar_flatten_fu_98_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(11),
      Q => \indvar_flatten_fu_98_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(1),
      Q => \indvar_flatten_fu_98_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(2),
      Q => \indvar_flatten_fu_98_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(3),
      Q => \indvar_flatten_fu_98_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(4),
      Q => \indvar_flatten_fu_98_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(5),
      Q => \indvar_flatten_fu_98_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(6),
      Q => \indvar_flatten_fu_98_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(7),
      Q => \indvar_flatten_fu_98_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(8),
      Q => \indvar_flatten_fu_98_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten_fu_98_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln32_1_fu_255_p2(9),
      Q => \indvar_flatten_fu_98_reg_n_0_[9]\,
      R => '0'
    );
\j_fu_90[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => j_fu_90(1),
      I1 => j_fu_90(3),
      I2 => j_fu_90(2),
      I3 => j_fu_90(0),
      O => \j_fu_90[4]_i_2_n_0\
    );
\j_fu_90[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => j_fu_90(2),
      I1 => j_fu_90(3),
      I2 => j_fu_90(5),
      O => \j_fu_90[4]_i_3_n_0\
    );
\j_fu_90[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => j_fu_90(0),
      I1 => j_fu_90(1),
      I2 => j_fu_90(2),
      O => \j_fu_90[5]_i_2_n_0\
    );
\j_fu_90[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80020000"
    )
        port map (
      I0 => j_fu_90(1),
      I1 => j_fu_90(2),
      I2 => j_fu_90(3),
      I3 => j_fu_90(0),
      I4 => j_fu_90(4),
      O => \j_fu_90[5]_i_3_n_0\
    );
\j_fu_90_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(0),
      Q => j_fu_90(0),
      R => '0'
    );
\j_fu_90_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(1),
      Q => j_fu_90(1),
      R => '0'
    );
\j_fu_90_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(2),
      Q => j_fu_90(2),
      R => '0'
    );
\j_fu_90_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(3),
      Q => j_fu_90(3),
      R => '0'
    );
\j_fu_90_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(4),
      Q => j_fu_90(4),
      R => '0'
    );
\j_fu_90_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten_fu_98,
      D => add_ln33_fu_383_p2(5),
      Q => j_fu_90(5),
      R => '0'
    );
mul_6ns_8ns_13_1_1_U2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_33
     port map (
      DSP_ALU_INST(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      DSP_ALU_INST(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      DSP_ALU_INST(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      DSP_ALU_INST(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      DSP_ALU_INST(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      DSP_ALU_INST(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      \i_fu_94_reg[2]\ => mul_6ns_8ns_13_1_1_U2_n_5,
      j_fu_90(5 downto 0) => j_fu_90(5 downto 0),
      \j_fu_90_reg[1]\ => mul_6ns_8ns_13_1_1_U2_n_6,
      tmp_33_fu_319_p30(4 downto 0) => tmp_33_fu_319_p3(8 downto 4),
      \tmp_product_i_1__2\ => \i_fu_94_reg_n_0_[2]\,
      \tmp_product_i_1__2_0\ => \i_fu_94_reg_n_0_[0]\,
      \tmp_product_i_1__2_1\ => \i_fu_94_reg_n_0_[1]\,
      \tmp_product_i_1__2_2\ => \i_fu_94_reg_n_0_[3]\
    );
mul_6ns_8ns_13_1_1_U4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_34
     port map (
      A(5 downto 0) => select_ln32_fu_279_p3(5 downto 0),
      P(4 downto 0) => zext_ln35_1_fu_359_p1(4 downto 0)
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(0),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(1),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(2),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(3),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(4),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(5),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(6),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => B_V_data_1_data_out(7),
      Q => \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8_n_0\
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[0]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(0),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[1]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(1),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[2]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(2),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[3]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(3),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[4]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(4),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[5]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(5),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[6]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(6),
      R => '0'
    );
\trunc_ln35_reg_464_pp0_iter8_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln35_reg_464_pp0_iter7_reg_reg[7]_srl8_n_0\,
      Q => trunc_ln35_reg_464_pp0_iter8_reg(7),
      R => '0'
    );
urem_6ns_3ns_2_10_1_U3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_35
     port map (
      Q(1) => \^remd_reg[1]\(0),
      Q(0) => grp_fu_333_p2(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_loop_init_int => \^ap_loop_init_int\,
      \dividend0_reg[0]_0\ => \i_fu_94_reg_n_0_[0]\,
      \dividend0_reg[1]_0\ => mul_6ns_8ns_13_1_1_U2_n_6,
      \dividend0_reg[1]_1\ => \i_fu_94_reg_n_0_[1]\,
      \dividend0_reg[2]_0\ => \i_fu_94_reg_n_0_[2]\,
      \dividend0_reg[3]_0\ => \i_fu_94_reg_n_0_[3]\,
      \dividend0_reg[4]_0\ => \i_fu_94_reg_n_0_[4]\,
      \dividend0_reg[5]_0\ => \i_fu_94_reg_n_0_[5]\,
      frame_2_ce0 => frame_2_ce0,
      frame_5_ce0 => frame_5_ce0,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      \i_fu_94_reg[0]\ => urem_6ns_3ns_2_10_1_U3_n_10,
      \i_fu_94_reg[0]_0\ => urem_6ns_3ns_2_10_1_U3_n_11,
      \i_fu_94_reg[1]\ => urem_6ns_3ns_2_10_1_U3_n_12,
      \i_fu_94_reg[2]\ => urem_6ns_3ns_2_10_1_U3_n_13,
      \i_fu_94_reg[3]\ => urem_6ns_3ns_2_10_1_U3_n_14,
      j_fu_90(5 downto 0) => j_fu_90(5 downto 0),
      \j_fu_90_reg[1]\ => urem_6ns_3ns_2_10_1_U3_n_8,
      \j_fu_90_reg[3]\ => urem_6ns_3ns_2_10_1_U3_n_9,
      \j_fu_90_reg[5]\ => urem_6ns_3ns_2_10_1_U3_n_15,
      \ram_reg_0_15_0_0__6\ => \ram_reg_0_15_0_0__6\,
      \ram_reg_0_15_0_0__6_0\(1) => \^q\(0),
      \ram_reg_0_15_0_0__6_0\(0) => grp_fu_369_p2(0),
      \ram_reg_0_15_0_0__6_1\ => \ram_reg_0_15_0_0__6_0\,
      \ram_reg_0_15_0_0__6_2\ => \ram_reg_0_15_0_0__6_1\,
      \ram_reg_0_255_0_0__5\ => \ram_reg_0_255_0_0__5_0\,
      \ram_reg_0_255_0_0__5_0\ => \ram_reg_0_255_0_0__5_3\,
      \ram_reg_0_255_0_0__5_1\ => \ram_reg_0_255_0_0__5_4\,
      \ram_reg_0_255_0_0__5_2\ => \ram_reg_0_255_0_0__5_5\,
      \ram_reg_0_31_0_0__6\ => \ram_reg_0_31_0_0__6\,
      \ram_reg_0_31_0_0__6_0\ => \ram_reg_0_31_0_0__6_0\,
      \ram_reg_0_31_0_0_i_1__2\(0) => \ram_reg_0_31_0_0_i_1__2\(0),
      \ram_reg_0_31_0_0_i_1__3\(0) => \ram_reg_0_31_0_0_i_1__3\(0),
      \remd_reg[0]_0\ => \remd_reg[0]\,
      \remd_reg[0]_1\ => \remd_reg[0]_0\,
      \remd_reg[0]_2\ => \remd_reg[0]_2\,
      \remd_reg[1]_0\ => \remd_reg[1]_1\,
      \remd_reg[1]_1\ => \remd_reg[1]_2\,
      \remd_reg[1]_2\ => \remd_reg[1]_3\,
      \remd_reg[1]_3\ => \remd_reg[1]_4\,
      \remd_reg[1]_4\ => \remd_reg[1]_10\,
      \remd_reg[1]_5\ => \remd_reg[1]_13\,
      \remd_reg[1]_6\ => \remd_reg[1]_14\
    );
urem_6ns_3ns_2_10_1_U5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_36
     port map (
      A(5 downto 0) => select_ln32_fu_279_p3(5 downto 0),
      E(0) => E(0),
      Q(1) => \^q\(0),
      Q(0) => grp_fu_369_p2(0),
      address0(0) => address0(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      frame_6_ce0 => frame_6_ce0,
      frame_7_ce0 => frame_7_ce0,
      p_0_in => p_0_in,
      \ram_reg_0_15_0_0__6\ => \ram_reg_0_15_0_0__6_2\,
      \ram_reg_0_15_0_0__6_0\ => \ram_reg_0_15_0_0__6_3\,
      \ram_reg_0_255_0_0__5\ => \ram_reg_0_15_0_0__6\,
      \ram_reg_0_255_0_0__5_0\(1) => \^remd_reg[1]\(0),
      \ram_reg_0_255_0_0__5_0\(0) => grp_fu_333_p2(0),
      \ram_reg_0_255_0_0__5_1\ => \ram_reg_0_255_0_0__5\,
      \ram_reg_0_255_0_0__5_2\ => \ram_reg_0_255_0_0__5_1\,
      \ram_reg_0_255_0_0__5_3\ => \ram_reg_0_255_0_0__5_2\,
      \ram_reg_0_31_0_0__6\ => \ram_reg_0_31_0_0__6_1\,
      \ram_reg_0_31_0_0__6_0\ => \ram_reg_0_31_0_0__6_2\,
      \ram_reg_0_31_0_0_i_1__0\(0) => \ram_reg_0_31_0_0_i_1__0\(0),
      \remd_reg[0]_0\ => \remd_reg[0]_1\,
      \remd_reg[1]_0\ => \remd_reg[1]_0\,
      \remd_reg[1]_1\ => \remd_reg[1]_5\,
      \remd_reg[1]_2\ => \remd_reg[1]_6\,
      \remd_reg[1]_3\ => \remd_reg[1]_7\,
      \remd_reg[1]_4\ => \remd_reg[1]_8\,
      \remd_reg[1]_5\ => \remd_reg[1]_9\,
      \remd_reg[1]_6\ => \remd_reg[1]_11\,
      \remd_reg[1]_7\ => \remd_reg[1]_12\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is
  port (
    \remd_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    address0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \remd_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \remd_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \remd_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_6\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_7\ : out STD_LOGIC;
    \remd_reg[1]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_10\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \remd_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_11\ : out STD_LOGIC;
    \remd_reg[1]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_14\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \remd_reg[1]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_17\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_18\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_19\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_20\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_21\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_22\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_23\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_24\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_25\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_26\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]_27\ : out STD_LOGIC;
    \remd_reg[1]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_28\ : out STD_LOGIC;
    frame_8_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_29\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_30\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \remd_reg[1]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_31\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[5]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_6_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_5_ce0 : out STD_LOGIC;
    frame_7_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_2_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : out STD_LOGIC;
    ap_enable_reg_pp0_iter12_reg_0 : out STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg : out STD_LOGIC;
    \remd_reg[1]_7\ : out STD_LOGIC;
    output_r_address0 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    \ram_reg_0_31_0_0__6\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_0\ : in STD_LOGIC;
    \ram_reg_0_31_0_0__6_1\ : in STD_LOGIC;
    \ram_reg_0_255_0_0__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_0_255_0_0__5_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg : in STD_LOGIC;
    add_ln35_1_reg_459_pp0_iter8_reg : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter9 : in STD_LOGIC;
    grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \tmp_45_reg_2224[3]_i_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_6\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_45_reg_2224[3]_i_76_7\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4 is
  signal add_ln40_1_fu_1092_p2_n_0 : STD_LOGIC;
  signal add_ln40_fu_937_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal add_ln41_1_fu_1120_p2_n_0 : STD_LOGIC;
  signal add_ln41_fu_997_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln41_reg_1818 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln41_reg_1818[0]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7_n_0\ : STD_LOGIC;
  signal \add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7_n_0\ : STD_LOGIC;
  signal add_ln41_reg_1818_pp0_iter7_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal data1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal data2 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal frame_1_address01 : STD_LOGIC;
  signal frame_1_address013_out : STD_LOGIC;
  signal \^frame_8_ce0\ : STD_LOGIC;
  signal frame_address01 : STD_LOGIC;
  signal frame_address0116_out : STD_LOGIC;
  signal frame_address0117_out : STD_LOGIC;
  signal frame_address0118_out : STD_LOGIC;
  signal frame_address0119_out : STD_LOGIC;
  signal frame_address0120_out : STD_LOGIC;
  signal frame_address0121_out : STD_LOGIC;
  signal frame_ce01 : STD_LOGIC;
  signal frame_ce02 : STD_LOGIC;
  signal grp_fu_742_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_761_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_780_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_799_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_818_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_837_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_856_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_875_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_894_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_ce0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_ce0 : STD_LOGIC;
  signal indvar_flatten6_fu_1040 : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten6_fu_104_reg_n_0_[9]\ : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_10 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_11 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_12 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_13 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_14 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_15 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_16 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_17 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_18 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_19 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_2 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_20 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_21 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_22 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_23 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_24 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_25 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_26 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_27 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_28 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_29 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_3 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_30 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_31 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_32 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_33 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_34 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_35 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_36 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_37 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_38 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_39 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_4 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_40 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_41 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_42 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_43 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_44 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_45 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_46 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_47 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_48 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_49 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_5 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_50 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_51 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_52 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_53 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_54 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_55 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_56 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_57 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_58 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_59 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_6 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_60 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_61 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_62 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_63 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_64 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_7 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_8 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U35_n_9 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_13 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_14 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_15 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_16 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_17 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_18 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_19 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_20 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_21 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_22 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_23 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_24 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_25 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_26 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_27 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_28 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_29 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U36_n_5 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_26 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_27 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_28 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_29 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_30 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_31 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_32 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_33 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_34 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_35 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_36 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_37 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_38 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_39 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_40 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_41 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_42 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_43 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_44 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_45 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_46 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_47 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_48 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_49 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_50 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_51 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_52 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_53 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_54 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_55 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_56 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_57 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_58 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_59 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_60 : STD_LOGIC;
  signal mul_6ns_8ns_13_1_1_U37_n_61 : STD_LOGIC;
  signal mul_ln42_fu_1013_p0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q0[7]_i_4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_11__5_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_12__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_12__2_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_12__3_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_12_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_27__5_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_27_n_0 : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__3_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_28__4_n_0\ : STD_LOGIC;
  signal \ram_reg_0_255_0_0_i_30__2_n_0\ : STD_LOGIC;
  signal ram_reg_0_255_0_0_i_41_n_0 : STD_LOGIC;
  signal select_ln40_2_reg_1810 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_2_reg_1810_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal select_ln40_2_reg_1810_pp0_iter7_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_2_reg_1810_pp0_iter8_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_2_reg_1810_pp0_iter9_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_fu_955_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_reg_1802 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln40_reg_1802[5]_i_2_n_0\ : STD_LOGIC;
  signal select_ln40_reg_1802_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5_n_0\ : STD_LOGIC;
  signal \select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5_n_0\ : STD_LOGIC;
  signal select_ln40_reg_1802_pp0_iter7_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_reg_1802_pp0_iter8_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln40_reg_1802_pp0_iter9_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sext_ln42_1_fu_1669_p1 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sext_ln46_1_fu_1653_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sub_ln45_fu_1541_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \sub_ln45_fu_1541_p2__0\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal sub_ln46_fu_1602_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp2_fu_1523_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal tmp_11_fu_1427_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_15_fu_1450_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_19_fu_1473_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_23_fu_1496_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_27_fu_1551_p9 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal tmp_31_fu_1612_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_33_fu_1078_p3 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tmp_36_fu_1149_p3 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal tmp_39_fu_1308_p3 : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal tmp_42_reg_1823_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7_n_0\ : STD_LOGIC;
  signal \tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7_n_0\ : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_100 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_101 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_102 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_103 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_104 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_105 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_98 : STD_LOGIC;
  signal tmp_42_reg_1823_reg_n_99 : STD_LOGIC;
  signal tmp_45_reg_2224 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \tmp_45_reg_2224[3]_i_102_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_106_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_10_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_110_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_120_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_121_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_122_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_123_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_13_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_14_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_15_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_16_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_17_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_18_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_19_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_20_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_21_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_22_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_23_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_24_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_25_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_26_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_27_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_28_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_29_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_31_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_32_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_33_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_34_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_35_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_36_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_37_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_38_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_39_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_41_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_43_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_48_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_51_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_61_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_62_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_63_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_64_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_65_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_66_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_67_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_68_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_74_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_77_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_7_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_85_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_90_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_98_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224[3]_i_9_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_1\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_2\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_3\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_4\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_30_n_7\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_45_n_6\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \tmp_45_reg_2224_reg[3]_i_8_n_7\ : STD_LOGIC;
  signal tmp_4_fu_1381_p9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_fu_1404_p9 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal tmp_fu_1574_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tmp_fu_1574_p2__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal trunc_ln40_reg_1834 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln40_reg_1834_pp0_iter10_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln41_reg_1846 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln41_reg_1846_pp0_iter10_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln51_fu_1747_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln51_reg_2229 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln51_reg_2229[0]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[0]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_101_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_10_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_11_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_12_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_132_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_134_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_135_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_13_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_14_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_15_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_16_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_17_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_18_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_19_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_20_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_21_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_22_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_23_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_24_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_25_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_26_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_27_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_28_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_29_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_30_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_31_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_32_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_33_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_34_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_35_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_39_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_44_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_49_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_54_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_61_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_65_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_67_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_68_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_6_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_79_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_7_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_82_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_84_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229[7]_i_9_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \trunc_ln51_reg_2229_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U30_n_0 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U30_n_1 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U31_n_0 : STD_LOGIC;
  signal urem_6ns_3ns_2_10_1_U31_n_1 : STD_LOGIC;
  signal x_fu_96 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \x_fu_96[4]_i_2_n_0\ : STD_LOGIC;
  signal \y_fu_100[0]_i_3_n_0\ : STD_LOGIC;
  signal \y_fu_100[0]_i_4_n_0\ : STD_LOGIC;
  signal \y_fu_100[0]_i_5_n_0\ : STD_LOGIC;
  signal \y_fu_100[0]_i_6_n_0\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[0]\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[1]\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[2]\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[3]\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[4]\ : STD_LOGIC;
  signal \y_fu_100_reg_n_0_[5]\ : STD_LOGIC;
  signal zext_ln41_1_fu_1116_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln45_13_fu_1263_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal zext_ln45_9_fu_1202_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_tmp_42_reg_1823_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_tmp_42_reg_1823_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_tmp_42_reg_1823_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_tmp_42_reg_1823_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_tmp_42_reg_1823_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 13 );
  signal NLW_tmp_42_reg_1823_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_tmp_42_reg_1823_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_45_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_45_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_45_reg_2224_reg[3]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_trunc_ln51_reg_2229_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_trunc_ln51_reg_2229_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_trunc_ln51_reg_2229_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7 ";
  attribute srl_bus_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg ";
  attribute srl_name of \add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter10_reg_reg_srl10 : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/ap_loop_exit_ready_pp0_iter10_reg_reg_srl10 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[7]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0[7]_i_3__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q0[7]_i_3__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q0[7]_i_3__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \q0[7]_i_3__3\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[7]_i_3__4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \q0[7]_i_3__5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \q0[7]_i_3__6\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \q0[7]_i_3__7\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \q0[7]_i_4\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_11__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_11__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_11__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_11__5\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_12 : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_12__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_12__1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_12__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_12__3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_27 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_27__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_27__1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_27__5\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_28__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_28__3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_28__4\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_28__6\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_29__2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_30__2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_31__3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_32__2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_34__3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ram_reg_0_255_0_0_i_35__3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_37 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_40 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_0_255_0_0_i_41 : label is "soft_lutpair121";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5 ";
  attribute SOFT_HLUTNM of \select_ln40_reg_1802[5]_i_2\ : label is "soft_lutpair107";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5 ";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5 ";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5 ";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5 ";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5 ";
  attribute srl_bus_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg ";
  attribute srl_name of \select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5 ";
  attribute srl_bus_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7 ";
  attribute srl_bus_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7 ";
  attribute srl_bus_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg ";
  attribute srl_name of \tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7\ : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125/tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7 ";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of tmp_42_reg_1823_reg : label is "yes";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of tmp_42_reg_1823_reg : label is "{SYNTH-12 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_123\ : label is "soft_lutpair108";
  attribute HLUTNM : string;
  attribute HLUTNM of \tmp_45_reg_2224[3]_i_27\ : label is "lutpair0";
  attribute HLUTNM of \tmp_45_reg_2224[3]_i_36\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_40\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_41\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_43\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_72\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_74\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \tmp_45_reg_2224[3]_i_77\ : label is "soft_lutpair96";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_45_reg_2224_reg[3]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_45_reg_2224_reg[3]_i_12\ : label is 35;
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_132\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_135\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_34\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_35\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_40\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_43\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_50\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_62\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \trunc_ln51_reg_2229[7]_i_84\ : label is "soft_lutpair97";
  attribute ADDER_THRESHOLD of \trunc_ln51_reg_2229_reg[7]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \x_fu_96[4]_i_2\ : label is "soft_lutpair107";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  frame_8_ce0 <= \^frame_8_ce0\;
add_ln40_1_fu_1092_p2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln40_2_reg_1810_pp0_iter9_reg(0),
      O => add_ln40_1_fu_1092_p2_n_0
    );
add_ln41_1_fu_1120_p2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => select_ln40_reg_1802_pp0_iter9_reg(0),
      O => add_ln41_1_fu_1120_p2_n_0
    );
\add_ln41_reg_1818[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_fu_96(0),
      O => \add_ln41_reg_1818[0]_i_2_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln41_reg_1818(0),
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln41_fu_997_p2(2),
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln41_fu_997_p2(3),
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln41_fu_997_p2(4),
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7_n_0\
    );
\add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln41_fu_997_p2(5),
      Q => \add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7_n_0\
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[0]_srl6_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(0),
      R => '0'
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[1]_srl7_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(1),
      R => '0'
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[2]_srl7_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(2),
      R => '0'
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[3]_srl7_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(3),
      R => '0'
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[4]_srl7_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(4),
      R => '0'
    );
\add_ln41_reg_1818_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818_pp0_iter6_reg_reg[5]_srl7_n_0\,
      Q => add_ln41_reg_1818_pp0_iter7_reg(5),
      R => '0'
    );
\add_ln41_reg_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \add_ln41_reg_1818[0]_i_2_n_0\,
      Q => add_ln41_reg_1818(0),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
ap_enable_reg_pp0_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter9_0,
      Q => ap_enable_reg_pp0_iter10,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter10,
      Q => ap_enable_reg_pp0_iter11,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter12_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter11,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_ce0,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => indvar_flatten6_fu_1040,
      Q => ap_enable_reg_pp0_iter1,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7,
      Q => ap_enable_reg_pp0_iter8,
      R => \^ap_rst_n_inv\
    );
ap_enable_reg_pp0_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter8,
      Q => ap_enable_reg_pp0_iter9_0,
      R => \^ap_rst_n_inv\
    );
ap_loop_exit_ready_pp0_iter10_reg_reg_srl10: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_0
    );
\ap_loop_exit_ready_pp0_iter11_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter10_reg_reg_srl10_n_0,
      Q => ap_loop_exit_ready_pp0_iter11_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init_9
     port map (
      A(5 downto 0) => mul_ln42_fu_1013_p0(5 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(0) => \y_fu_100_reg_n_0_[0]\,
      add_ln40_fu_937_p2(11 downto 0) => add_ln40_fu_937_p2(11 downto 0),
      add_ln41_fu_997_p2(4 downto 1) => add_ln41_fu_997_p2(5 downto 2),
      add_ln41_fu_997_p2(0) => add_ln41_fu_997_p2(0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => ram_reg_bram_0(3 downto 2),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \y_fu_100[0]_i_3_n_0\,
      ap_loop_exit_ready_pp0_iter11_reg => ap_loop_exit_ready_pp0_iter11_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_ready,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_5,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_6,
      indvar_flatten6_fu_1040 => indvar_flatten6_fu_1040,
      \indvar_flatten6_fu_104_reg[0]\ => \indvar_flatten6_fu_104_reg_n_0_[0]\,
      \indvar_flatten6_fu_104_reg[11]\ => \indvar_flatten6_fu_104_reg_n_0_[9]\,
      \indvar_flatten6_fu_104_reg[11]_0\ => \indvar_flatten6_fu_104_reg_n_0_[10]\,
      \indvar_flatten6_fu_104_reg[11]_1\ => \indvar_flatten6_fu_104_reg_n_0_[11]\,
      \indvar_flatten6_fu_104_reg[8]\ => \indvar_flatten6_fu_104_reg_n_0_[1]\,
      \indvar_flatten6_fu_104_reg[8]_0\ => \indvar_flatten6_fu_104_reg_n_0_[2]\,
      \indvar_flatten6_fu_104_reg[8]_1\ => \indvar_flatten6_fu_104_reg_n_0_[3]\,
      \indvar_flatten6_fu_104_reg[8]_2\ => \indvar_flatten6_fu_104_reg_n_0_[4]\,
      \indvar_flatten6_fu_104_reg[8]_3\ => \indvar_flatten6_fu_104_reg_n_0_[5]\,
      \indvar_flatten6_fu_104_reg[8]_4\ => \indvar_flatten6_fu_104_reg_n_0_[6]\,
      \indvar_flatten6_fu_104_reg[8]_5\ => \indvar_flatten6_fu_104_reg_n_0_[7]\,
      \indvar_flatten6_fu_104_reg[8]_6\ => \indvar_flatten6_fu_104_reg_n_0_[8]\,
      \select_ln40_2_reg_1810_reg[0]\ => \y_fu_100[0]_i_4_n_0\,
      select_ln40_fu_955_p3(5 downto 0) => select_ln40_fu_955_p3(5 downto 0),
      \select_ln40_reg_1802_reg[5]\ => \select_ln40_reg_1802[5]_i_2_n_0\,
      x_fu_96(5 downto 0) => x_fu_96(5 downto 0),
      \x_fu_96_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \x_fu_96_reg[4]\ => \x_fu_96[4]_i_2_n_0\,
      \y_fu_100_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      \y_fu_100_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \y_fu_100_reg[0]_1\ => flow_control_loop_pipe_sequential_init_U_n_26,
      \y_fu_100_reg[0]_2\ => flow_control_loop_pipe_sequential_init_U_n_27,
      \y_fu_100_reg[0]_3\ => flow_control_loop_pipe_sequential_init_U_n_28,
      \y_fu_100_reg[0]_4\ => flow_control_loop_pipe_sequential_init_U_n_29,
      \y_fu_100_reg[0]_5\(0) => flow_control_loop_pipe_sequential_init_U_n_32,
      \y_fu_100_reg[1]\ => \y_fu_100_reg_n_0_[1]\,
      \y_fu_100_reg[2]\ => \y_fu_100_reg_n_0_[2]\,
      \y_fu_100_reg[3]\ => \y_fu_100_reg_n_0_[3]\,
      \y_fu_100_reg[4]\ => \y_fu_100_reg_n_0_[4]\,
      \y_fu_100_reg[5]\ => \y_fu_100_reg_n_0_[5]\
    );
\indvar_flatten6_fu_104_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(0),
      Q => \indvar_flatten6_fu_104_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(10),
      Q => \indvar_flatten6_fu_104_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(11),
      Q => \indvar_flatten6_fu_104_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(1),
      Q => \indvar_flatten6_fu_104_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(2),
      Q => \indvar_flatten6_fu_104_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(3),
      Q => \indvar_flatten6_fu_104_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(4),
      Q => \indvar_flatten6_fu_104_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(5),
      Q => \indvar_flatten6_fu_104_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(6),
      Q => \indvar_flatten6_fu_104_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(7),
      Q => \indvar_flatten6_fu_104_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(8),
      Q => \indvar_flatten6_fu_104_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten6_fu_104_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln40_fu_937_p2(9),
      Q => \indvar_flatten6_fu_104_reg_n_0_[9]\,
      R => '0'
    );
mac_muladd_6ns_6ns_6ns_12_4_1_U46: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1_10
     port map (
      D(5 downto 0) => select_ln40_2_reg_1810_pp0_iter7_reg(5 downto 0),
      Q(5 downto 0) => select_ln40_reg_1802_pp0_iter9_reg(5 downto 0),
      ap_clk => ap_clk,
      output_r_address0(11 downto 0) => output_r_address0(11 downto 0)
    );
mul_6ns_8ns_13_1_1_U33: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1
     port map (
      A(5 downto 0) => A(7 downto 2),
      D(5 downto 0) => select_ln40_2_reg_1810_pp0_iter7_reg(5 downto 0),
      P(1 downto 0) => tmp_33_fu_1078_p3(5 downto 4),
      Q(0) => Q(0),
      add_ln35_1_reg_459_pp0_iter8_reg(6 downto 0) => add_ln35_1_reg_459_pp0_iter8_reg(8 downto 2),
      address0(6 downto 0) => address0(8 downto 2),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_1\ => \ap_CS_fsm_reg[5]_1\,
      \ap_CS_fsm_reg[5]_10\(5 downto 0) => \ap_CS_fsm_reg[5]_10\(7 downto 2),
      \ap_CS_fsm_reg[5]_11\ => \ap_CS_fsm_reg[5]_11\,
      \ap_CS_fsm_reg[5]_12\ => \ap_CS_fsm_reg[5]_12\,
      \ap_CS_fsm_reg[5]_13\ => \ap_CS_fsm_reg[5]_13\,
      \ap_CS_fsm_reg[5]_14\(5 downto 0) => \ap_CS_fsm_reg[5]_14\(7 downto 2),
      \ap_CS_fsm_reg[5]_15\ => \ap_CS_fsm_reg[5]_15\,
      \ap_CS_fsm_reg[5]_16\ => \ap_CS_fsm_reg[5]_16\,
      \ap_CS_fsm_reg[5]_17\(5 downto 0) => \ap_CS_fsm_reg[5]_17\(7 downto 2),
      \ap_CS_fsm_reg[5]_18\ => \ap_CS_fsm_reg[5]_18\,
      \ap_CS_fsm_reg[5]_19\ => \ap_CS_fsm_reg[5]_19\,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_2\,
      \ap_CS_fsm_reg[5]_20\ => \ap_CS_fsm_reg[5]_20\,
      \ap_CS_fsm_reg[5]_21\(5 downto 0) => \ap_CS_fsm_reg[5]_21\(7 downto 2),
      \ap_CS_fsm_reg[5]_22\ => \ap_CS_fsm_reg[5]_22\,
      \ap_CS_fsm_reg[5]_23\ => \ap_CS_fsm_reg[5]_23\,
      \ap_CS_fsm_reg[5]_24\ => \ap_CS_fsm_reg[5]_24\,
      \ap_CS_fsm_reg[5]_25\ => \ap_CS_fsm_reg[5]_25\,
      \ap_CS_fsm_reg[5]_26\(5 downto 0) => \ap_CS_fsm_reg[5]_26\(7 downto 2),
      \ap_CS_fsm_reg[5]_27\ => \ap_CS_fsm_reg[5]_27\,
      \ap_CS_fsm_reg[5]_28\ => \ap_CS_fsm_reg[5]_28\,
      \ap_CS_fsm_reg[5]_29\ => \ap_CS_fsm_reg[5]_29\,
      \ap_CS_fsm_reg[5]_3\ => \ap_CS_fsm_reg[5]_3\,
      \ap_CS_fsm_reg[5]_30\(5 downto 0) => \ap_CS_fsm_reg[5]_30\(7 downto 2),
      \ap_CS_fsm_reg[5]_31\ => \ap_CS_fsm_reg[5]_31\,
      \ap_CS_fsm_reg[5]_4\ => \ap_CS_fsm_reg[5]_4\,
      \ap_CS_fsm_reg[5]_5\ => \ap_CS_fsm_reg[5]_5\,
      \ap_CS_fsm_reg[5]_6\(5 downto 0) => \ap_CS_fsm_reg[5]_6\(7 downto 2),
      \ap_CS_fsm_reg[5]_7\ => \ap_CS_fsm_reg[5]_7\,
      \ap_CS_fsm_reg[5]_8\ => \ap_CS_fsm_reg[5]_8\,
      \ap_CS_fsm_reg[5]_9\ => \ap_CS_fsm_reg[5]_9\,
      ap_clk => ap_clk,
      data0(2 downto 0) => data0(4 downto 2),
      data1(2 downto 0) => data1(4 downto 2),
      data2(6 downto 0) => data2(8 downto 2),
      frame_1_address01 => frame_1_address01,
      frame_1_address013_out => frame_1_address013_out,
      frame_address01 => frame_address01,
      frame_address0116_out => frame_address0116_out,
      frame_address0117_out => frame_address0117_out,
      frame_address0118_out => frame_address0118_out,
      frame_address0119_out => frame_address0119_out,
      frame_address0120_out => frame_address0120_out,
      frame_address0121_out => frame_address0121_out,
      p_0_in => p_0_in,
      \q0_reg[0]\ => \ram_reg_0_255_0_0_i_11__3_n_0\,
      \q0_reg[0]_0\ => mul_6ns_8ns_13_1_1_U35_n_16,
      \q0_reg[0]_1\ => mul_6ns_8ns_13_1_1_U37_n_37,
      \q0_reg[0]_10\ => mul_6ns_8ns_13_1_1_U35_n_2,
      \q0_reg[0]_11\ => mul_6ns_8ns_13_1_1_U37_n_57,
      \q0_reg[0]_12\ => \ram_reg_0_255_0_0_i_12__3_n_0\,
      \q0_reg[0]_13\ => mul_6ns_8ns_13_1_1_U35_n_15,
      \q0_reg[0]_14\ => mul_6ns_8ns_13_1_1_U37_n_61,
      \q0_reg[0]_15\ => \ram_reg_0_255_0_0_i_11__1_n_0\,
      \q0_reg[0]_16\ => mul_6ns_8ns_13_1_1_U35_n_58,
      \q0_reg[0]_17\ => mul_6ns_8ns_13_1_1_U37_n_33,
      \q0_reg[0]_18\ => \ram_reg_0_255_0_0_i_11__5_n_0\,
      \q0_reg[0]_19\ => mul_6ns_8ns_13_1_1_U35_n_23,
      \q0_reg[0]_2\(0) => ram_reg_bram_0(3),
      \q0_reg[0]_20\ => mul_6ns_8ns_13_1_1_U37_n_38,
      \q0_reg[0]_21\ => \ram_reg_0_255_0_0_i_12__0_n_0\,
      \q0_reg[0]_22\ => mul_6ns_8ns_13_1_1_U35_n_51,
      \q0_reg[0]_23\ => mul_6ns_8ns_13_1_1_U37_n_46,
      \q0_reg[0]_24\ => \ram_reg_0_255_0_0_i_12__1_n_0\,
      \q0_reg[0]_25\ => mul_6ns_8ns_13_1_1_U35_n_43,
      \q0_reg[0]_26\ => mul_6ns_8ns_13_1_1_U37_n_50,
      \q0_reg[0]_3\ => \ram_reg_0_255_0_0_i_11__0_n_0\,
      \q0_reg[0]_4\ => mul_6ns_8ns_13_1_1_U35_n_44,
      \q0_reg[0]_5\ => mul_6ns_8ns_13_1_1_U37_n_26,
      \q0_reg[0]_6\ => ram_reg_0_255_0_0_i_12_n_0,
      \q0_reg[0]_7\ => mul_6ns_8ns_13_1_1_U35_n_30,
      \q0_reg[0]_8\ => mul_6ns_8ns_13_1_1_U37_n_45,
      \q0_reg[0]_9\ => \ram_reg_0_255_0_0_i_12__2_n_0\,
      \ram_reg_0_255_0_0__5\ => \^frame_8_ce0\,
      \ram_reg_0_255_0_0__5_0\(0) => \ram_reg_0_255_0_0__5\(0),
      \ram_reg_0_255_0_0__5_1\ => \ram_reg_0_255_0_0__5_0\,
      \ram_reg_0_255_0_0__6\ => mul_6ns_8ns_13_1_1_U35_n_17,
      \ram_reg_0_255_0_0__6_0\ => mul_6ns_8ns_13_1_1_U37_n_36,
      \ram_reg_0_255_0_0__6_1\ => mul_6ns_8ns_13_1_1_U35_n_18,
      \ram_reg_0_255_0_0__6_10\ => mul_6ns_8ns_13_1_1_U37_n_29,
      \ram_reg_0_255_0_0__6_11\ => mul_6ns_8ns_13_1_1_U35_n_31,
      \ram_reg_0_255_0_0__6_12\ => mul_6ns_8ns_13_1_1_U37_n_44,
      \ram_reg_0_255_0_0__6_13\ => mul_6ns_8ns_13_1_1_U35_n_32,
      \ram_reg_0_255_0_0__6_14\ => mul_6ns_8ns_13_1_1_U37_n_43,
      \ram_reg_0_255_0_0__6_15\ => mul_6ns_8ns_13_1_1_U35_n_33,
      \ram_reg_0_255_0_0__6_16\ => mul_6ns_8ns_13_1_1_U37_n_42,
      \ram_reg_0_255_0_0__6_17\ => mul_6ns_8ns_13_1_1_U35_n_3,
      \ram_reg_0_255_0_0__6_18\ => mul_6ns_8ns_13_1_1_U37_n_56,
      \ram_reg_0_255_0_0__6_19\ => mul_6ns_8ns_13_1_1_U35_n_4,
      \ram_reg_0_255_0_0__6_2\ => mul_6ns_8ns_13_1_1_U37_n_35,
      \ram_reg_0_255_0_0__6_20\ => mul_6ns_8ns_13_1_1_U37_n_55,
      \ram_reg_0_255_0_0__6_21\ => mul_6ns_8ns_13_1_1_U35_n_5,
      \ram_reg_0_255_0_0__6_22\ => mul_6ns_8ns_13_1_1_U37_n_54,
      \ram_reg_0_255_0_0__6_23\ => mul_6ns_8ns_13_1_1_U35_n_11,
      \ram_reg_0_255_0_0__6_24\ => mul_6ns_8ns_13_1_1_U37_n_60,
      \ram_reg_0_255_0_0__6_25\ => mul_6ns_8ns_13_1_1_U35_n_12,
      \ram_reg_0_255_0_0__6_26\ => mul_6ns_8ns_13_1_1_U37_n_59,
      \ram_reg_0_255_0_0__6_27\ => mul_6ns_8ns_13_1_1_U35_n_14,
      \ram_reg_0_255_0_0__6_28\ => mul_6ns_8ns_13_1_1_U37_n_58,
      \ram_reg_0_255_0_0__6_29\ => mul_6ns_8ns_13_1_1_U35_n_61,
      \ram_reg_0_255_0_0__6_3\ => mul_6ns_8ns_13_1_1_U35_n_19,
      \ram_reg_0_255_0_0__6_30\ => mul_6ns_8ns_13_1_1_U37_n_30,
      \ram_reg_0_255_0_0__6_31\ => mul_6ns_8ns_13_1_1_U35_n_60,
      \ram_reg_0_255_0_0__6_32\ => mul_6ns_8ns_13_1_1_U37_n_31,
      \ram_reg_0_255_0_0__6_33\ => mul_6ns_8ns_13_1_1_U35_n_59,
      \ram_reg_0_255_0_0__6_34\ => mul_6ns_8ns_13_1_1_U37_n_32,
      \ram_reg_0_255_0_0__6_35\ => mul_6ns_8ns_13_1_1_U35_n_26,
      \ram_reg_0_255_0_0__6_36\ => mul_6ns_8ns_13_1_1_U37_n_41,
      \ram_reg_0_255_0_0__6_37\ => mul_6ns_8ns_13_1_1_U35_n_25,
      \ram_reg_0_255_0_0__6_38\ => mul_6ns_8ns_13_1_1_U37_n_40,
      \ram_reg_0_255_0_0__6_39\ => mul_6ns_8ns_13_1_1_U35_n_24,
      \ram_reg_0_255_0_0__6_4\ => mul_6ns_8ns_13_1_1_U37_n_34,
      \ram_reg_0_255_0_0__6_40\ => mul_6ns_8ns_13_1_1_U37_n_39,
      \ram_reg_0_255_0_0__6_41\ => mul_6ns_8ns_13_1_1_U35_n_52,
      \ram_reg_0_255_0_0__6_42\ => mul_6ns_8ns_13_1_1_U37_n_47,
      \ram_reg_0_255_0_0__6_43\ => mul_6ns_8ns_13_1_1_U35_n_53,
      \ram_reg_0_255_0_0__6_44\ => mul_6ns_8ns_13_1_1_U37_n_48,
      \ram_reg_0_255_0_0__6_45\ => mul_6ns_8ns_13_1_1_U35_n_54,
      \ram_reg_0_255_0_0__6_46\ => mul_6ns_8ns_13_1_1_U37_n_49,
      \ram_reg_0_255_0_0__6_47\ => mul_6ns_8ns_13_1_1_U35_n_39,
      \ram_reg_0_255_0_0__6_48\ => mul_6ns_8ns_13_1_1_U37_n_51,
      \ram_reg_0_255_0_0__6_49\ => mul_6ns_8ns_13_1_1_U35_n_40,
      \ram_reg_0_255_0_0__6_5\ => mul_6ns_8ns_13_1_1_U35_n_45,
      \ram_reg_0_255_0_0__6_50\ => mul_6ns_8ns_13_1_1_U37_n_52,
      \ram_reg_0_255_0_0__6_51\ => mul_6ns_8ns_13_1_1_U35_n_42,
      \ram_reg_0_255_0_0__6_52\ => mul_6ns_8ns_13_1_1_U37_n_53,
      \ram_reg_0_255_0_0__6_6\ => mul_6ns_8ns_13_1_1_U37_n_27,
      \ram_reg_0_255_0_0__6_7\ => mul_6ns_8ns_13_1_1_U35_n_46,
      \ram_reg_0_255_0_0__6_8\ => mul_6ns_8ns_13_1_1_U37_n_28,
      \ram_reg_0_255_0_0__6_9\ => mul_6ns_8ns_13_1_1_U35_n_47,
      ram_reg_0_255_0_0_i_28_0(4 downto 0) => zext_ln45_13_fu_1263_p1(4 downto 0),
      ram_reg_0_255_0_0_i_28_1(4 downto 0) => zext_ln45_9_fu_1202_p1(4 downto 0),
      ram_reg_0_255_0_0_i_5_0 => mul_6ns_8ns_13_1_1_U35_n_20,
      \ram_reg_0_255_0_0_i_5__0_0\ => mul_6ns_8ns_13_1_1_U35_n_48,
      \ram_reg_0_255_0_0_i_5__1_0\ => mul_6ns_8ns_13_1_1_U35_n_34,
      \ram_reg_0_255_0_0_i_5__2_0\ => mul_6ns_8ns_13_1_1_U35_n_6,
      \ram_reg_0_255_0_0_i_5__3_0\ => mul_6ns_8ns_13_1_1_U35_n_13,
      \ram_reg_0_255_0_0_i_5__4_0\ => mul_6ns_8ns_13_1_1_U35_n_62,
      \ram_reg_0_255_0_0_i_5__5_0\ => mul_6ns_8ns_13_1_1_U35_n_27,
      \ram_reg_0_255_0_0_i_5__6_0\ => mul_6ns_8ns_13_1_1_U35_n_55,
      \ram_reg_0_255_0_0_i_5__7_0\ => mul_6ns_8ns_13_1_1_U35_n_41,
      ram_reg_0_255_0_0_i_6_0 => mul_6ns_8ns_13_1_1_U35_n_21,
      \ram_reg_0_255_0_0_i_6__0_0\ => mul_6ns_8ns_13_1_1_U35_n_49,
      \ram_reg_0_255_0_0_i_6__1_0\ => mul_6ns_8ns_13_1_1_U35_n_35,
      \ram_reg_0_255_0_0_i_6__2_0\ => mul_6ns_8ns_13_1_1_U35_n_7,
      \ram_reg_0_255_0_0_i_6__3_0\ => mul_6ns_8ns_13_1_1_U35_n_10,
      \ram_reg_0_255_0_0_i_6__4_0\ => mul_6ns_8ns_13_1_1_U35_n_63,
      \ram_reg_0_255_0_0_i_6__5_0\ => mul_6ns_8ns_13_1_1_U35_n_28,
      \ram_reg_0_255_0_0_i_6__6_0\ => mul_6ns_8ns_13_1_1_U35_n_56,
      \ram_reg_0_255_0_0_i_6__7_0\ => mul_6ns_8ns_13_1_1_U35_n_38,
      ram_reg_0_255_0_0_i_7_0 => mul_6ns_8ns_13_1_1_U35_n_22,
      \ram_reg_0_255_0_0_i_7__0_0\ => mul_6ns_8ns_13_1_1_U35_n_50,
      \ram_reg_0_255_0_0_i_7__1_0\ => mul_6ns_8ns_13_1_1_U35_n_36,
      \ram_reg_0_255_0_0_i_7__2_0\ => mul_6ns_8ns_13_1_1_U35_n_8,
      \ram_reg_0_255_0_0_i_7__3_0\ => mul_6ns_8ns_13_1_1_U35_n_9,
      \ram_reg_0_255_0_0_i_7__4_0\ => mul_6ns_8ns_13_1_1_U35_n_64,
      \ram_reg_0_255_0_0_i_7__5_0\ => mul_6ns_8ns_13_1_1_U35_n_29,
      \ram_reg_0_255_0_0_i_7__6_0\ => mul_6ns_8ns_13_1_1_U35_n_57,
      \ram_reg_0_255_0_0_i_7__7_0\ => mul_6ns_8ns_13_1_1_U35_n_37,
      \ram_reg_0_31_0_0__6\ => \ram_reg_0_31_0_0__6\,
      \ram_reg_0_31_0_0__6_0\ => \ram_reg_0_31_0_0__6_0\,
      \ram_reg_0_31_0_0__6_1\ => \ram_reg_0_31_0_0__6_1\,
      \remd_reg[0]\ => \remd_reg[0]\,
      \remd_reg[0]_0\ => \remd_reg[0]_0\,
      \remd_reg[1]\ => \remd_reg[1]\,
      \remd_reg[1]_0\ => \remd_reg[1]_0\,
      \remd_reg[1]_1\ => \remd_reg[1]_1\,
      \remd_reg[1]_2\ => \remd_reg[1]_2\,
      \remd_reg[1]_3\ => \remd_reg[1]_3\,
      \remd_reg[1]_4\ => \remd_reg[1]_4\,
      \remd_reg[1]_5\ => \remd_reg[1]_5\,
      \remd_reg[1]_6\ => \remd_reg[1]_6\,
      \remd_reg[1]_7\ => \remd_reg[1]_7\
    );
mul_6ns_8ns_13_1_1_U34: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_11
     port map (
      D(5 downto 0) => select_ln40_reg_1802_pp0_iter7_reg(5 downto 0),
      P(4 downto 0) => zext_ln41_1_fu_1116_p1(4 downto 0),
      ap_clk => ap_clk,
      data1(7 downto 0) => data1(8 downto 1),
      data6(1 downto 0) => data6(1 downto 0),
      \ram_reg_0_255_0_0_i_35__7\(1 downto 0) => tmp_36_fu_1149_p3(5 downto 4),
      tmp_39_fu_1308_p3(4 downto 0) => tmp_39_fu_1308_p3(8 downto 4)
    );
mul_6ns_8ns_13_1_1_U35: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_12
     port map (
      A(0) => add_ln40_1_fu_1092_p2_n_0,
      P(1 downto 0) => tmp_36_fu_1149_p3(5 downto 4),
      Q(5 downto 0) => select_ln40_2_reg_1810_pp0_iter9_reg(5 downto 0),
      frame_1_address01 => frame_1_address01,
      frame_1_address013_out => frame_1_address013_out,
      frame_address01 => frame_address01,
      frame_address0116_out => frame_address0116_out,
      frame_address0117_out => frame_address0117_out,
      frame_address0118_out => frame_address0118_out,
      frame_address0119_out => frame_address0119_out,
      frame_address0120_out => frame_address0120_out,
      frame_address0121_out => frame_address0121_out,
      \q0[7]_i_4__4\ => ram_reg_0_255_0_0_i_41_n_0,
      \q0[7]_i_4__7\ => \ram_reg_0_255_0_0_i_28__4_n_0\,
      ram_reg_0_255_0_0_i_22 => ram_reg_0_255_0_0_i_27_n_0,
      \ram_reg_0_255_0_0_i_22__0\ => \ram_reg_0_255_0_0_i_27__1_n_0\,
      \ram_reg_0_255_0_0_i_22__4\ => \ram_reg_0_255_0_0_i_27__5_n_0\,
      \ram_reg_0_255_0_0_i_22__5\ => \ram_reg_0_255_0_0_i_27__0_n_0\,
      \ram_reg_0_255_0_0_i_23__1\ => \ram_reg_0_255_0_0_i_28__1_n_0\,
      \ram_reg_0_255_0_0_i_23__2\ => \ram_reg_0_255_0_0_i_30__2_n_0\,
      \ram_reg_0_255_0_0_i_23__6\ => \ram_reg_0_255_0_0_i_28__3_n_0\,
      \ram_reg_0_255_0_0_i_32__4_0\(4 downto 0) => zext_ln45_13_fu_1263_p1(4 downto 0),
      \ram_reg_0_255_0_0_i_32__4_1\(4 downto 0) => zext_ln41_1_fu_1116_p1(4 downto 0),
      \ram_reg_0_255_0_0_i_32__4_2\(4 downto 0) => zext_ln45_9_fu_1202_p1(4 downto 0),
      \trunc_ln40_reg_1834_reg[0]__0\ => mul_6ns_8ns_13_1_1_U35_n_23,
      \trunc_ln40_reg_1834_reg[0]__0_0\ => mul_6ns_8ns_13_1_1_U35_n_24,
      \trunc_ln40_reg_1834_reg[0]__0_1\ => mul_6ns_8ns_13_1_1_U35_n_25,
      \trunc_ln40_reg_1834_reg[0]__0_10\ => mul_6ns_8ns_13_1_1_U35_n_55,
      \trunc_ln40_reg_1834_reg[0]__0_11\ => mul_6ns_8ns_13_1_1_U35_n_56,
      \trunc_ln40_reg_1834_reg[0]__0_12\ => mul_6ns_8ns_13_1_1_U35_n_57,
      \trunc_ln40_reg_1834_reg[0]__0_2\ => mul_6ns_8ns_13_1_1_U35_n_26,
      \trunc_ln40_reg_1834_reg[0]__0_3\ => mul_6ns_8ns_13_1_1_U35_n_27,
      \trunc_ln40_reg_1834_reg[0]__0_4\ => mul_6ns_8ns_13_1_1_U35_n_28,
      \trunc_ln40_reg_1834_reg[0]__0_5\ => mul_6ns_8ns_13_1_1_U35_n_29,
      \trunc_ln40_reg_1834_reg[0]__0_6\ => mul_6ns_8ns_13_1_1_U35_n_51,
      \trunc_ln40_reg_1834_reg[0]__0_7\ => mul_6ns_8ns_13_1_1_U35_n_52,
      \trunc_ln40_reg_1834_reg[0]__0_8\ => mul_6ns_8ns_13_1_1_U35_n_53,
      \trunc_ln40_reg_1834_reg[0]__0_9\ => mul_6ns_8ns_13_1_1_U35_n_54,
      \trunc_ln40_reg_1834_reg[1]__0\ => mul_6ns_8ns_13_1_1_U35_n_9,
      \trunc_ln40_reg_1834_reg[1]__0_0\ => mul_6ns_8ns_13_1_1_U35_n_10,
      \trunc_ln40_reg_1834_reg[1]__0_1\ => mul_6ns_8ns_13_1_1_U35_n_11,
      \trunc_ln40_reg_1834_reg[1]__0_10\ => mul_6ns_8ns_13_1_1_U35_n_20,
      \trunc_ln40_reg_1834_reg[1]__0_11\ => mul_6ns_8ns_13_1_1_U35_n_21,
      \trunc_ln40_reg_1834_reg[1]__0_12\ => mul_6ns_8ns_13_1_1_U35_n_22,
      \trunc_ln40_reg_1834_reg[1]__0_13\ => mul_6ns_8ns_13_1_1_U35_n_37,
      \trunc_ln40_reg_1834_reg[1]__0_14\ => mul_6ns_8ns_13_1_1_U35_n_38,
      \trunc_ln40_reg_1834_reg[1]__0_15\ => mul_6ns_8ns_13_1_1_U35_n_39,
      \trunc_ln40_reg_1834_reg[1]__0_16\ => mul_6ns_8ns_13_1_1_U35_n_40,
      \trunc_ln40_reg_1834_reg[1]__0_17\ => mul_6ns_8ns_13_1_1_U35_n_41,
      \trunc_ln40_reg_1834_reg[1]__0_18\ => mul_6ns_8ns_13_1_1_U35_n_42,
      \trunc_ln40_reg_1834_reg[1]__0_19\ => mul_6ns_8ns_13_1_1_U35_n_43,
      \trunc_ln40_reg_1834_reg[1]__0_2\ => mul_6ns_8ns_13_1_1_U35_n_12,
      \trunc_ln40_reg_1834_reg[1]__0_20\ => mul_6ns_8ns_13_1_1_U35_n_58,
      \trunc_ln40_reg_1834_reg[1]__0_21\ => mul_6ns_8ns_13_1_1_U35_n_59,
      \trunc_ln40_reg_1834_reg[1]__0_22\ => mul_6ns_8ns_13_1_1_U35_n_60,
      \trunc_ln40_reg_1834_reg[1]__0_23\ => mul_6ns_8ns_13_1_1_U35_n_61,
      \trunc_ln40_reg_1834_reg[1]__0_24\ => mul_6ns_8ns_13_1_1_U35_n_62,
      \trunc_ln40_reg_1834_reg[1]__0_25\ => mul_6ns_8ns_13_1_1_U35_n_63,
      \trunc_ln40_reg_1834_reg[1]__0_26\ => mul_6ns_8ns_13_1_1_U35_n_64,
      \trunc_ln40_reg_1834_reg[1]__0_3\ => mul_6ns_8ns_13_1_1_U35_n_13,
      \trunc_ln40_reg_1834_reg[1]__0_4\ => mul_6ns_8ns_13_1_1_U35_n_14,
      \trunc_ln40_reg_1834_reg[1]__0_5\ => mul_6ns_8ns_13_1_1_U35_n_15,
      \trunc_ln40_reg_1834_reg[1]__0_6\ => mul_6ns_8ns_13_1_1_U35_n_16,
      \trunc_ln40_reg_1834_reg[1]__0_7\ => mul_6ns_8ns_13_1_1_U35_n_17,
      \trunc_ln40_reg_1834_reg[1]__0_8\ => mul_6ns_8ns_13_1_1_U35_n_18,
      \trunc_ln40_reg_1834_reg[1]__0_9\ => mul_6ns_8ns_13_1_1_U35_n_19,
      \trunc_ln41_reg_1846_reg[0]__0\ => mul_6ns_8ns_13_1_1_U35_n_2,
      \trunc_ln41_reg_1846_reg[0]__0_0\ => mul_6ns_8ns_13_1_1_U35_n_3,
      \trunc_ln41_reg_1846_reg[0]__0_1\ => mul_6ns_8ns_13_1_1_U35_n_4,
      \trunc_ln41_reg_1846_reg[0]__0_10\ => mul_6ns_8ns_13_1_1_U35_n_34,
      \trunc_ln41_reg_1846_reg[0]__0_11\ => mul_6ns_8ns_13_1_1_U35_n_35,
      \trunc_ln41_reg_1846_reg[0]__0_12\ => mul_6ns_8ns_13_1_1_U35_n_36,
      \trunc_ln41_reg_1846_reg[0]__0_13\ => mul_6ns_8ns_13_1_1_U35_n_44,
      \trunc_ln41_reg_1846_reg[0]__0_14\ => mul_6ns_8ns_13_1_1_U35_n_45,
      \trunc_ln41_reg_1846_reg[0]__0_15\ => mul_6ns_8ns_13_1_1_U35_n_46,
      \trunc_ln41_reg_1846_reg[0]__0_16\ => mul_6ns_8ns_13_1_1_U35_n_47,
      \trunc_ln41_reg_1846_reg[0]__0_17\ => mul_6ns_8ns_13_1_1_U35_n_48,
      \trunc_ln41_reg_1846_reg[0]__0_18\ => mul_6ns_8ns_13_1_1_U35_n_49,
      \trunc_ln41_reg_1846_reg[0]__0_19\ => mul_6ns_8ns_13_1_1_U35_n_50,
      \trunc_ln41_reg_1846_reg[0]__0_2\ => mul_6ns_8ns_13_1_1_U35_n_5,
      \trunc_ln41_reg_1846_reg[0]__0_3\ => mul_6ns_8ns_13_1_1_U35_n_6,
      \trunc_ln41_reg_1846_reg[0]__0_4\ => mul_6ns_8ns_13_1_1_U35_n_7,
      \trunc_ln41_reg_1846_reg[0]__0_5\ => mul_6ns_8ns_13_1_1_U35_n_8,
      \trunc_ln41_reg_1846_reg[0]__0_6\ => mul_6ns_8ns_13_1_1_U35_n_30,
      \trunc_ln41_reg_1846_reg[0]__0_7\ => mul_6ns_8ns_13_1_1_U35_n_31,
      \trunc_ln41_reg_1846_reg[0]__0_8\ => mul_6ns_8ns_13_1_1_U35_n_32,
      \trunc_ln41_reg_1846_reg[0]__0_9\ => mul_6ns_8ns_13_1_1_U35_n_33
    );
mul_6ns_8ns_13_1_1_U36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_13
     port map (
      A(0) => add_ln41_1_fu_1120_p2_n_0,
      P(4 downto 0) => zext_ln45_9_fu_1202_p1(4 downto 0),
      Q(5 downto 0) => select_ln40_reg_1802_pp0_iter9_reg(5 downto 0),
      data3(1 downto 0) => data3(1 downto 0),
      data7(1 downto 0) => data7(1 downto 0),
      frame_1_address01 => frame_1_address01,
      frame_1_address013_out => frame_1_address013_out,
      frame_address01 => frame_address01,
      frame_address0116_out => frame_address0116_out,
      frame_address0117_out => frame_address0117_out,
      frame_address0118_out => frame_address0118_out,
      frame_address0119_out => frame_address0119_out,
      frame_address0120_out => frame_address0120_out,
      frame_address0121_out => frame_address0121_out,
      ram_reg_0_255_0_0_i_34_0(1 downto 0) => tmp_33_fu_1078_p3(5 downto 4),
      \ram_reg_0_255_0_0_i_35__7\(1 downto 0) => tmp_36_fu_1149_p3(5 downto 4),
      tmp_39_fu_1308_p3(4 downto 0) => tmp_39_fu_1308_p3(8 downto 4),
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0\ => mul_6ns_8ns_13_1_1_U36_n_5,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_0\ => mul_6ns_8ns_13_1_1_U36_n_13,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_1\ => mul_6ns_8ns_13_1_1_U36_n_14,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_10\ => mul_6ns_8ns_13_1_1_U36_n_23,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_11\ => mul_6ns_8ns_13_1_1_U36_n_24,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_12\ => mul_6ns_8ns_13_1_1_U36_n_25,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_13\ => mul_6ns_8ns_13_1_1_U36_n_26,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_14\ => mul_6ns_8ns_13_1_1_U36_n_27,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_15\ => mul_6ns_8ns_13_1_1_U36_n_28,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_16\ => mul_6ns_8ns_13_1_1_U36_n_29,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_2\ => mul_6ns_8ns_13_1_1_U36_n_15,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_3\ => mul_6ns_8ns_13_1_1_U36_n_16,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_4\ => mul_6ns_8ns_13_1_1_U36_n_17,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_5\ => mul_6ns_8ns_13_1_1_U36_n_18,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_6\ => mul_6ns_8ns_13_1_1_U36_n_19,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_7\ => mul_6ns_8ns_13_1_1_U36_n_20,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_8\ => mul_6ns_8ns_13_1_1_U36_n_21,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0_9\ => mul_6ns_8ns_13_1_1_U36_n_22,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\(6 downto 0) => data2(8 downto 2)
    );
mul_6ns_8ns_13_1_1_U37: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mul_6ns_8ns_13_1_1_14
     port map (
      A(5 downto 0) => add_ln41_reg_1818_pp0_iter7_reg(5 downto 0),
      P(4 downto 0) => zext_ln45_13_fu_1263_p1(4 downto 0),
      add_ln35_1_reg_459_pp0_iter8_reg(1 downto 0) => add_ln35_1_reg_459_pp0_iter8_reg(1 downto 0),
      address0(1 downto 0) => address0(1 downto 0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]_30\(1 downto 0),
      \ap_CS_fsm_reg[5]_0\(1 downto 0) => \ap_CS_fsm_reg[5]_26\(1 downto 0),
      \ap_CS_fsm_reg[5]_1\(1 downto 0) => \ap_CS_fsm_reg[5]_14\(1 downto 0),
      \ap_CS_fsm_reg[5]_2\(1 downto 0) => A(1 downto 0),
      \ap_CS_fsm_reg[5]_3\(1 downto 0) => \ap_CS_fsm_reg[5]_21\(1 downto 0),
      \ap_CS_fsm_reg[5]_4\(1 downto 0) => \ap_CS_fsm_reg[5]_17\(1 downto 0),
      \ap_CS_fsm_reg[5]_5\(1 downto 0) => \ap_CS_fsm_reg[5]_10\(1 downto 0),
      \ap_CS_fsm_reg[5]_6\(1 downto 0) => \ap_CS_fsm_reg[5]_6\(1 downto 0),
      ap_clk => ap_clk,
      data1(4 downto 1) => data1(8 downto 5),
      data1(0) => data1(1),
      data3(1 downto 0) => data3(1 downto 0),
      data6(1 downto 0) => data6(1 downto 0),
      data7(1 downto 0) => data7(1 downto 0),
      frame_1_address01 => frame_1_address01,
      frame_1_address013_out => frame_1_address013_out,
      frame_address01 => frame_address01,
      frame_address0116_out => frame_address0116_out,
      frame_address0117_out => frame_address0117_out,
      frame_address0118_out => frame_address0118_out,
      frame_address0119_out => frame_address0119_out,
      frame_address0120_out => frame_address0120_out,
      frame_address0121_out => frame_address0121_out,
      ram_reg_0_255_0_0(0) => ram_reg_bram_0(3),
      ram_reg_0_255_0_0_0 => mul_6ns_8ns_13_1_1_U36_n_13,
      ram_reg_0_255_0_0_1 => \ram_reg_0_255_0_0_i_11__3_n_0\,
      ram_reg_0_255_0_0_10 => mul_6ns_8ns_13_1_1_U36_n_28,
      ram_reg_0_255_0_0_11 => \ram_reg_0_255_0_0_i_11__1_n_0\,
      ram_reg_0_255_0_0_12 => mul_6ns_8ns_13_1_1_U36_n_16,
      ram_reg_0_255_0_0_13 => \ram_reg_0_255_0_0_i_11__5_n_0\,
      ram_reg_0_255_0_0_14 => mul_6ns_8ns_13_1_1_U36_n_21,
      ram_reg_0_255_0_0_15 => \ram_reg_0_255_0_0_i_12__0_n_0\,
      ram_reg_0_255_0_0_16 => mul_6ns_8ns_13_1_1_U36_n_23,
      ram_reg_0_255_0_0_17 => \ram_reg_0_255_0_0_i_12__1_n_0\,
      ram_reg_0_255_0_0_2 => mul_6ns_8ns_13_1_1_U36_n_19,
      ram_reg_0_255_0_0_3 => \ram_reg_0_255_0_0_i_11__0_n_0\,
      ram_reg_0_255_0_0_4 => mul_6ns_8ns_13_1_1_U36_n_15,
      ram_reg_0_255_0_0_5 => ram_reg_0_255_0_0_i_12_n_0,
      ram_reg_0_255_0_0_6 => mul_6ns_8ns_13_1_1_U36_n_26,
      ram_reg_0_255_0_0_7 => \ram_reg_0_255_0_0_i_12__2_n_0\,
      ram_reg_0_255_0_0_8 => mul_6ns_8ns_13_1_1_U36_n_24,
      ram_reg_0_255_0_0_9 => \ram_reg_0_255_0_0_i_12__3_n_0\,
      \ram_reg_0_255_0_0_i_24__2_0\ => ram_reg_0_255_0_0_i_41_n_0,
      \ram_reg_0_255_0_0_i_24__6_0\ => \ram_reg_0_255_0_0_i_28__4_n_0\,
      \ram_reg_0_255_0_0_i_34__2\(1 downto 0) => tmp_33_fu_1078_p3(5 downto 4),
      \ram_reg_0_255_0_0_i_38__0_0\(1 downto 0) => tmp_36_fu_1149_p3(5 downto 4),
      ram_reg_0_255_0_0_i_8_0 => mul_6ns_8ns_13_1_1_U36_n_5,
      \ram_reg_0_255_0_0_i_8__0_0\ => mul_6ns_8ns_13_1_1_U36_n_18,
      \ram_reg_0_255_0_0_i_8__1_0\ => mul_6ns_8ns_13_1_1_U36_n_14,
      \ram_reg_0_255_0_0_i_8__2_0\ => mul_6ns_8ns_13_1_1_U36_n_27,
      \ram_reg_0_255_0_0_i_8__3_0\ => mul_6ns_8ns_13_1_1_U36_n_25,
      \ram_reg_0_255_0_0_i_8__4_0\ => mul_6ns_8ns_13_1_1_U36_n_29,
      \ram_reg_0_255_0_0_i_8__5_0\ => mul_6ns_8ns_13_1_1_U36_n_17,
      \ram_reg_0_255_0_0_i_8__6_0\ => mul_6ns_8ns_13_1_1_U36_n_20,
      \ram_reg_0_255_0_0_i_8__7_0\ => mul_6ns_8ns_13_1_1_U36_n_22,
      ram_reg_0_255_0_0_i_9_0 => ram_reg_0_255_0_0_i_27_n_0,
      \ram_reg_0_255_0_0_i_9__0_0\ => \ram_reg_0_255_0_0_i_27__1_n_0\,
      \ram_reg_0_255_0_0_i_9__1_0\ => \ram_reg_0_255_0_0_i_28__1_n_0\,
      \ram_reg_0_255_0_0_i_9__2_0\ => \ram_reg_0_255_0_0_i_30__2_n_0\,
      \ram_reg_0_255_0_0_i_9__3_0\(0) => zext_ln41_1_fu_1116_p1(0),
      \ram_reg_0_255_0_0_i_9__4_0\ => \ram_reg_0_255_0_0_i_27__5_n_0\,
      \ram_reg_0_255_0_0_i_9__5_0\ => \ram_reg_0_255_0_0_i_27__0_n_0\,
      \ram_reg_0_255_0_0_i_9__6_0\ => \ram_reg_0_255_0_0_i_28__3_n_0\,
      tmp_39_fu_1308_p3(4 downto 0) => tmp_39_fu_1308_p3(8 downto 4),
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0\ => mul_6ns_8ns_13_1_1_U37_n_27,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_0\ => mul_6ns_8ns_13_1_1_U37_n_29,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_1\ => mul_6ns_8ns_13_1_1_U37_n_30,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_10\ => mul_6ns_8ns_13_1_1_U37_n_49,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_11\ => mul_6ns_8ns_13_1_1_U37_n_51,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_12\ => mul_6ns_8ns_13_1_1_U37_n_53,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_13\ => mul_6ns_8ns_13_1_1_U37_n_54,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_14\ => mul_6ns_8ns_13_1_1_U37_n_56,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_15\ => mul_6ns_8ns_13_1_1_U37_n_58,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_16\ => mul_6ns_8ns_13_1_1_U37_n_60,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_2\ => mul_6ns_8ns_13_1_1_U37_n_32,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_3\ => mul_6ns_8ns_13_1_1_U37_n_34,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_4\ => mul_6ns_8ns_13_1_1_U37_n_36,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_5\ => mul_6ns_8ns_13_1_1_U37_n_39,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_6\ => mul_6ns_8ns_13_1_1_U37_n_41,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_7\ => mul_6ns_8ns_13_1_1_U37_n_42,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_8\ => mul_6ns_8ns_13_1_1_U37_n_44,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0_9\ => mul_6ns_8ns_13_1_1_U37_n_47,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\ => mul_6ns_8ns_13_1_1_U37_n_26,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_0\ => mul_6ns_8ns_13_1_1_U37_n_33,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_1\ => mul_6ns_8ns_13_1_1_U37_n_37,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_2\ => mul_6ns_8ns_13_1_1_U37_n_38,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_3\ => mul_6ns_8ns_13_1_1_U37_n_45,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_4\ => mul_6ns_8ns_13_1_1_U37_n_46,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_5\ => mul_6ns_8ns_13_1_1_U37_n_50,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_6\ => mul_6ns_8ns_13_1_1_U37_n_57,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0_7\ => mul_6ns_8ns_13_1_1_U37_n_61,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\(2 downto 0) => data0(4 downto 2),
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0\ => mul_6ns_8ns_13_1_1_U37_n_28,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_0\ => mul_6ns_8ns_13_1_1_U37_n_31,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_1\ => mul_6ns_8ns_13_1_1_U37_n_35,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_2\ => mul_6ns_8ns_13_1_1_U37_n_40,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_3\ => mul_6ns_8ns_13_1_1_U37_n_43,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_4\ => mul_6ns_8ns_13_1_1_U37_n_48,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_5\ => mul_6ns_8ns_13_1_1_U37_n_52,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_6\ => mul_6ns_8ns_13_1_1_U37_n_55,
      \tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0_7\ => mul_6ns_8ns_13_1_1_U37_n_59
    );
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => frame_ce02,
      I1 => \q0[7]_i_4_n_0\,
      I2 => ram_reg_bram_0(3),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => ram_reg_bram_0(1),
      O => \ap_CS_fsm_reg[5]_32\(0)
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \q0[7]_i_4_n_0\,
      I1 => frame_ce01,
      I2 => ram_reg_bram_0(3),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter9,
      I5 => ram_reg_bram_0(1),
      O => frame_6_ce0
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => \ap_CS_fsm_reg[5]_33\(0)
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => frame_5_ce0
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => frame_7_ce0
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => \ap_CS_fsm_reg[5]_34\(0)
    );
\q0[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => frame_2_ce0
    );
\q0[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => \^frame_8_ce0\
    );
\q0[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_enable_reg_pp0_iter9,
      I4 => ram_reg_bram_0(1),
      O => E(0)
    );
\q0[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707050"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln40_reg_1834(1),
      I4 => trunc_ln40_reg_1834(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_1_ce0
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00307070"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln40_reg_1834(1),
      I4 => trunc_ln40_reg_1834(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_5_ce0
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00307070"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln41_reg_1846(1),
      I4 => trunc_ln41_reg_1846(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_7_ce0
    );
\q0[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00507070"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln41_reg_1846(1),
      I4 => trunc_ln41_reg_1846(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_4_ce0
    );
\q0[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A2A0A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => trunc_ln41_reg_1846(0),
      I2 => trunc_ln41_reg_1846(1),
      I3 => trunc_ln40_reg_1834(1),
      I4 => trunc_ln40_reg_1834(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_2_ce0
    );
\q0[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A2A2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter10,
      I1 => trunc_ln41_reg_1846(0),
      I2 => trunc_ln41_reg_1846(1),
      I3 => trunc_ln40_reg_1834(0),
      I4 => trunc_ln40_reg_1834(1),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_8_ce0
    );
\q0[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00707060"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln41_reg_1846(1),
      I4 => trunc_ln41_reg_1846(0),
      O => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_frame_ce0
    );
\q0[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => trunc_ln40_reg_1834(1),
      I1 => trunc_ln40_reg_1834(0),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln41_reg_1846(1),
      I4 => trunc_ln41_reg_1846(0),
      O => frame_ce01
    );
\q0[7]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln41_reg_1846(1),
      I4 => trunc_ln41_reg_1846(0),
      O => frame_ce02
    );
\q0[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00606070"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => ap_enable_reg_pp0_iter10,
      I3 => trunc_ln40_reg_1834(0),
      I4 => trunc_ln40_reg_1834(1),
      O => \q0[7]_i_4_n_0\
    );
\ram_reg_0_255_0_0_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_1_address01,
      I1 => frame_address01,
      O => \ram_reg_0_255_0_0_i_11__0_n_0\
    );
\ram_reg_0_255_0_0_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address01,
      I1 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_11__1_n_0\
    );
\ram_reg_0_255_0_0_i_11__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0116_out,
      I1 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_11__3_n_0\
    );
\ram_reg_0_255_0_0_i_11__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0118_out,
      I1 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_11__5_n_0\
    );
ram_reg_0_255_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0117_out,
      I1 => frame_1_address013_out,
      O => ram_reg_0_255_0_0_i_12_n_0
    );
\ram_reg_0_255_0_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_1_address013_out,
      I1 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_12__0_n_0\
    );
\ram_reg_0_255_0_0_i_12__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0121_out,
      I1 => frame_address0119_out,
      O => \ram_reg_0_255_0_0_i_12__1_n_0\
    );
\ram_reg_0_255_0_0_i_12__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0119_out,
      I1 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_12__2_n_0\
    );
\ram_reg_0_255_0_0_i_12__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => frame_address0120_out,
      I1 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_12__3_n_0\
    );
ram_reg_0_255_0_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0119_out,
      I1 => frame_address0120_out,
      I2 => frame_address01,
      O => ram_reg_0_255_0_0_i_27_n_0
    );
\ram_reg_0_255_0_0_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_1_address01,
      I1 => frame_address01,
      I2 => frame_1_address013_out,
      O => \ram_reg_0_255_0_0_i_27__0_n_0\
    );
\ram_reg_0_255_0_0_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0120_out,
      I1 => frame_address0121_out,
      I2 => frame_address0116_out,
      O => \ram_reg_0_255_0_0_i_27__1_n_0\
    );
\ram_reg_0_255_0_0_i_27__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0121_out,
      I1 => frame_address0119_out,
      I2 => frame_1_address01,
      O => \ram_reg_0_255_0_0_i_27__5_n_0\
    );
\ram_reg_0_255_0_0_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address01,
      I1 => frame_address0116_out,
      I2 => frame_address0118_out,
      O => \ram_reg_0_255_0_0_i_28__1_n_0\
    );
\ram_reg_0_255_0_0_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0116_out,
      I1 => frame_1_address01,
      I2 => frame_address0117_out,
      O => \ram_reg_0_255_0_0_i_28__3_n_0\
    );
\ram_reg_0_255_0_0_i_28__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0117_out,
      I1 => frame_1_address013_out,
      I2 => frame_address0120_out,
      O => \ram_reg_0_255_0_0_i_28__4_n_0\
    );
\ram_reg_0_255_0_0_i_28__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => trunc_ln40_reg_1834(1),
      I3 => trunc_ln40_reg_1834(0),
      O => frame_1_address013_out
    );
\ram_reg_0_255_0_0_i_29__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln40_reg_1834(1),
      I1 => trunc_ln40_reg_1834(0),
      I2 => trunc_ln41_reg_1846(1),
      I3 => trunc_ln41_reg_1846(0),
      O => frame_1_address01
    );
\ram_reg_0_255_0_0_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_1_address013_out,
      I1 => frame_address0118_out,
      I2 => frame_address0121_out,
      O => \ram_reg_0_255_0_0_i_30__2_n_0\
    );
\ram_reg_0_255_0_0_i_31__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => trunc_ln41_reg_1846(1),
      I3 => trunc_ln41_reg_1846(0),
      O => frame_address0119_out
    );
\ram_reg_0_255_0_0_i_32__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln40_reg_1834(1),
      I1 => trunc_ln40_reg_1834(0),
      I2 => trunc_ln41_reg_1846(1),
      I3 => trunc_ln41_reg_1846(0),
      O => frame_address0117_out
    );
\ram_reg_0_255_0_0_i_33__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln40_reg_1834(1),
      I1 => trunc_ln40_reg_1834(0),
      I2 => trunc_ln41_reg_1846(0),
      I3 => trunc_ln41_reg_1846(1),
      O => frame_address0118_out
    );
\ram_reg_0_255_0_0_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => trunc_ln40_reg_1834(0),
      I3 => trunc_ln40_reg_1834(1),
      O => frame_address0120_out
    );
\ram_reg_0_255_0_0_i_35__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln40_reg_1834(0),
      I1 => trunc_ln40_reg_1834(1),
      I2 => trunc_ln41_reg_1846(0),
      I3 => trunc_ln41_reg_1846(1),
      O => frame_address0121_out
    );
ram_reg_0_255_0_0_i_37: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => trunc_ln40_reg_1834(1),
      I1 => trunc_ln40_reg_1834(0),
      I2 => trunc_ln41_reg_1846(0),
      I3 => trunc_ln41_reg_1846(1),
      O => frame_address0116_out
    );
ram_reg_0_255_0_0_i_40: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => trunc_ln41_reg_1846(0),
      I1 => trunc_ln41_reg_1846(1),
      I2 => trunc_ln40_reg_1834(1),
      I3 => trunc_ln40_reg_1834(0),
      O => frame_address01
    );
ram_reg_0_255_0_0_i_41: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => frame_address0118_out,
      I1 => frame_address0117_out,
      I2 => frame_address0119_out,
      O => ram_reg_0_255_0_0_i_41_n_0
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(7),
      O => DINADIN(7)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(6),
      O => DINADIN(6)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(5),
      O => DINADIN(5)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(4),
      O => DINADIN(4)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(3),
      O => DINADIN(3)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(2),
      O => DINADIN(2)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA0000AAA8"
    )
        port map (
      I0 => ram_reg_bram_0(3),
      I1 => tmp_45_reg_2224(2),
      I2 => tmp_45_reg_2224(1),
      I3 => tmp_45_reg_2224(0),
      I4 => tmp_45_reg_2224(3),
      I5 => trunc_ln51_reg_2229(0),
      O => DINADIN(0)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888B888"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_ce0,
      I1 => ram_reg_bram_0(3),
      I2 => ram_reg_bram_0(0),
      I3 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I4 => ram_reg_bram_0_0,
      O => WEA(0)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23202020"
    )
        port map (
      I0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_ce0,
      I1 => ram_reg_bram_0(4),
      I2 => ram_reg_bram_0(3),
      I3 => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      I4 => ram_reg_bram_0(0),
      O => ap_enable_reg_pp0_iter12_reg_0
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(0),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(1),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(2),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(3),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(4),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(4),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810(5),
      Q => select_ln40_2_reg_1810_pp0_iter1_reg(5),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(0),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(1),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(2),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(3),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(4),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_2_reg_1810_pp0_iter1_reg(5),
      Q => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5_n_0\
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[0]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(0),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[1]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(1),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[2]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(2),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[3]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(3),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[4]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(4),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_2_reg_1810_pp0_iter6_reg_reg[5]_srl5_n_0\,
      Q => select_ln40_2_reg_1810_pp0_iter7_reg(5),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(0),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(0),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(1),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(1),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(2),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(2),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(3),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(3),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(4),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(4),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter8_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter7_reg(5),
      Q => select_ln40_2_reg_1810_pp0_iter8_reg(5),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(0),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(0),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(1),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(1),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(2),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(2),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(3),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(3),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(4),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(4),
      R => '0'
    );
\select_ln40_2_reg_1810_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_2_reg_1810_pp0_iter8_reg(5),
      Q => select_ln40_2_reg_1810_pp0_iter9_reg(5),
      R => '0'
    );
\select_ln40_2_reg_1810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => select_ln40_2_reg_1810(0),
      R => '0'
    );
\select_ln40_2_reg_1810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => select_ln40_2_reg_1810(1),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\select_ln40_2_reg_1810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => select_ln40_2_reg_1810(2),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\select_ln40_2_reg_1810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => select_ln40_2_reg_1810(3),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\select_ln40_2_reg_1810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => select_ln40_2_reg_1810(4),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\select_ln40_2_reg_1810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => select_ln40_2_reg_1810(5),
      R => flow_control_loop_pipe_sequential_init_U_n_6
    );
\select_ln40_reg_1802[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => x_fu_96(0),
      I1 => x_fu_96(1),
      I2 => x_fu_96(3),
      I3 => x_fu_96(2),
      O => \select_ln40_reg_1802[5]_i_2_n_0\
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(0),
      Q => select_ln40_reg_1802_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(1),
      Q => select_ln40_reg_1802_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(2),
      Q => select_ln40_reg_1802_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(3),
      Q => select_ln40_reg_1802_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(4),
      Q => select_ln40_reg_1802_pp0_iter1_reg(4),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802(5),
      Q => select_ln40_reg_1802_pp0_iter1_reg(5),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(0),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(1),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(2),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(3),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(4),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => select_ln40_reg_1802_pp0_iter1_reg(5),
      Q => \select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5_n_0\
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[0]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(0),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[1]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(1),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[2]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(2),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[3]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(3),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[4]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(4),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter7_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln40_reg_1802_pp0_iter6_reg_reg[5]_srl5_n_0\,
      Q => select_ln40_reg_1802_pp0_iter7_reg(5),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(0),
      Q => select_ln40_reg_1802_pp0_iter8_reg(0),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(1),
      Q => select_ln40_reg_1802_pp0_iter8_reg(1),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(2),
      Q => select_ln40_reg_1802_pp0_iter8_reg(2),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(3),
      Q => select_ln40_reg_1802_pp0_iter8_reg(3),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(4),
      Q => select_ln40_reg_1802_pp0_iter8_reg(4),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter8_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter7_reg(5),
      Q => select_ln40_reg_1802_pp0_iter8_reg(5),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(0),
      Q => select_ln40_reg_1802_pp0_iter9_reg(0),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(1),
      Q => select_ln40_reg_1802_pp0_iter9_reg(1),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(2),
      Q => select_ln40_reg_1802_pp0_iter9_reg(2),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(3),
      Q => select_ln40_reg_1802_pp0_iter9_reg(3),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(4),
      Q => select_ln40_reg_1802_pp0_iter9_reg(4),
      R => '0'
    );
\select_ln40_reg_1802_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_reg_1802_pp0_iter8_reg(5),
      Q => select_ln40_reg_1802_pp0_iter9_reg(5),
      R => '0'
    );
\select_ln40_reg_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(0),
      Q => select_ln40_reg_1802(0),
      R => '0'
    );
\select_ln40_reg_1802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(1),
      Q => select_ln40_reg_1802(1),
      R => '0'
    );
\select_ln40_reg_1802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(2),
      Q => select_ln40_reg_1802(2),
      R => '0'
    );
\select_ln40_reg_1802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(3),
      Q => select_ln40_reg_1802(3),
      R => '0'
    );
\select_ln40_reg_1802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(4),
      Q => select_ln40_reg_1802(4),
      R => '0'
    );
\select_ln40_reg_1802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => select_ln40_fu_955_p3(5),
      Q => select_ln40_reg_1802(5),
      R => '0'
    );
sparsemux_7_2_8_1_1_U21: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_742_p9(7 downto 0) => grp_fu_742_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_76\(7 downto 0) => \tmp_45_reg_2224[3]_i_76\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_0\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_1\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U22: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_15
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_761_p9(7 downto 0) => grp_fu_761_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_76\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_2\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_3\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_4\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U23: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_16
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_780_p9(7 downto 0) => grp_fu_780_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_76\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_5\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_6\(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_7\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U24: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_799_p9(7 downto 0) => grp_fu_799_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_47\(7 downto 0) => \tmp_45_reg_2224[3]_i_76\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_0\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_1\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U25: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_17\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_818_p9(7 downto 0) => grp_fu_818_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_47\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_2\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_3\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_4\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U26: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_18\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_837_p9(7 downto 0) => grp_fu_837_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_47\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_5\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_6\(7 downto 0),
      \tmp_45_reg_2224[3]_i_47_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_7\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U27: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_856_p9(7 downto 0) => grp_fu_856_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_78\(7 downto 0) => \tmp_45_reg_2224[3]_i_76\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_0\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_1\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U28: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_19\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_875_p9(7 downto 0) => grp_fu_875_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_78\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_2\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_3\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_4\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U29: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_20\
     port map (
      Q(1 downto 0) => trunc_ln41_reg_1846_pp0_iter10_reg(1 downto 0),
      grp_fu_894_p9(7 downto 0) => grp_fu_894_p9(7 downto 0),
      \tmp_45_reg_2224[3]_i_78\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_5\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_0\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_6\(7 downto 0),
      \tmp_45_reg_2224[3]_i_78_1\(7 downto 0) => \tmp_45_reg_2224[3]_i_76_7\(7 downto 0)
    );
sparsemux_7_2_8_1_1_U38: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_21
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_742_p9(7 downto 0) => grp_fu_742_p9(7 downto 0),
      grp_fu_761_p9(7 downto 0) => grp_fu_761_p9(7 downto 0),
      grp_fu_780_p9(7 downto 0) => grp_fu_780_p9(7 downto 0),
      tmp_4_fu_1381_p9(7 downto 0) => tmp_4_fu_1381_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U39: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_22
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_799_p9(4 downto 0) => grp_fu_799_p9(7 downto 3),
      grp_fu_818_p9(4 downto 0) => grp_fu_818_p9(7 downto 3),
      grp_fu_837_p9(4 downto 0) => grp_fu_837_p9(7 downto 3),
      tmp_8_fu_1404_p9(4 downto 0) => tmp_8_fu_1404_p9(7 downto 3)
    );
sparsemux_7_2_8_1_1_U40: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1_23
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_856_p9(7 downto 0) => grp_fu_856_p9(7 downto 0),
      grp_fu_875_p9(7 downto 0) => grp_fu_875_p9(7 downto 0),
      grp_fu_894_p9(7 downto 0) => grp_fu_894_p9(7 downto 0),
      tmp_11_fu_1427_p9(7 downto 0) => tmp_11_fu_1427_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U41: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_24\
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_742_p9(7 downto 0) => grp_fu_742_p9(7 downto 0),
      grp_fu_761_p9(7 downto 0) => grp_fu_761_p9(7 downto 0),
      grp_fu_780_p9(7 downto 0) => grp_fu_780_p9(7 downto 0),
      tmp_15_fu_1450_p9(7 downto 0) => tmp_15_fu_1450_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U42: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized0_25\
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_856_p9(7 downto 0) => grp_fu_856_p9(7 downto 0),
      grp_fu_875_p9(7 downto 0) => grp_fu_875_p9(7 downto 0),
      grp_fu_894_p9(7 downto 0) => grp_fu_894_p9(7 downto 0),
      tmp_19_fu_1473_p9(7 downto 0) => tmp_19_fu_1473_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U43: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_26\
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_742_p9(7 downto 0) => grp_fu_742_p9(7 downto 0),
      grp_fu_761_p9(7 downto 0) => grp_fu_761_p9(7 downto 0),
      grp_fu_780_p9(7 downto 0) => grp_fu_780_p9(7 downto 0),
      tmp_23_fu_1496_p9(7 downto 0) => tmp_23_fu_1496_p9(7 downto 0)
    );
sparsemux_7_2_8_1_1_U44: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_27\
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_799_p9(4 downto 0) => grp_fu_799_p9(7 downto 3),
      grp_fu_818_p9(4 downto 0) => grp_fu_818_p9(7 downto 3),
      grp_fu_837_p9(4 downto 0) => grp_fu_837_p9(7 downto 3),
      tmp_27_fu_1551_p9(4 downto 0) => tmp_27_fu_1551_p9(7 downto 3)
    );
sparsemux_7_2_8_1_1_U45: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sparsemux_7_2_8_1_1__parameterized1_28\
     port map (
      Q(1 downto 0) => trunc_ln40_reg_1834_pp0_iter10_reg(1 downto 0),
      grp_fu_856_p9(7 downto 0) => grp_fu_856_p9(7 downto 0),
      grp_fu_875_p9(7 downto 0) => grp_fu_875_p9(7 downto 0),
      grp_fu_894_p9(7 downto 0) => grp_fu_894_p9(7 downto 0),
      tmp_31_fu_1612_p9(7 downto 0) => tmp_31_fu_1612_p9(7 downto 0)
    );
\tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_42_reg_1823_pp0_iter1_reg(0),
      Q => \tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7_n_0\
    );
\tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_42_reg_1823_pp0_iter1_reg(1),
      Q => \tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7_n_0\
    );
\tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_42_reg_1823_pp0_iter1_reg(2),
      Q => \tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7_n_0\
    );
\tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_42_reg_1823_pp0_iter1_reg(3),
      Q => \tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7_n_0\
    );
\tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_42_reg_1823_pp0_iter1_reg(4),
      Q => \tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7_n_0\
    );
\tmp_42_reg_1823_pp0_iter9_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_reg_1823_pp0_iter8_reg_reg[0]_srl7_n_0\,
      Q => tmp_39_fu_1308_p3(4),
      R => '0'
    );
\tmp_42_reg_1823_pp0_iter9_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_reg_1823_pp0_iter8_reg_reg[1]_srl7_n_0\,
      Q => tmp_39_fu_1308_p3(5),
      R => '0'
    );
\tmp_42_reg_1823_pp0_iter9_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_reg_1823_pp0_iter8_reg_reg[2]_srl7_n_0\,
      Q => tmp_39_fu_1308_p3(6),
      R => '0'
    );
\tmp_42_reg_1823_pp0_iter9_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_reg_1823_pp0_iter8_reg_reg[3]_srl7_n_0\,
      Q => tmp_39_fu_1308_p3(7),
      R => '0'
    );
\tmp_42_reg_1823_pp0_iter9_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_42_reg_1823_pp0_iter8_reg_reg[4]_srl7_n_0\,
      Q => tmp_39_fu_1308_p3(8),
      R => '0'
    );
tmp_42_reg_1823_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BMULTSEL => "B",
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 6) => B"000000000000000000000000",
      A(5 downto 0) => mul_ln42_fu_1013_p0(5 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_tmp_42_reg_1823_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 0) => B"000000000001010110",
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_tmp_42_reg_1823_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_tmp_42_reg_1823_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_tmp_42_reg_1823_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_tmp_42_reg_1823_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_tmp_42_reg_1823_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 13) => NLW_tmp_42_reg_1823_reg_P_UNCONNECTED(47 downto 13),
      P(12 downto 8) => tmp_42_reg_1823_pp0_iter1_reg(4 downto 0),
      P(7) => tmp_42_reg_1823_reg_n_98,
      P(6) => tmp_42_reg_1823_reg_n_99,
      P(5) => tmp_42_reg_1823_reg_n_100,
      P(4) => tmp_42_reg_1823_reg_n_101,
      P(3) => tmp_42_reg_1823_reg_n_102,
      P(2) => tmp_42_reg_1823_reg_n_103,
      P(1) => tmp_42_reg_1823_reg_n_104,
      P(0) => tmp_42_reg_1823_reg_n_105,
      PATTERNBDETECT => NLW_tmp_42_reg_1823_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_tmp_42_reg_1823_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_tmp_42_reg_1823_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_tmp_42_reg_1823_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_tmp_42_reg_1823_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\tmp_45_reg_2224[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => sext_ln42_1_fu_1669_p1(7),
      I1 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I2 => sext_ln42_1_fu_1669_p1(6),
      I3 => sext_ln42_1_fu_1669_p1(8),
      O => \tmp_45_reg_2224[3]_i_10_n_0\
    );
\tmp_45_reg_2224[3]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB2AF88AAB20AEE"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_106_n_0\,
      I1 => grp_fu_818_p9(2),
      I2 => grp_fu_799_p9(2),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(2),
      O => \tmp_45_reg_2224[3]_i_102_n_0\
    );
\tmp_45_reg_2224[3]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB2AF88AAB20AEE"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_110_n_0\,
      I1 => grp_fu_818_p9(1),
      I2 => grp_fu_799_p9(1),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(1),
      O => \tmp_45_reg_2224[3]_i_106_n_0\
    );
\tmp_45_reg_2224[3]_i_110\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFF3EDFD"
    )
        port map (
      I0 => grp_fu_837_p9(0),
      I1 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I2 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I3 => grp_fu_799_p9(0),
      I4 => grp_fu_818_p9(0),
      O => \tmp_45_reg_2224[3]_i_110_n_0\
    );
\tmp_45_reg_2224[3]_i_120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(5),
      I1 => tmp_4_fu_1381_p9(5),
      I2 => \tmp_45_reg_2224[3]_i_121_n_0\,
      I3 => tmp_4_fu_1381_p9(6),
      I4 => tmp_11_fu_1427_p9(6),
      O => \tmp_45_reg_2224[3]_i_120_n_0\
    );
\tmp_45_reg_2224[3]_i_121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(3),
      I1 => tmp_4_fu_1381_p9(3),
      I2 => \tmp_45_reg_2224[3]_i_122_n_0\,
      I3 => tmp_4_fu_1381_p9(4),
      I4 => tmp_11_fu_1427_p9(4),
      O => \tmp_45_reg_2224[3]_i_121_n_0\
    );
\tmp_45_reg_2224[3]_i_122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(1),
      I1 => tmp_4_fu_1381_p9(1),
      I2 => \tmp_45_reg_2224[3]_i_123_n_0\,
      I3 => tmp_4_fu_1381_p9(2),
      I4 => tmp_11_fu_1427_p9(2),
      O => \tmp_45_reg_2224[3]_i_122_n_0\
    );
\tmp_45_reg_2224[3]_i_123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(0),
      I1 => tmp_11_fu_1427_p9(0),
      O => \tmp_45_reg_2224[3]_i_123_n_0\
    );
\tmp_45_reg_2224[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sext_ln42_1_fu_1669_p1(4),
      I1 => sext_ln42_1_fu_1669_p1(2),
      I2 => sext_ln42_1_fu_1669_p1(0),
      I3 => sext_ln42_1_fu_1669_p1(1),
      I4 => sext_ln42_1_fu_1669_p1(3),
      I5 => sext_ln42_1_fu_1669_p1(5),
      O => \tmp_45_reg_2224[3]_i_13_n_0\
    );
\tmp_45_reg_2224[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_39_n_0\,
      I1 => tmp2_fu_1523_p2(7),
      I2 => \tmp_45_reg_2224[3]_i_41_n_0\,
      O => \tmp_45_reg_2224[3]_i_14_n_0\
    );
\tmp_45_reg_2224[3]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_67_n_0\,
      I1 => \sub_ln45_fu_1541_p2__0\(7),
      I2 => \trunc_ln51_reg_2229[7]_i_65_n_0\,
      O => \tmp_45_reg_2224[3]_i_15_n_0\
    );
\tmp_45_reg_2224[3]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7EE8177E"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_41_n_0\,
      I1 => \tmp_45_reg_2224[3]_i_39_n_0\,
      I2 => tmp_19_fu_1473_p9(7),
      I3 => \tmp_45_reg_2224[3]_i_43_n_0\,
      I4 => tmp_15_fu_1450_p9(7),
      O => \tmp_45_reg_2224[3]_i_16_n_0\
    );
\tmp_45_reg_2224[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_67_n_0\,
      I1 => \sub_ln45_fu_1541_p2__0\(7),
      I2 => \trunc_ln51_reg_2229[7]_i_65_n_0\,
      I3 => \tmp_45_reg_2224[3]_i_41_n_0\,
      I4 => tmp2_fu_1523_p2(7),
      I5 => \tmp_45_reg_2224[3]_i_39_n_0\,
      O => \tmp_45_reg_2224[3]_i_17_n_0\
    );
\tmp_45_reg_2224[3]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => sub_ln46_fu_1602_p2(8),
      I1 => tmp_27_fu_1551_p9(7),
      I2 => tmp_8_fu_1404_p9(7),
      I3 => \tmp_45_reg_2224[3]_i_48_n_0\,
      O => \tmp_45_reg_2224[3]_i_18_n_0\
    );
\tmp_45_reg_2224[3]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_27_fu_1551_p9(6),
      I1 => tmp_8_fu_1404_p9(6),
      I2 => \tmp_45_reg_2224[3]_i_51_n_0\,
      I3 => tmp_31_fu_1612_p9(7),
      I4 => sub_ln46_fu_1602_p2(7),
      O => \tmp_45_reg_2224[3]_i_19_n_0\
    );
\tmp_45_reg_2224[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(9),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(8),
      I3 => sext_ln46_1_fu_1653_p1(6),
      I4 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I5 => sext_ln46_1_fu_1653_p1(7),
      O => \tmp_45_reg_2224[3]_i_2_n_0\
    );
\tmp_45_reg_2224[3]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4DFF"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_48_n_0\,
      I1 => tmp_8_fu_1404_p9(7),
      I2 => tmp_27_fu_1551_p9(7),
      I3 => \tmp_45_reg_2224_reg[3]_i_45_n_6\,
      O => \tmp_45_reg_2224[3]_i_20_n_0\
    );
\tmp_45_reg_2224[3]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"36936C36"
    )
        port map (
      I0 => sub_ln46_fu_1602_p2(8),
      I1 => \tmp_45_reg_2224_reg[3]_i_45_n_6\,
      I2 => tmp_27_fu_1551_p9(7),
      I3 => tmp_8_fu_1404_p9(7),
      I4 => \tmp_45_reg_2224[3]_i_48_n_0\,
      O => \tmp_45_reg_2224[3]_i_21_n_0\
    );
\tmp_45_reg_2224[3]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_19_n_0\,
      I1 => sub_ln46_fu_1602_p2(8),
      I2 => \tmp_45_reg_2224[3]_i_48_n_0\,
      I3 => tmp_8_fu_1404_p9(7),
      I4 => tmp_27_fu_1551_p9(7),
      O => \tmp_45_reg_2224[3]_i_22_n_0\
    );
\tmp_45_reg_2224[3]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(5),
      I1 => tmp_31_fu_1612_p9(6),
      I2 => sub_ln46_fu_1602_p2(6),
      O => \tmp_45_reg_2224[3]_i_23_n_0\
    );
\tmp_45_reg_2224[3]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(4),
      I1 => tmp_31_fu_1612_p9(5),
      I2 => sub_ln46_fu_1602_p2(5),
      O => \tmp_45_reg_2224[3]_i_24_n_0\
    );
\tmp_45_reg_2224[3]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(3),
      I1 => tmp_31_fu_1612_p9(4),
      I2 => sub_ln46_fu_1602_p2(4),
      O => \tmp_45_reg_2224[3]_i_25_n_0\
    );
\tmp_45_reg_2224[3]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(2),
      I1 => tmp_31_fu_1612_p9(3),
      I2 => sub_ln46_fu_1602_p2(3),
      O => \tmp_45_reg_2224[3]_i_26_n_0\
    );
\tmp_45_reg_2224[3]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => tmp_fu_1574_p2(1),
      I1 => tmp_31_fu_1612_p9(2),
      I2 => sub_ln46_fu_1602_p2(2),
      O => \tmp_45_reg_2224[3]_i_27_n_0\
    );
\tmp_45_reg_2224[3]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_fu_1574_p2(1),
      I1 => tmp_31_fu_1612_p9(2),
      I2 => sub_ln46_fu_1602_p2(2),
      O => \tmp_45_reg_2224[3]_i_28_n_0\
    );
\tmp_45_reg_2224[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln46_fu_1602_p2(1),
      I1 => tmp_31_fu_1612_p9(1),
      O => \tmp_45_reg_2224[3]_i_29_n_0\
    );
\tmp_45_reg_2224[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00040000FFFB"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(7),
      I1 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I2 => sext_ln46_1_fu_1653_p1(6),
      I3 => sext_ln46_1_fu_1653_p1(8),
      I4 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I5 => sext_ln46_1_fu_1653_p1(9),
      O => \tmp_45_reg_2224[3]_i_3_n_0\
    );
\tmp_45_reg_2224[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_23_n_0\,
      I1 => sub_ln46_fu_1602_p2(7),
      I2 => tmp_31_fu_1612_p9(7),
      I3 => \tmp_45_reg_2224[3]_i_51_n_0\,
      I4 => tmp_8_fu_1404_p9(6),
      I5 => tmp_27_fu_1551_p9(6),
      O => \tmp_45_reg_2224[3]_i_31_n_0\
    );
\tmp_45_reg_2224[3]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(5),
      I1 => tmp_31_fu_1612_p9(6),
      I2 => sub_ln46_fu_1602_p2(6),
      I3 => \tmp_45_reg_2224[3]_i_24_n_0\,
      O => \tmp_45_reg_2224[3]_i_32_n_0\
    );
\tmp_45_reg_2224[3]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(4),
      I1 => tmp_31_fu_1612_p9(5),
      I2 => sub_ln46_fu_1602_p2(5),
      I3 => \tmp_45_reg_2224[3]_i_25_n_0\,
      O => \tmp_45_reg_2224[3]_i_33_n_0\
    );
\tmp_45_reg_2224[3]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(3),
      I1 => tmp_31_fu_1612_p9(4),
      I2 => sub_ln46_fu_1602_p2(4),
      I3 => \tmp_45_reg_2224[3]_i_26_n_0\,
      O => \tmp_45_reg_2224[3]_i_34_n_0\
    );
\tmp_45_reg_2224[3]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \tmp_fu_1574_p2__0\(2),
      I1 => tmp_31_fu_1612_p9(3),
      I2 => sub_ln46_fu_1602_p2(3),
      I3 => \tmp_45_reg_2224[3]_i_27_n_0\,
      O => \tmp_45_reg_2224[3]_i_35_n_0\
    );
\tmp_45_reg_2224[3]_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => tmp_fu_1574_p2(1),
      I1 => tmp_31_fu_1612_p9(2),
      I2 => sub_ln46_fu_1602_p2(2),
      I3 => sub_ln46_fu_1602_p2(1),
      I4 => tmp_31_fu_1612_p9(1),
      O => \tmp_45_reg_2224[3]_i_36_n_0\
    );
\tmp_45_reg_2224[3]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA96A599AA965A66"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_29_n_0\,
      I1 => grp_fu_818_p9(0),
      I2 => grp_fu_799_p9(0),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(0),
      O => \tmp_45_reg_2224[3]_i_37_n_0\
    );
\tmp_45_reg_2224[3]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln46_fu_1602_p2(0),
      I1 => tmp_31_fu_1612_p9(0),
      O => \tmp_45_reg_2224[3]_i_38_n_0\
    );
\tmp_45_reg_2224[3]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(7),
      I1 => tmp_23_fu_1496_p9(7),
      I2 => tmp2_fu_1523_p2(6),
      O => \tmp_45_reg_2224[3]_i_39_n_0\
    );
\tmp_45_reg_2224[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0400FB"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(6),
      I1 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I2 => sext_ln46_1_fu_1653_p1(7),
      I3 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I4 => sext_ln46_1_fu_1653_p1(8),
      O => \tmp_45_reg_2224[3]_i_4_n_0\
    );
\tmp_45_reg_2224[3]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(6),
      I1 => \tmp_45_reg_2224[3]_i_74_n_0\,
      I2 => tmp_15_fu_1450_p9(6),
      I3 => tmp_15_fu_1450_p9(7),
      I4 => tmp_19_fu_1473_p9(7),
      O => tmp2_fu_1523_p2(7)
    );
\tmp_45_reg_2224[3]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(7),
      I1 => \tmp_45_reg_2224[3]_i_77_n_0\,
      I2 => tmp_11_fu_1427_p9(7),
      O => \tmp_45_reg_2224[3]_i_41_n_0\
    );
\tmp_45_reg_2224[3]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(6),
      I1 => \tmp_45_reg_2224[3]_i_74_n_0\,
      I2 => tmp_19_fu_1473_p9(6),
      O => \tmp_45_reg_2224[3]_i_43_n_0\
    );
\tmp_45_reg_2224[3]_i_48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => tmp_8_fu_1404_p9(6),
      I1 => tmp_8_fu_1404_p9(5),
      I2 => \tmp_45_reg_2224[3]_i_90_n_0\,
      I3 => tmp_27_fu_1551_p9(5),
      I4 => tmp_27_fu_1551_p9(6),
      O => \tmp_45_reg_2224[3]_i_48_n_0\
    );
\tmp_45_reg_2224[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5955"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_2_n_0\,
      I1 => \tmp_45_reg_2224[3]_i_10_n_0\,
      I2 => sext_ln42_1_fu_1669_p1(9),
      I3 => sext_ln42_1_fu_1669_p1(10),
      O => \tmp_45_reg_2224[3]_i_5_n_0\
    );
\tmp_45_reg_2224[3]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB2AF88AAB20AEE"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_90_n_0\,
      I1 => grp_fu_818_p9(5),
      I2 => grp_fu_799_p9(5),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(5),
      O => \tmp_45_reg_2224[3]_i_51_n_0\
    );
\tmp_45_reg_2224[3]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_90_n_0\,
      I1 => grp_fu_818_p9(5),
      I2 => grp_fu_799_p9(5),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(5),
      O => \tmp_fu_1574_p2__0\(5)
    );
\tmp_45_reg_2224[3]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_98_n_0\,
      I1 => grp_fu_818_p9(4),
      I2 => grp_fu_799_p9(4),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(4),
      O => \tmp_fu_1574_p2__0\(4)
    );
\tmp_45_reg_2224[3]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_102_n_0\,
      I1 => grp_fu_818_p9(3),
      I2 => grp_fu_799_p9(3),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(3),
      O => \tmp_fu_1574_p2__0\(3)
    );
\tmp_45_reg_2224[3]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_106_n_0\,
      I1 => grp_fu_818_p9(2),
      I2 => grp_fu_799_p9(2),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(2),
      O => \tmp_fu_1574_p2__0\(2)
    );
\tmp_45_reg_2224[3]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55695A665569A599"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_110_n_0\,
      I1 => grp_fu_818_p9(1),
      I2 => grp_fu_799_p9(1),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(1),
      O => tmp_fu_1574_p2(1)
    );
\tmp_45_reg_2224[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_3_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(9),
      I2 => \tmp_45_reg_2224[3]_i_10_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(10),
      O => \tmp_45_reg_2224[3]_i_6_n_0\
    );
\tmp_45_reg_2224[3]_i_61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_23_fu_1496_p9(7),
      I1 => tmp_11_fu_1427_p9(7),
      I2 => tmp_4_fu_1381_p9(7),
      I3 => \tmp_45_reg_2224[3]_i_120_n_0\,
      O => \tmp_45_reg_2224[3]_i_61_n_0\
    );
\tmp_45_reg_2224[3]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_121_n_0\,
      I1 => tmp_4_fu_1381_p9(5),
      I2 => tmp_11_fu_1427_p9(5),
      I3 => tmp_23_fu_1496_p9(6),
      I4 => tmp_11_fu_1427_p9(6),
      I5 => tmp_4_fu_1381_p9(6),
      O => \tmp_45_reg_2224[3]_i_62_n_0\
    );
\tmp_45_reg_2224[3]_i_63\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_23_fu_1496_p9(5),
      I1 => tmp_11_fu_1427_p9(5),
      I2 => tmp_4_fu_1381_p9(5),
      I3 => \tmp_45_reg_2224[3]_i_121_n_0\,
      O => \tmp_45_reg_2224[3]_i_63_n_0\
    );
\tmp_45_reg_2224[3]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_122_n_0\,
      I1 => tmp_4_fu_1381_p9(3),
      I2 => tmp_11_fu_1427_p9(3),
      I3 => tmp_23_fu_1496_p9(4),
      I4 => tmp_11_fu_1427_p9(4),
      I5 => tmp_4_fu_1381_p9(4),
      O => \tmp_45_reg_2224[3]_i_64_n_0\
    );
\tmp_45_reg_2224[3]_i_65\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_23_fu_1496_p9(3),
      I1 => tmp_11_fu_1427_p9(3),
      I2 => tmp_4_fu_1381_p9(3),
      I3 => \tmp_45_reg_2224[3]_i_122_n_0\,
      O => \tmp_45_reg_2224[3]_i_65_n_0\
    );
\tmp_45_reg_2224[3]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_123_n_0\,
      I1 => tmp_4_fu_1381_p9(1),
      I2 => tmp_11_fu_1427_p9(1),
      I3 => tmp_23_fu_1496_p9(2),
      I4 => tmp_11_fu_1427_p9(2),
      I5 => tmp_4_fu_1381_p9(2),
      O => \tmp_45_reg_2224[3]_i_66_n_0\
    );
\tmp_45_reg_2224[3]_i_67\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => tmp_23_fu_1496_p9(1),
      I1 => tmp_11_fu_1427_p9(1),
      I2 => tmp_4_fu_1381_p9(1),
      I3 => \tmp_45_reg_2224[3]_i_123_n_0\,
      O => \tmp_45_reg_2224[3]_i_67_n_0\
    );
\tmp_45_reg_2224[3]_i_68\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(0),
      I1 => tmp_4_fu_1381_p9(0),
      I2 => tmp_23_fu_1496_p9(0),
      O => \tmp_45_reg_2224[3]_i_68_n_0\
    );
\tmp_45_reg_2224[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999969966666666"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_4_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(8),
      I2 => sext_ln42_1_fu_1669_p1(7),
      I3 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I4 => sext_ln42_1_fu_1669_p1(6),
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \tmp_45_reg_2224[3]_i_7_n_0\
    );
\tmp_45_reg_2224[3]_i_72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(5),
      I1 => \trunc_ln51_reg_2229[7]_i_132_n_0\,
      I2 => tmp_15_fu_1450_p9(5),
      I3 => tmp_15_fu_1450_p9(6),
      I4 => tmp_19_fu_1473_p9(6),
      O => tmp2_fu_1523_p2(6)
    );
\tmp_45_reg_2224[3]_i_74\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(5),
      I1 => \trunc_ln51_reg_2229[7]_i_132_n_0\,
      I2 => tmp_19_fu_1473_p9(5),
      O => \tmp_45_reg_2224[3]_i_74_n_0\
    );
\tmp_45_reg_2224[3]_i_77\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(6),
      I1 => tmp_4_fu_1381_p9(5),
      I2 => \trunc_ln51_reg_2229[7]_i_84_n_0\,
      I3 => tmp_11_fu_1427_p9(5),
      I4 => tmp_11_fu_1427_p9(6),
      O => \tmp_45_reg_2224[3]_i_77_n_0\
    );
\tmp_45_reg_2224[3]_i_85\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(7),
      I1 => tmp_4_fu_1381_p9(7),
      I2 => \tmp_45_reg_2224[3]_i_120_n_0\,
      O => \tmp_45_reg_2224[3]_i_85_n_0\
    );
\tmp_45_reg_2224[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(4),
      I1 => sext_ln46_1_fu_1653_p1(2),
      I2 => sext_ln46_1_fu_1653_p1(0),
      I3 => sext_ln46_1_fu_1653_p1(1),
      I4 => sext_ln46_1_fu_1653_p1(3),
      I5 => sext_ln46_1_fu_1653_p1(5),
      O => \tmp_45_reg_2224[3]_i_9_n_0\
    );
\tmp_45_reg_2224[3]_i_90\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => tmp_8_fu_1404_p9(4),
      I1 => tmp_8_fu_1404_p9(3),
      I2 => \tmp_45_reg_2224[3]_i_102_n_0\,
      I3 => tmp_27_fu_1551_p9(3),
      I4 => tmp_27_fu_1551_p9(4),
      O => \tmp_45_reg_2224[3]_i_90_n_0\
    );
\tmp_45_reg_2224[3]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAB2AF88AAB20AEE"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_102_n_0\,
      I1 => grp_fu_818_p9(3),
      I2 => grp_fu_799_p9(3),
      I3 => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      I4 => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      I5 => grp_fu_837_p9(3),
      O => \tmp_45_reg_2224[3]_i_98_n_0\
    );
\tmp_45_reg_2224_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in_1(0),
      Q => tmp_45_reg_2224(0),
      R => '0'
    );
\tmp_45_reg_2224_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in_1(1),
      Q => tmp_45_reg_2224(1),
      R => '0'
    );
\tmp_45_reg_2224_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in_1(2),
      Q => tmp_45_reg_2224(2),
      R => '0'
    );
\tmp_45_reg_2224_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in_1(3),
      Q => tmp_45_reg_2224(3),
      R => '0'
    );
\tmp_45_reg_2224_reg[3]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln51_reg_2229_reg[0]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_45_reg_2224_reg[3]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_45_reg_2224_reg[3]_i_1_n_5\,
      CO(1) => \tmp_45_reg_2224_reg[3]_i_1_n_6\,
      CO(0) => \tmp_45_reg_2224_reg[3]_i_1_n_7\,
      DI(7 downto 3) => B"00000",
      DI(2) => \tmp_45_reg_2224[3]_i_2_n_0\,
      DI(1) => \tmp_45_reg_2224[3]_i_3_n_0\,
      DI(0) => \tmp_45_reg_2224[3]_i_4_n_0\,
      O(7 downto 4) => \NLW_tmp_45_reg_2224_reg[3]_i_1_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => p_0_in_1(3 downto 0),
      S(7 downto 3) => B"00001",
      S(2) => \tmp_45_reg_2224[3]_i_5_n_0\,
      S(1) => \tmp_45_reg_2224[3]_i_6_n_0\,
      S(0) => \tmp_45_reg_2224[3]_i_7_n_0\
    );
\tmp_45_reg_2224_reg[3]_i_11\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_45_reg_2224_reg[3]_i_12_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_45_reg_2224_reg[3]_i_11_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_45_reg_2224_reg[3]_i_11_n_6\,
      CO(0) => \tmp_45_reg_2224_reg[3]_i_11_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_45_reg_2224[3]_i_18_n_0\,
      DI(0) => \tmp_45_reg_2224[3]_i_19_n_0\,
      O(7 downto 3) => \NLW_tmp_45_reg_2224_reg[3]_i_11_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sext_ln42_1_fu_1669_p1(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \tmp_45_reg_2224[3]_i_20_n_0\,
      S(1) => \tmp_45_reg_2224[3]_i_21_n_0\,
      S(0) => \tmp_45_reg_2224[3]_i_22_n_0\
    );
\tmp_45_reg_2224_reg[3]_i_12\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_45_reg_2224_reg[3]_i_12_n_0\,
      CO(6) => \tmp_45_reg_2224_reg[3]_i_12_n_1\,
      CO(5) => \tmp_45_reg_2224_reg[3]_i_12_n_2\,
      CO(4) => \tmp_45_reg_2224_reg[3]_i_12_n_3\,
      CO(3) => \tmp_45_reg_2224_reg[3]_i_12_n_4\,
      CO(2) => \tmp_45_reg_2224_reg[3]_i_12_n_5\,
      CO(1) => \tmp_45_reg_2224_reg[3]_i_12_n_6\,
      CO(0) => \tmp_45_reg_2224_reg[3]_i_12_n_7\,
      DI(7) => \tmp_45_reg_2224[3]_i_23_n_0\,
      DI(6) => \tmp_45_reg_2224[3]_i_24_n_0\,
      DI(5) => \tmp_45_reg_2224[3]_i_25_n_0\,
      DI(4) => \tmp_45_reg_2224[3]_i_26_n_0\,
      DI(3) => \tmp_45_reg_2224[3]_i_27_n_0\,
      DI(2) => \tmp_45_reg_2224[3]_i_28_n_0\,
      DI(1) => \tmp_45_reg_2224[3]_i_29_n_0\,
      DI(0) => sub_ln46_fu_1602_p2(0),
      O(7 downto 0) => sext_ln42_1_fu_1669_p1(7 downto 0),
      S(7) => \tmp_45_reg_2224[3]_i_31_n_0\,
      S(6) => \tmp_45_reg_2224[3]_i_32_n_0\,
      S(5) => \tmp_45_reg_2224[3]_i_33_n_0\,
      S(4) => \tmp_45_reg_2224[3]_i_34_n_0\,
      S(3) => \tmp_45_reg_2224[3]_i_35_n_0\,
      S(2) => \tmp_45_reg_2224[3]_i_36_n_0\,
      S(1) => \tmp_45_reg_2224[3]_i_37_n_0\,
      S(0) => \tmp_45_reg_2224[3]_i_38_n_0\
    );
\tmp_45_reg_2224_reg[3]_i_30\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \tmp_45_reg_2224_reg[3]_i_30_n_0\,
      CO(6) => \tmp_45_reg_2224_reg[3]_i_30_n_1\,
      CO(5) => \tmp_45_reg_2224_reg[3]_i_30_n_2\,
      CO(4) => \tmp_45_reg_2224_reg[3]_i_30_n_3\,
      CO(3) => \tmp_45_reg_2224_reg[3]_i_30_n_4\,
      CO(2) => \tmp_45_reg_2224_reg[3]_i_30_n_5\,
      CO(1) => \tmp_45_reg_2224_reg[3]_i_30_n_6\,
      CO(0) => \tmp_45_reg_2224_reg[3]_i_30_n_7\,
      DI(7 downto 0) => tmp_23_fu_1496_p9(7 downto 0),
      O(7 downto 0) => sub_ln46_fu_1602_p2(7 downto 0),
      S(7) => \tmp_45_reg_2224[3]_i_61_n_0\,
      S(6) => \tmp_45_reg_2224[3]_i_62_n_0\,
      S(5) => \tmp_45_reg_2224[3]_i_63_n_0\,
      S(4) => \tmp_45_reg_2224[3]_i_64_n_0\,
      S(3) => \tmp_45_reg_2224[3]_i_65_n_0\,
      S(2) => \tmp_45_reg_2224[3]_i_66_n_0\,
      S(1) => \tmp_45_reg_2224[3]_i_67_n_0\,
      S(0) => \tmp_45_reg_2224[3]_i_68_n_0\
    );
\tmp_45_reg_2224_reg[3]_i_45\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_45_reg_2224_reg[3]_i_30_n_0\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_tmp_45_reg_2224_reg[3]_i_45_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \tmp_45_reg_2224_reg[3]_i_45_n_6\,
      CO(0) => \NLW_tmp_45_reg_2224_reg[3]_i_45_CO_UNCONNECTED\(0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_45_reg_2224_reg[3]_i_45_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln46_fu_1602_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \tmp_45_reg_2224[3]_i_85_n_0\
    );
\tmp_45_reg_2224_reg[3]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => \trunc_ln51_reg_2229_reg[7]_i_8_n_0\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_tmp_45_reg_2224_reg[3]_i_8_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      CO(1) => \NLW_tmp_45_reg_2224_reg[3]_i_8_CO_UNCONNECTED\(1),
      CO(0) => \tmp_45_reg_2224_reg[3]_i_8_n_7\,
      DI(7 downto 2) => B"000000",
      DI(1) => \tmp_45_reg_2224[3]_i_14_n_0\,
      DI(0) => \tmp_45_reg_2224[3]_i_15_n_0\,
      O(7 downto 2) => \NLW_tmp_45_reg_2224_reg[3]_i_8_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln46_1_fu_1653_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \tmp_45_reg_2224[3]_i_16_n_0\,
      S(0) => \tmp_45_reg_2224[3]_i_17_n_0\
    );
\trunc_ln40_reg_1834_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln40_reg_1834(0),
      Q => trunc_ln40_reg_1834_pp0_iter10_reg(0),
      R => '0'
    );
\trunc_ln40_reg_1834_pp0_iter10_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln40_reg_1834(1),
      Q => trunc_ln40_reg_1834_pp0_iter10_reg(1),
      R => '0'
    );
\trunc_ln40_reg_1834_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_6ns_3ns_2_10_1_U30_n_1,
      Q => trunc_ln40_reg_1834(0),
      R => '0'
    );
\trunc_ln40_reg_1834_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_6ns_3ns_2_10_1_U30_n_0,
      Q => trunc_ln40_reg_1834(1),
      R => '0'
    );
\trunc_ln41_reg_1846_pp0_iter10_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_1846(0),
      Q => trunc_ln41_reg_1846_pp0_iter10_reg(0),
      R => '0'
    );
\trunc_ln41_reg_1846_pp0_iter10_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln41_reg_1846(1),
      Q => trunc_ln41_reg_1846_pp0_iter10_reg(1),
      R => '0'
    );
\trunc_ln41_reg_1846_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_6ns_3ns_2_10_1_U31_n_1,
      Q => trunc_ln41_reg_1846(0),
      R => '0'
    );
\trunc_ln41_reg_1846_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => urem_6ns_3ns_2_10_1_U31_n_0,
      Q => trunc_ln41_reg_1846(1),
      R => '0'
    );
\trunc_ln51_reg_2229[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(0),
      I1 => sext_ln42_1_fu_1669_p1(0),
      O => \trunc_ln51_reg_2229[0]_i_10_n_0\
    );
\trunc_ln51_reg_2229[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F20D"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I1 => sext_ln46_1_fu_1653_p1(6),
      I2 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I3 => sext_ln46_1_fu_1653_p1(7),
      O => \trunc_ln51_reg_2229[0]_i_2_n_0\
    );
\trunc_ln51_reg_2229[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[0]_i_2_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(7),
      I2 => sext_ln42_1_fu_1669_p1(6),
      I3 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I4 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_3_n_0\
    );
\trunc_ln51_reg_2229[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9A95656A956A9"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(6),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(6),
      I4 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_4_n_0\
    );
\trunc_ln51_reg_2229[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9A95656A956A9"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(5),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => \trunc_ln51_reg_2229[7]_i_17_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(5),
      I4 => \trunc_ln51_reg_2229[7]_i_34_n_0\,
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_5_n_0\
    );
\trunc_ln51_reg_2229[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_4_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(4),
      I2 => \trunc_ln51_reg_2229[7]_i_35_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_6_n_0\
    );
\trunc_ln51_reg_2229[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_5_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(3),
      I2 => sext_ln42_1_fu_1669_p1(2),
      I3 => sext_ln42_1_fu_1669_p1(0),
      I4 => sext_ln42_1_fu_1669_p1(1),
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_7_n_0\
    );
\trunc_ln51_reg_2229[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_6_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(2),
      I2 => sext_ln42_1_fu_1669_p1(1),
      I3 => sext_ln42_1_fu_1669_p1(0),
      I4 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[0]_i_8_n_0\
    );
\trunc_ln51_reg_2229[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659A659A659A"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(1),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(0),
      I3 => sext_ln42_1_fu_1669_p1(1),
      I4 => sext_ln42_1_fu_1669_p1(10),
      I5 => sext_ln42_1_fu_1669_p1(0),
      O => \trunc_ln51_reg_2229[0]_i_9_n_0\
    );
\trunc_ln51_reg_2229[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9A95656A956A9"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(6),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(6),
      I4 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_10_n_0\
    );
\trunc_ln51_reg_2229[7]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF757751551011"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(2),
      I1 => tmp_4_fu_1381_p9(1),
      I2 => tmp_11_fu_1427_p9(0),
      I3 => tmp_4_fu_1381_p9(0),
      I4 => tmp_11_fu_1427_p9(1),
      I5 => tmp_11_fu_1427_p9(2),
      O => \trunc_ln51_reg_2229[7]_i_101_n_0\
    );
\trunc_ln51_reg_2229[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"56A9A95656A956A9"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(5),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => \trunc_ln51_reg_2229[7]_i_17_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(5),
      I4 => \trunc_ln51_reg_2229[7]_i_34_n_0\,
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_11_n_0\
    );
\trunc_ln51_reg_2229[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_4_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(4),
      I2 => \trunc_ln51_reg_2229[7]_i_35_n_0\,
      I3 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_12_n_0\
    );
\trunc_ln51_reg_2229[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999666666666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_5_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(3),
      I2 => sext_ln42_1_fu_1669_p1(2),
      I3 => sext_ln42_1_fu_1669_p1(0),
      I4 => sext_ln42_1_fu_1669_p1(1),
      I5 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_13_n_0\
    );
\trunc_ln51_reg_2229[7]_i_132\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(4),
      I1 => tmp_15_fu_1450_p9(3),
      I2 => \trunc_ln51_reg_2229[7]_i_79_n_0\,
      I3 => tmp_19_fu_1473_p9(3),
      I4 => tmp_19_fu_1473_p9(4),
      O => \trunc_ln51_reg_2229[7]_i_132_n_0\
    );
\trunc_ln51_reg_2229[7]_i_134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(6),
      I1 => tmp_15_fu_1450_p9(6),
      O => \trunc_ln51_reg_2229[7]_i_134_n_0\
    );
\trunc_ln51_reg_2229[7]_i_135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(7),
      I1 => tmp_4_fu_1381_p9(7),
      O => \trunc_ln51_reg_2229[7]_i_135_n_0\
    );
\trunc_ln51_reg_2229[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99966666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_6_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(2),
      I2 => sext_ln42_1_fu_1669_p1(1),
      I3 => sext_ln42_1_fu_1669_p1(0),
      I4 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_14_n_0\
    );
\trunc_ln51_reg_2229[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65659A659A659A"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(1),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(0),
      I3 => sext_ln42_1_fu_1669_p1(1),
      I4 => sext_ln42_1_fu_1669_p1(10),
      I5 => sext_ln42_1_fu_1669_p1(0),
      O => \trunc_ln51_reg_2229[7]_i_15_n_0\
    );
\trunc_ln51_reg_2229[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(0),
      I1 => sext_ln42_1_fu_1669_p1(0),
      O => \trunc_ln51_reg_2229[7]_i_16_n_0\
    );
\trunc_ln51_reg_2229[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(3),
      I1 => sext_ln46_1_fu_1653_p1(1),
      I2 => sext_ln46_1_fu_1653_p1(0),
      I3 => sext_ln46_1_fu_1653_p1(2),
      I4 => sext_ln46_1_fu_1653_p1(4),
      O => \trunc_ln51_reg_2229[7]_i_17_n_0\
    );
\trunc_ln51_reg_2229[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(6),
      I1 => tmp_23_fu_1496_p9(6),
      I2 => tmp2_fu_1523_p2(5),
      I3 => \trunc_ln51_reg_2229[7]_i_39_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(6),
      O => \trunc_ln51_reg_2229[7]_i_18_n_0\
    );
\trunc_ln51_reg_2229[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(5),
      I1 => tmp_23_fu_1496_p9(5),
      I2 => tmp2_fu_1523_p2(4),
      I3 => \trunc_ln51_reg_2229[7]_i_44_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(5),
      O => \trunc_ln51_reg_2229[7]_i_19_n_0\
    );
\trunc_ln51_reg_2229[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \tmp_45_reg_2224[3]_i_9_n_0\,
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(6),
      O => \trunc_ln51_reg_2229[7]_i_2_n_0\
    );
\trunc_ln51_reg_2229[7]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(4),
      I1 => tmp_23_fu_1496_p9(4),
      I2 => tmp2_fu_1523_p2(3),
      I3 => \trunc_ln51_reg_2229[7]_i_49_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(4),
      O => \trunc_ln51_reg_2229[7]_i_20_n_0\
    );
\trunc_ln51_reg_2229[7]_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(3),
      I1 => tmp_23_fu_1496_p9(3),
      I2 => tmp2_fu_1523_p2(2),
      I3 => \trunc_ln51_reg_2229[7]_i_54_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(3),
      O => \trunc_ln51_reg_2229[7]_i_21_n_0\
    );
\trunc_ln51_reg_2229[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF60F660F60000"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_31_fu_1612_p9(1),
      I3 => tmp_23_fu_1496_p9(1),
      I4 => \sub_ln45_fu_1541_p2__0\(2),
      I5 => \trunc_ln51_reg_2229[7]_i_61_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_22_n_0\
    );
\trunc_ln51_reg_2229[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60F69F099F0960F6"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_31_fu_1612_p9(1),
      I3 => tmp_23_fu_1496_p9(1),
      I4 => \sub_ln45_fu_1541_p2__0\(2),
      I5 => \trunc_ln51_reg_2229[7]_i_61_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_23_n_0\
    );
\trunc_ln51_reg_2229[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_31_fu_1612_p9(1),
      I3 => tmp_23_fu_1496_p9(1),
      I4 => sub_ln45_fu_1541_p2(1),
      O => \trunc_ln51_reg_2229[7]_i_24_n_0\
    );
\trunc_ln51_reg_2229[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(0),
      I1 => tmp_4_fu_1381_p9(0),
      O => \trunc_ln51_reg_2229[7]_i_25_n_0\
    );
\trunc_ln51_reg_2229[7]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_18_n_0\,
      I1 => \trunc_ln51_reg_2229[7]_i_65_n_0\,
      I2 => \sub_ln45_fu_1541_p2__0\(7),
      I3 => \trunc_ln51_reg_2229[7]_i_67_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_26_n_0\
    );
\trunc_ln51_reg_2229[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(6),
      I1 => tmp_23_fu_1496_p9(6),
      I2 => tmp2_fu_1523_p2(5),
      I3 => \trunc_ln51_reg_2229[7]_i_19_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(6),
      I5 => \trunc_ln51_reg_2229[7]_i_39_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_27_n_0\
    );
\trunc_ln51_reg_2229[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(5),
      I1 => tmp_23_fu_1496_p9(5),
      I2 => tmp2_fu_1523_p2(4),
      I3 => \trunc_ln51_reg_2229[7]_i_20_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(5),
      I5 => \trunc_ln51_reg_2229[7]_i_44_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_28_n_0\
    );
\trunc_ln51_reg_2229[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(4),
      I1 => tmp_23_fu_1496_p9(4),
      I2 => tmp2_fu_1523_p2(3),
      I3 => \trunc_ln51_reg_2229[7]_i_21_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(4),
      I5 => \trunc_ln51_reg_2229[7]_i_49_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_29_n_0\
    );
\trunc_ln51_reg_2229[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_17_n_0\,
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(5),
      O => \trunc_ln51_reg_2229[7]_i_3_n_0\
    );
\trunc_ln51_reg_2229[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(3),
      I1 => tmp_23_fu_1496_p9(3),
      I2 => tmp2_fu_1523_p2(2),
      I3 => \trunc_ln51_reg_2229[7]_i_22_n_0\,
      I4 => \sub_ln45_fu_1541_p2__0\(3),
      I5 => \trunc_ln51_reg_2229[7]_i_54_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_30_n_0\
    );
\trunc_ln51_reg_2229[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69969669FFFF0000"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_31_fu_1612_p9(1),
      I3 => tmp_23_fu_1496_p9(1),
      I4 => \trunc_ln51_reg_2229[7]_i_23_n_0\,
      I5 => sub_ln45_fu_1541_p2(1),
      O => \trunc_ln51_reg_2229[7]_i_31_n_0\
    );
\trunc_ln51_reg_2229[7]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_68_n_0\,
      I1 => tmp_23_fu_1496_p9(0),
      I2 => tmp_31_fu_1612_p9(0),
      O => \trunc_ln51_reg_2229[7]_i_32_n_0\
    );
\trunc_ln51_reg_2229[7]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(0),
      I1 => tmp_4_fu_1381_p9(0),
      I2 => tmp_23_fu_1496_p9(0),
      I3 => tmp_31_fu_1612_p9(0),
      O => \trunc_ln51_reg_2229[7]_i_33_n_0\
    );
\trunc_ln51_reg_2229[7]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sext_ln42_1_fu_1669_p1(3),
      I1 => sext_ln42_1_fu_1669_p1(1),
      I2 => sext_ln42_1_fu_1669_p1(0),
      I3 => sext_ln42_1_fu_1669_p1(2),
      I4 => sext_ln42_1_fu_1669_p1(4),
      O => \trunc_ln51_reg_2229[7]_i_34_n_0\
    );
\trunc_ln51_reg_2229[7]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sext_ln42_1_fu_1669_p1(2),
      I1 => sext_ln42_1_fu_1669_p1(0),
      I2 => sext_ln42_1_fu_1669_p1(1),
      I3 => sext_ln42_1_fu_1669_p1(3),
      O => \trunc_ln51_reg_2229[7]_i_35_n_0\
    );
\trunc_ln51_reg_2229[7]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F57150180A8EAFE"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(4),
      I1 => tmp_19_fu_1473_p9(3),
      I2 => \trunc_ln51_reg_2229[7]_i_79_n_0\,
      I3 => tmp_15_fu_1450_p9(3),
      I4 => tmp_15_fu_1450_p9(4),
      I5 => \trunc_ln51_reg_2229[7]_i_82_n_0\,
      O => tmp2_fu_1523_p2(5)
    );
\trunc_ln51_reg_2229[7]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(5),
      I1 => tmp_23_fu_1496_p9(5),
      I2 => tmp2_fu_1523_p2(4),
      O => \trunc_ln51_reg_2229[7]_i_39_n_0\
    );
\trunc_ln51_reg_2229[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00010000FFFE"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(2),
      I1 => sext_ln46_1_fu_1653_p1(0),
      I2 => sext_ln46_1_fu_1653_p1(1),
      I3 => sext_ln46_1_fu_1653_p1(3),
      I4 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I5 => sext_ln46_1_fu_1653_p1(4),
      O => \trunc_ln51_reg_2229[7]_i_4_n_0\
    );
\trunc_ln51_reg_2229[7]_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(5),
      I1 => \trunc_ln51_reg_2229[7]_i_84_n_0\,
      I2 => tmp_11_fu_1427_p9(5),
      I3 => tmp_4_fu_1381_p9(6),
      I4 => tmp_11_fu_1427_p9(6),
      O => \sub_ln45_fu_1541_p2__0\(6)
    );
\trunc_ln51_reg_2229[7]_i_43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(3),
      I1 => \trunc_ln51_reg_2229[7]_i_79_n_0\,
      I2 => tmp_19_fu_1473_p9(3),
      I3 => tmp_15_fu_1450_p9(4),
      I4 => tmp_19_fu_1473_p9(4),
      O => tmp2_fu_1523_p2(4)
    );
\trunc_ln51_reg_2229[7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(4),
      I1 => tmp_23_fu_1496_p9(4),
      I2 => tmp2_fu_1523_p2(3),
      O => \trunc_ln51_reg_2229[7]_i_44_n_0\
    );
\trunc_ln51_reg_2229[7]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_84_n_0\,
      I1 => tmp_4_fu_1381_p9(5),
      I2 => tmp_11_fu_1427_p9(5),
      O => \sub_ln45_fu_1541_p2__0\(5)
    );
\trunc_ln51_reg_2229[7]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_79_n_0\,
      I1 => tmp_15_fu_1450_p9(3),
      I2 => tmp_19_fu_1473_p9(3),
      O => tmp2_fu_1523_p2(3)
    );
\trunc_ln51_reg_2229[7]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(3),
      I1 => tmp_23_fu_1496_p9(3),
      I2 => tmp2_fu_1523_p2(2),
      O => \trunc_ln51_reg_2229[7]_i_49_n_0\
    );
\trunc_ln51_reg_2229[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0100FE"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(1),
      I1 => sext_ln46_1_fu_1653_p1(0),
      I2 => sext_ln46_1_fu_1653_p1(2),
      I3 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I4 => sext_ln46_1_fu_1653_p1(3),
      O => \trunc_ln51_reg_2229[7]_i_5_n_0\
    );
\trunc_ln51_reg_2229[7]_i_50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(3),
      I1 => \trunc_ln51_reg_2229[7]_i_101_n_0\,
      I2 => tmp_11_fu_1427_p9(3),
      I3 => tmp_4_fu_1381_p9(4),
      I4 => tmp_11_fu_1427_p9(4),
      O => \sub_ln45_fu_1541_p2__0\(4)
    );
\trunc_ln51_reg_2229[7]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20BADF45DF4520BA"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(1),
      I1 => tmp_19_fu_1473_p9(0),
      I2 => tmp_15_fu_1450_p9(0),
      I3 => tmp_19_fu_1473_p9(1),
      I4 => tmp_15_fu_1450_p9(2),
      I5 => tmp_19_fu_1473_p9(2),
      O => tmp2_fu_1523_p2(2)
    );
\trunc_ln51_reg_2229[7]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4BB40000FFFF4BB4"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_15_fu_1450_p9(1),
      I3 => tmp_19_fu_1473_p9(1),
      I4 => tmp_31_fu_1612_p9(2),
      I5 => tmp_23_fu_1496_p9(2),
      O => \trunc_ln51_reg_2229[7]_i_54_n_0\
    );
\trunc_ln51_reg_2229[7]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[7]_i_101_n_0\,
      I1 => tmp_4_fu_1381_p9(3),
      I2 => tmp_11_fu_1427_p9(3),
      O => \sub_ln45_fu_1541_p2__0\(3)
    );
\trunc_ln51_reg_2229[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(0),
      I1 => sext_ln46_1_fu_1653_p1(1),
      I2 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I3 => sext_ln46_1_fu_1653_p1(2),
      O => \trunc_ln51_reg_2229[7]_i_6_n_0\
    );
\trunc_ln51_reg_2229[7]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20BADF45DF4520BA"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(1),
      I1 => tmp_11_fu_1427_p9(0),
      I2 => tmp_4_fu_1381_p9(0),
      I3 => tmp_11_fu_1427_p9(1),
      I4 => tmp_4_fu_1381_p9(2),
      I5 => tmp_11_fu_1427_p9(2),
      O => \sub_ln45_fu_1541_p2__0\(2)
    );
\trunc_ln51_reg_2229[7]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B44B4BB44BB4B44B"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_15_fu_1450_p9(1),
      I3 => tmp_19_fu_1473_p9(1),
      I4 => tmp_31_fu_1612_p9(2),
      I5 => tmp_23_fu_1496_p9(2),
      O => \trunc_ln51_reg_2229[7]_i_61_n_0\
    );
\trunc_ln51_reg_2229[7]_i_62\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(0),
      I1 => tmp_4_fu_1381_p9(0),
      I2 => tmp_4_fu_1381_p9(1),
      I3 => tmp_11_fu_1427_p9(1),
      O => sub_ln45_fu_1541_p2(1)
    );
\trunc_ln51_reg_2229[7]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9666999669996669"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(7),
      I1 => tmp_23_fu_1496_p9(7),
      I2 => tmp_19_fu_1473_p9(5),
      I3 => \trunc_ln51_reg_2229[7]_i_132_n_0\,
      I4 => tmp_15_fu_1450_p9(5),
      I5 => \trunc_ln51_reg_2229[7]_i_134_n_0\,
      O => \trunc_ln51_reg_2229[7]_i_65_n_0\
    );
\trunc_ln51_reg_2229[7]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F57150180A8EAFE"
    )
        port map (
      I0 => tmp_11_fu_1427_p9(6),
      I1 => tmp_11_fu_1427_p9(5),
      I2 => \trunc_ln51_reg_2229[7]_i_84_n_0\,
      I3 => tmp_4_fu_1381_p9(5),
      I4 => tmp_4_fu_1381_p9(6),
      I5 => \trunc_ln51_reg_2229[7]_i_135_n_0\,
      O => \sub_ln45_fu_1541_p2__0\(7)
    );
\trunc_ln51_reg_2229[7]_i_67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => tmp_31_fu_1612_p9(6),
      I1 => tmp_23_fu_1496_p9(6),
      I2 => tmp2_fu_1523_p2(5),
      O => \trunc_ln51_reg_2229[7]_i_67_n_0\
    );
\trunc_ln51_reg_2229[7]_i_68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(0),
      I1 => tmp_15_fu_1450_p9(0),
      I2 => tmp_31_fu_1612_p9(1),
      I3 => tmp_23_fu_1496_p9(1),
      I4 => sub_ln45_fu_1541_p2(1),
      O => \trunc_ln51_reg_2229[7]_i_68_n_0\
    );
\trunc_ln51_reg_2229[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => sext_ln46_1_fu_1653_p1(0),
      I1 => \tmp_45_reg_2224_reg[3]_i_8_n_5\,
      I2 => sext_ln46_1_fu_1653_p1(1),
      O => \trunc_ln51_reg_2229[7]_i_7_n_0\
    );
\trunc_ln51_reg_2229[7]_i_79\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF757751551011"
    )
        port map (
      I0 => tmp_15_fu_1450_p9(2),
      I1 => tmp_15_fu_1450_p9(1),
      I2 => tmp_19_fu_1473_p9(0),
      I3 => tmp_15_fu_1450_p9(0),
      I4 => tmp_19_fu_1473_p9(1),
      I5 => tmp_19_fu_1473_p9(2),
      O => \trunc_ln51_reg_2229[7]_i_79_n_0\
    );
\trunc_ln51_reg_2229[7]_i_82\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => tmp_19_fu_1473_p9(5),
      I1 => tmp_15_fu_1450_p9(5),
      O => \trunc_ln51_reg_2229[7]_i_82_n_0\
    );
\trunc_ln51_reg_2229[7]_i_84\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => tmp_4_fu_1381_p9(4),
      I1 => tmp_4_fu_1381_p9(3),
      I2 => \trunc_ln51_reg_2229[7]_i_101_n_0\,
      I3 => tmp_11_fu_1427_p9(3),
      I4 => tmp_11_fu_1427_p9(4),
      O => \trunc_ln51_reg_2229[7]_i_84_n_0\
    );
\trunc_ln51_reg_2229[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996666"
    )
        port map (
      I0 => \trunc_ln51_reg_2229[0]_i_2_n_0\,
      I1 => sext_ln42_1_fu_1669_p1(7),
      I2 => sext_ln42_1_fu_1669_p1(6),
      I3 => \tmp_45_reg_2224[3]_i_13_n_0\,
      I4 => sext_ln42_1_fu_1669_p1(10),
      O => \trunc_ln51_reg_2229[7]_i_9_n_0\
    );
\trunc_ln51_reg_2229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(0),
      Q => trunc_ln51_reg_2229(0),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln51_reg_2229_reg[0]_i_1_n_0\,
      CO(6) => \trunc_ln51_reg_2229_reg[0]_i_1_n_1\,
      CO(5) => \trunc_ln51_reg_2229_reg[0]_i_1_n_2\,
      CO(4) => \trunc_ln51_reg_2229_reg[0]_i_1_n_3\,
      CO(3) => \trunc_ln51_reg_2229_reg[0]_i_1_n_4\,
      CO(2) => \trunc_ln51_reg_2229_reg[0]_i_1_n_5\,
      CO(1) => \trunc_ln51_reg_2229_reg[0]_i_1_n_6\,
      CO(0) => \trunc_ln51_reg_2229_reg[0]_i_1_n_7\,
      DI(7) => \trunc_ln51_reg_2229[0]_i_2_n_0\,
      DI(6) => \trunc_ln51_reg_2229[7]_i_2_n_0\,
      DI(5) => \trunc_ln51_reg_2229[7]_i_3_n_0\,
      DI(4) => \trunc_ln51_reg_2229[7]_i_4_n_0\,
      DI(3) => \trunc_ln51_reg_2229[7]_i_5_n_0\,
      DI(2) => \trunc_ln51_reg_2229[7]_i_6_n_0\,
      DI(1) => \trunc_ln51_reg_2229[7]_i_7_n_0\,
      DI(0) => sext_ln46_1_fu_1653_p1(0),
      O(7 downto 1) => \NLW_trunc_ln51_reg_2229_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => trunc_ln51_fu_1747_p1(0),
      S(7) => \trunc_ln51_reg_2229[0]_i_3_n_0\,
      S(6) => \trunc_ln51_reg_2229[0]_i_4_n_0\,
      S(5) => \trunc_ln51_reg_2229[0]_i_5_n_0\,
      S(4) => \trunc_ln51_reg_2229[0]_i_6_n_0\,
      S(3) => \trunc_ln51_reg_2229[0]_i_7_n_0\,
      S(2) => \trunc_ln51_reg_2229[0]_i_8_n_0\,
      S(1) => \trunc_ln51_reg_2229[0]_i_9_n_0\,
      S(0) => \trunc_ln51_reg_2229[0]_i_10_n_0\
    );
\trunc_ln51_reg_2229_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(1),
      Q => trunc_ln51_reg_2229(1),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(2),
      Q => trunc_ln51_reg_2229(2),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(3),
      Q => trunc_ln51_reg_2229(3),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(4),
      Q => trunc_ln51_reg_2229(4),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(5),
      Q => trunc_ln51_reg_2229(5),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(6),
      Q => trunc_ln51_reg_2229(6),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => trunc_ln51_fu_1747_p1(7),
      Q => trunc_ln51_reg_2229(7),
      R => '0'
    );
\trunc_ln51_reg_2229_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_trunc_ln51_reg_2229_reg[7]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \trunc_ln51_reg_2229_reg[7]_i_1_n_1\,
      CO(5) => \trunc_ln51_reg_2229_reg[7]_i_1_n_2\,
      CO(4) => \trunc_ln51_reg_2229_reg[7]_i_1_n_3\,
      CO(3) => \trunc_ln51_reg_2229_reg[7]_i_1_n_4\,
      CO(2) => \trunc_ln51_reg_2229_reg[7]_i_1_n_5\,
      CO(1) => \trunc_ln51_reg_2229_reg[7]_i_1_n_6\,
      CO(0) => \trunc_ln51_reg_2229_reg[7]_i_1_n_7\,
      DI(7) => '0',
      DI(6) => \trunc_ln51_reg_2229[7]_i_2_n_0\,
      DI(5) => \trunc_ln51_reg_2229[7]_i_3_n_0\,
      DI(4) => \trunc_ln51_reg_2229[7]_i_4_n_0\,
      DI(3) => \trunc_ln51_reg_2229[7]_i_5_n_0\,
      DI(2) => \trunc_ln51_reg_2229[7]_i_6_n_0\,
      DI(1) => \trunc_ln51_reg_2229[7]_i_7_n_0\,
      DI(0) => sext_ln46_1_fu_1653_p1(0),
      O(7 downto 1) => trunc_ln51_fu_1747_p1(7 downto 1),
      O(0) => \NLW_trunc_ln51_reg_2229_reg[7]_i_1_O_UNCONNECTED\(0),
      S(7) => \trunc_ln51_reg_2229[7]_i_9_n_0\,
      S(6) => \trunc_ln51_reg_2229[7]_i_10_n_0\,
      S(5) => \trunc_ln51_reg_2229[7]_i_11_n_0\,
      S(4) => \trunc_ln51_reg_2229[7]_i_12_n_0\,
      S(3) => \trunc_ln51_reg_2229[7]_i_13_n_0\,
      S(2) => \trunc_ln51_reg_2229[7]_i_14_n_0\,
      S(1) => \trunc_ln51_reg_2229[7]_i_15_n_0\,
      S(0) => \trunc_ln51_reg_2229[7]_i_16_n_0\
    );
\trunc_ln51_reg_2229_reg[7]_i_8\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \trunc_ln51_reg_2229_reg[7]_i_8_n_0\,
      CO(6) => \trunc_ln51_reg_2229_reg[7]_i_8_n_1\,
      CO(5) => \trunc_ln51_reg_2229_reg[7]_i_8_n_2\,
      CO(4) => \trunc_ln51_reg_2229_reg[7]_i_8_n_3\,
      CO(3) => \trunc_ln51_reg_2229_reg[7]_i_8_n_4\,
      CO(2) => \trunc_ln51_reg_2229_reg[7]_i_8_n_5\,
      CO(1) => \trunc_ln51_reg_2229_reg[7]_i_8_n_6\,
      CO(0) => \trunc_ln51_reg_2229_reg[7]_i_8_n_7\,
      DI(7) => \trunc_ln51_reg_2229[7]_i_18_n_0\,
      DI(6) => \trunc_ln51_reg_2229[7]_i_19_n_0\,
      DI(5) => \trunc_ln51_reg_2229[7]_i_20_n_0\,
      DI(4) => \trunc_ln51_reg_2229[7]_i_21_n_0\,
      DI(3) => \trunc_ln51_reg_2229[7]_i_22_n_0\,
      DI(2) => \trunc_ln51_reg_2229[7]_i_23_n_0\,
      DI(1) => \trunc_ln51_reg_2229[7]_i_24_n_0\,
      DI(0) => \trunc_ln51_reg_2229[7]_i_25_n_0\,
      O(7 downto 0) => sext_ln46_1_fu_1653_p1(7 downto 0),
      S(7) => \trunc_ln51_reg_2229[7]_i_26_n_0\,
      S(6) => \trunc_ln51_reg_2229[7]_i_27_n_0\,
      S(5) => \trunc_ln51_reg_2229[7]_i_28_n_0\,
      S(4) => \trunc_ln51_reg_2229[7]_i_29_n_0\,
      S(3) => \trunc_ln51_reg_2229[7]_i_30_n_0\,
      S(2) => \trunc_ln51_reg_2229[7]_i_31_n_0\,
      S(1) => \trunc_ln51_reg_2229[7]_i_32_n_0\,
      S(0) => \trunc_ln51_reg_2229[7]_i_33_n_0\
    );
urem_6ns_3ns_2_10_1_U30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1
     port map (
      ap_clk => ap_clk,
      ap_clk_0 => urem_6ns_3ns_2_10_1_U30_n_0,
      ap_clk_1 => urem_6ns_3ns_2_10_1_U30_n_1,
      select_ln40_2_reg_1810_pp0_iter1_reg(5 downto 0) => select_ln40_2_reg_1810_pp0_iter1_reg(5 downto 0)
    );
urem_6ns_3ns_2_10_1_U31: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_urem_6ns_3ns_2_10_1_29
     port map (
      ap_clk => ap_clk,
      ap_clk_0 => urem_6ns_3ns_2_10_1_U31_n_0,
      ap_clk_1 => urem_6ns_3ns_2_10_1_U31_n_1,
      select_ln40_reg_1802_pp0_iter1_reg(5 downto 0) => select_ln40_reg_1802_pp0_iter1_reg(5 downto 0)
    );
\x_fu_96[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => x_fu_96(2),
      I1 => x_fu_96(3),
      I2 => x_fu_96(1),
      I3 => x_fu_96(0),
      I4 => x_fu_96(5),
      O => \x_fu_96[4]_i_2_n_0\
    );
\x_fu_96_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln41_fu_997_p2(0),
      Q => x_fu_96(0),
      R => '0'
    );
\x_fu_96_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => x_fu_96(1),
      R => '0'
    );
\x_fu_96_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln41_fu_997_p2(2),
      Q => x_fu_96(2),
      R => '0'
    );
\x_fu_96_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln41_fu_997_p2(3),
      Q => x_fu_96(3),
      R => '0'
    );
\x_fu_96_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln41_fu_997_p2(4),
      Q => x_fu_96(4),
      R => '0'
    );
\x_fu_96_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => add_ln41_fu_997_p2(5),
      Q => x_fu_96(5),
      R => '0'
    );
\y_fu_100[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_fu_100[0]_i_5_n_0\,
      I1 => \indvar_flatten6_fu_104_reg_n_0_[5]\,
      I2 => \indvar_flatten6_fu_104_reg_n_0_[4]\,
      I3 => \indvar_flatten6_fu_104_reg_n_0_[7]\,
      I4 => \indvar_flatten6_fu_104_reg_n_0_[6]\,
      I5 => \y_fu_100[0]_i_6_n_0\,
      O => \y_fu_100[0]_i_3_n_0\
    );
\y_fu_100[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => x_fu_96(5),
      I1 => x_fu_96(0),
      I2 => x_fu_96(1),
      I3 => x_fu_96(3),
      I4 => x_fu_96(2),
      I5 => x_fu_96(4),
      O => \y_fu_100[0]_i_4_n_0\
    );
\y_fu_100[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \indvar_flatten6_fu_104_reg_n_0_[8]\,
      I1 => \indvar_flatten6_fu_104_reg_n_0_[9]\,
      I2 => \indvar_flatten6_fu_104_reg_n_0_[11]\,
      I3 => \indvar_flatten6_fu_104_reg_n_0_[10]\,
      O => \y_fu_100[0]_i_5_n_0\
    );
\y_fu_100[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten6_fu_104_reg_n_0_[1]\,
      I1 => \indvar_flatten6_fu_104_reg_n_0_[0]\,
      I2 => \indvar_flatten6_fu_104_reg_n_0_[3]\,
      I3 => \indvar_flatten6_fu_104_reg_n_0_[2]\,
      O => \y_fu_100[0]_i_6_n_0\
    );
\y_fu_100_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => \y_fu_100_reg_n_0_[0]\,
      R => '0'
    );
\y_fu_100_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \y_fu_100_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_100_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \y_fu_100_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_100_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \y_fu_100_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_100_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => \y_fu_100_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
\y_fu_100_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten6_fu_1040,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => \y_fu_100_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8 is
  port (
    ap_enable_reg_pp0_iter4 : out STD_LOGIC;
    write_output_last_reg_277_pp0_iter3_reg : out STD_LOGIC;
    P : out STD_LOGIC_VECTOR ( 11 downto 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    output_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    CEA2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M_AXIS_TREADY_int_regslice : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8 is
  signal add_ln56_1_fu_129_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \add_ln56_1_fu_129_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln56_1_fu_129_p2_carry__0_n_7\ : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_0 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_1 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_2 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_3 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_4 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_5 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_6 : STD_LOGIC;
  signal add_ln56_1_fu_129_p2_carry_n_7 : STD_LOGIC;
  signal add_ln57_fu_179_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter4\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal ap_sig_allocacmp_indvar_flatten13_load : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp103_reg_267[0]_i_2_n_0\ : STD_LOGIC;
  signal cmp103_reg_267_pp0_iter1_reg : STD_LOGIC;
  signal \cmp103_reg_267_reg_n_0_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready : STD_LOGIC;
  signal \i_fu_66[0]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_66[1]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_66[2]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_66[3]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_66[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_fu_66[5]_i_2_n_0\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_fu_66_reg_n_0_[5]\ : STD_LOGIC;
  signal \icmp_ln59_fu_203_p2__7\ : STD_LOGIC;
  signal indvar_flatten13_fu_70 : STD_LOGIC;
  signal \indvar_flatten13_fu_70[11]_i_2_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70[11]_i_3_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70[11]_i_4_n_0\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[10]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[11]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[2]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[3]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[4]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[5]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[6]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[7]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[8]\ : STD_LOGIC;
  signal \indvar_flatten13_fu_70_reg_n_0_[9]\ : STD_LOGIC;
  signal j_fu_62 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \j_fu_62[4]_i_2_n_0\ : STD_LOGIC;
  signal \j_fu_62[5]_i_3_n_0\ : STD_LOGIC;
  signal mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14 : STD_LOGIC;
  signal select_ln56_1_fu_161_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln56_fu_153_p3 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln56_reg_256 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln56_reg_256[4]_i_3_n_0\ : STD_LOGIC;
  signal select_ln56_reg_256_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal write_output_last_fu_208_p2 : STD_LOGIC;
  signal write_output_last_reg_277 : STD_LOGIC;
  signal \NLW_add_ln56_1_fu_129_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln56_1_fu_129_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair131";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln56_1_fu_129_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln56_1_fu_129_p2_carry__0\ : label is 35;
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute SOFT_HLUTNM of \i_fu_66[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \i_fu_66[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i_fu_66[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \j_fu_62[4]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \j_fu_62[5]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \select_ln56_reg_256[4]_i_3\ : label is "soft_lutpair133";
begin
  ap_enable_reg_pp0_iter4 <= \^ap_enable_reg_pp0_iter4\;
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => Q(1),
      I2 => M_AXIS_TREADY_int_regslice,
      O => B_V_data_1_sel_wr01_out
    );
add_ln56_1_fu_129_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_indvar_flatten13_load(0),
      CI_TOP => '0',
      CO(7) => add_ln56_1_fu_129_p2_carry_n_0,
      CO(6) => add_ln56_1_fu_129_p2_carry_n_1,
      CO(5) => add_ln56_1_fu_129_p2_carry_n_2,
      CO(4) => add_ln56_1_fu_129_p2_carry_n_3,
      CO(3) => add_ln56_1_fu_129_p2_carry_n_4,
      CO(2) => add_ln56_1_fu_129_p2_carry_n_5,
      CO(1) => add_ln56_1_fu_129_p2_carry_n_6,
      CO(0) => add_ln56_1_fu_129_p2_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln56_1_fu_129_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(8 downto 1)
    );
\add_ln56_1_fu_129_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln56_1_fu_129_p2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln56_1_fu_129_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln56_1_fu_129_p2_carry__0_n_6\,
      CO(0) => \add_ln56_1_fu_129_p2_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_add_ln56_1_fu_129_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln56_1_fu_129_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(11 downto 9)
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => CEA2,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => CEA2,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => CEA2,
      D => ap_enable_reg_pp0_iter3,
      Q => \^ap_enable_reg_pp0_iter4\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => CEA2,
      CLK => ap_clk,
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_0,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\cmp103_reg_267[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \i_fu_66_reg_n_0_[5]\,
      I1 => \i_fu_66_reg_n_0_[2]\,
      I2 => \i_fu_66_reg_n_0_[4]\,
      I3 => \i_fu_66_reg_n_0_[3]\,
      I4 => \i_fu_66_reg_n_0_[1]\,
      O => \cmp103_reg_267[0]_i_2_n_0\
    );
\cmp103_reg_267_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => \cmp103_reg_267_reg_n_0_[0]\,
      Q => cmp103_reg_267_pp0_iter1_reg,
      R => '0'
    );
\cmp103_reg_267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => \cmp103_reg_267_reg_n_0_[0]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_flow_control_loop_pipe_sequential_init
     port map (
      A(5) => flow_control_loop_pipe_sequential_init_U_n_3,
      A(4) => flow_control_loop_pipe_sequential_init_U_n_4,
      A(3) => flow_control_loop_pipe_sequential_init_U_n_5,
      A(2) => flow_control_loop_pipe_sequential_init_U_n_6,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_7,
      A(0) => select_ln56_1_fu_161_p3(0),
      \B_V_data_1_state_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_37,
      D(5 downto 0) => select_ln56_fu_153_p3(5 downto 0),
      DSP_A_B_DATA_INST => \i_fu_66_reg_n_0_[3]\,
      DSP_A_B_DATA_INST_0 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_12,
      DSP_A_B_DATA_INST_1 => \i_fu_66_reg_n_0_[2]\,
      DSP_A_B_DATA_INST_2 => \i_fu_66_reg_n_0_[4]\,
      DSP_A_B_DATA_INST_3 => \i_fu_66_reg_n_0_[5]\,
      DSP_A_B_DATA_INST_4 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      DSP_A_B_DATA_INST_5 => \i_fu_66_reg_n_0_[1]\,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln56_1_fu_129_p2(0) => add_ln56_1_fu_129_p2(0),
      add_ln57_fu_179_p2(5 downto 0) => add_ln57_fu_179_p2(5 downto 0),
      \ap_CS_fsm_reg[6]\(0) => D(0),
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => flow_control_loop_pipe_sequential_init_U_n_0,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_indvar_flatten13_load(11 downto 0) => ap_sig_allocacmp_indvar_flatten13_load(11 downto 0),
      \cmp103_reg_267_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_2,
      \cmp103_reg_267_reg[0]_0\ => \cmp103_reg_267_reg_n_0_[0]\,
      \cmp103_reg_267_reg[0]_1\ => \cmp103_reg_267[0]_i_2_n_0\,
      \cmp103_reg_267_reg[0]_2\ => \i_fu_66_reg_n_0_[0]\,
      grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_ready,
      grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg,
      \i_fu_66_reg[0]\ => \^ap_enable_reg_pp0_iter4\,
      \i_fu_66_reg[0]_0\ => \indvar_flatten13_fu_70[11]_i_2_n_0\,
      indvar_flatten13_fu_70 => indvar_flatten13_fu_70,
      \indvar_flatten13_fu_70_reg[0]\ => \indvar_flatten13_fu_70_reg_n_0_[0]\,
      \indvar_flatten13_fu_70_reg[11]\ => \indvar_flatten13_fu_70_reg_n_0_[9]\,
      \indvar_flatten13_fu_70_reg[11]_0\ => \indvar_flatten13_fu_70_reg_n_0_[10]\,
      \indvar_flatten13_fu_70_reg[11]_1\ => \indvar_flatten13_fu_70_reg_n_0_[11]\,
      \indvar_flatten13_fu_70_reg[8]\ => \indvar_flatten13_fu_70_reg_n_0_[1]\,
      \indvar_flatten13_fu_70_reg[8]_0\ => \indvar_flatten13_fu_70_reg_n_0_[2]\,
      \indvar_flatten13_fu_70_reg[8]_1\ => \indvar_flatten13_fu_70_reg_n_0_[3]\,
      \indvar_flatten13_fu_70_reg[8]_2\ => \indvar_flatten13_fu_70_reg_n_0_[4]\,
      \indvar_flatten13_fu_70_reg[8]_3\ => \indvar_flatten13_fu_70_reg_n_0_[5]\,
      \indvar_flatten13_fu_70_reg[8]_4\ => \indvar_flatten13_fu_70_reg_n_0_[6]\,
      \indvar_flatten13_fu_70_reg[8]_5\ => \indvar_flatten13_fu_70_reg_n_0_[7]\,
      \indvar_flatten13_fu_70_reg[8]_6\ => \indvar_flatten13_fu_70_reg_n_0_[8]\,
      j_fu_62(5 downto 0) => j_fu_62(5 downto 0),
      \j_fu_62_reg[4]\ => \j_fu_62[4]_i_2_n_0\,
      \j_fu_62_reg[5]\ => \j_fu_62[5]_i_3_n_0\,
      \select_ln56_reg_256_reg[1]\ => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_13,
      \select_ln56_reg_256_reg[4]\ => \select_ln56_reg_256[4]_i_3_n_0\
    );
\i_fu_66[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA6AA"
    )
        port map (
      I0 => \i_fu_66_reg_n_0_[0]\,
      I1 => j_fu_62(1),
      I2 => j_fu_62(0),
      I3 => j_fu_62(5),
      I4 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_13,
      O => \i_fu_66[0]_i_1_n_0\
    );
\i_fu_66[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF04000000"
    )
        port map (
      I0 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_13,
      I1 => j_fu_62(5),
      I2 => j_fu_62(0),
      I3 => j_fu_62(1),
      I4 => \i_fu_66_reg_n_0_[0]\,
      I5 => \i_fu_66_reg_n_0_[1]\,
      O => \i_fu_66[1]_i_1_n_0\
    );
\i_fu_66[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      I1 => \i_fu_66_reg_n_0_[1]\,
      I2 => \i_fu_66_reg_n_0_[2]\,
      O => \i_fu_66[2]_i_1_n_0\
    );
\i_fu_66[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF20"
    )
        port map (
      I0 => \i_fu_66_reg_n_0_[1]\,
      I1 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      I2 => \i_fu_66_reg_n_0_[2]\,
      I3 => \i_fu_66_reg_n_0_[3]\,
      O => \i_fu_66[3]_i_1_n_0\
    );
\i_fu_66[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => \i_fu_66_reg_n_0_[2]\,
      I1 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      I2 => \i_fu_66_reg_n_0_[1]\,
      I3 => \i_fu_66_reg_n_0_[3]\,
      I4 => \i_fu_66_reg_n_0_[4]\,
      O => \i_fu_66[4]_i_1_n_0\
    );
\i_fu_66[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFF08000000"
    )
        port map (
      I0 => \i_fu_66_reg_n_0_[3]\,
      I1 => \i_fu_66_reg_n_0_[1]\,
      I2 => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      I3 => \i_fu_66_reg_n_0_[2]\,
      I4 => \i_fu_66_reg_n_0_[4]\,
      I5 => \i_fu_66_reg_n_0_[5]\,
      O => \i_fu_66[5]_i_2_n_0\
    );
\i_fu_66_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[0]_i_1_n_0\,
      Q => \i_fu_66_reg_n_0_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_66_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[1]_i_1_n_0\,
      Q => \i_fu_66_reg_n_0_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_66_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[2]_i_1_n_0\,
      Q => \i_fu_66_reg_n_0_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_66_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[3]_i_1_n_0\,
      Q => \i_fu_66_reg_n_0_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_66_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[4]_i_1_n_0\,
      Q => \i_fu_66_reg_n_0_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\i_fu_66_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => \i_fu_66[5]_i_2_n_0\,
      Q => \i_fu_66_reg_n_0_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_37
    );
\indvar_flatten13_fu_70[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg_n_0_[3]\,
      I1 => \indvar_flatten13_fu_70_reg_n_0_[2]\,
      I2 => \indvar_flatten13_fu_70_reg_n_0_[11]\,
      I3 => \indvar_flatten13_fu_70_reg_n_0_[8]\,
      I4 => \indvar_flatten13_fu_70[11]_i_3_n_0\,
      I5 => \indvar_flatten13_fu_70[11]_i_4_n_0\,
      O => \indvar_flatten13_fu_70[11]_i_2_n_0\
    );
\indvar_flatten13_fu_70[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg_n_0_[6]\,
      I1 => \indvar_flatten13_fu_70_reg_n_0_[10]\,
      I2 => \indvar_flatten13_fu_70_reg_n_0_[7]\,
      I3 => \indvar_flatten13_fu_70_reg_n_0_[0]\,
      O => \indvar_flatten13_fu_70[11]_i_3_n_0\
    );
\indvar_flatten13_fu_70[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \indvar_flatten13_fu_70_reg_n_0_[4]\,
      I1 => \indvar_flatten13_fu_70_reg_n_0_[5]\,
      I2 => \indvar_flatten13_fu_70_reg_n_0_[9]\,
      I3 => \indvar_flatten13_fu_70_reg_n_0_[1]\,
      O => \indvar_flatten13_fu_70[11]_i_4_n_0\
    );
\indvar_flatten13_fu_70_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(0),
      Q => \indvar_flatten13_fu_70_reg_n_0_[0]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(10),
      Q => \indvar_flatten13_fu_70_reg_n_0_[10]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(11),
      Q => \indvar_flatten13_fu_70_reg_n_0_[11]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(1),
      Q => \indvar_flatten13_fu_70_reg_n_0_[1]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(2),
      Q => \indvar_flatten13_fu_70_reg_n_0_[2]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(3),
      Q => \indvar_flatten13_fu_70_reg_n_0_[3]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(4),
      Q => \indvar_flatten13_fu_70_reg_n_0_[4]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(5),
      Q => \indvar_flatten13_fu_70_reg_n_0_[5]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(6),
      Q => \indvar_flatten13_fu_70_reg_n_0_[6]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(7),
      Q => \indvar_flatten13_fu_70_reg_n_0_[7]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(8),
      Q => \indvar_flatten13_fu_70_reg_n_0_[8]\,
      R => '0'
    );
\indvar_flatten13_fu_70_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln56_1_fu_129_p2(9),
      Q => \indvar_flatten13_fu_70_reg_n_0_[9]\,
      R => '0'
    );
\j_fu_62[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => j_fu_62(1),
      I1 => j_fu_62(0),
      O => \j_fu_62[4]_i_2_n_0\
    );
\j_fu_62[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000020"
    )
        port map (
      I0 => j_fu_62(1),
      I1 => j_fu_62(0),
      I2 => j_fu_62(4),
      I3 => j_fu_62(2),
      I4 => j_fu_62(3),
      O => \j_fu_62[5]_i_3_n_0\
    );
\j_fu_62_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(0),
      Q => j_fu_62(0),
      R => '0'
    );
\j_fu_62_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(1),
      Q => j_fu_62(1),
      R => '0'
    );
\j_fu_62_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(2),
      Q => j_fu_62(2),
      R => '0'
    );
\j_fu_62_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(3),
      Q => j_fu_62(3),
      R => '0'
    );
\j_fu_62_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(4),
      Q => j_fu_62(4),
      R => '0'
    );
\j_fu_62_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => indvar_flatten13_fu_70,
      D => add_ln57_fu_179_p2(5),
      Q => j_fu_62(5),
      R => '0'
    );
mac_muladd_6ns_6ns_6ns_12_4_1_U61: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_mac_muladd_6ns_6ns_6ns_12_4_1
     port map (
      A(5) => flow_control_loop_pipe_sequential_init_U_n_3,
      A(4) => flow_control_loop_pipe_sequential_init_U_n_4,
      A(3) => flow_control_loop_pipe_sequential_init_U_n_5,
      A(2) => flow_control_loop_pipe_sequential_init_U_n_6,
      A(1) => flow_control_loop_pipe_sequential_init_U_n_7,
      A(0) => select_ln56_1_fu_161_p3(0),
      CEA2 => CEA2,
      P(11 downto 0) => P(11 downto 0),
      Q(5 downto 0) => select_ln56_reg_256(5 downto 0),
      ap_clk => ap_clk,
      \i_fu_66_reg[0]\ => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_12,
      \i_fu_66_reg[4]\ => \i_fu_66_reg_n_0_[0]\,
      j_fu_62(5 downto 0) => j_fu_62(5 downto 0),
      \j_fu_62_reg[2]\ => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_13,
      \j_fu_62_reg[5]\ => mac_muladd_6ns_6ns_6ns_12_4_1_U61_n_14,
      p_reg_reg_i_1 => \i_fu_66_reg_n_0_[1]\
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter4\,
      I1 => M_AXIS_TREADY_int_regslice,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ram_reg_bram_0,
      O => output_ce0
    );
\select_ln56_reg_256[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => j_fu_62(0),
      I1 => j_fu_62(1),
      O => \select_ln56_reg_256[4]_i_3_n_0\
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(0),
      Q => select_ln56_reg_256_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(1),
      Q => select_ln56_reg_256_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(2),
      Q => select_ln56_reg_256_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(3),
      Q => select_ln56_reg_256_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(4),
      Q => select_ln56_reg_256_pp0_iter1_reg(4),
      R => '0'
    );
\select_ln56_reg_256_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_reg_256(5),
      Q => select_ln56_reg_256_pp0_iter1_reg(5),
      R => '0'
    );
\select_ln56_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(0),
      Q => select_ln56_reg_256(0),
      R => '0'
    );
\select_ln56_reg_256_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(1),
      Q => select_ln56_reg_256(1),
      R => '0'
    );
\select_ln56_reg_256_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(2),
      Q => select_ln56_reg_256(2),
      R => '0'
    );
\select_ln56_reg_256_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(3),
      Q => select_ln56_reg_256(3),
      R => '0'
    );
\select_ln56_reg_256_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(4),
      Q => select_ln56_reg_256(4),
      R => '0'
    );
\select_ln56_reg_256_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => select_ln56_fu_153_p3(5),
      Q => select_ln56_reg_256(5),
      R => '0'
    );
\write_output_last_reg_277[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cmp103_reg_267_pp0_iter1_reg,
      I1 => \icmp_ln59_fu_203_p2__7\,
      O => write_output_last_fu_208_p2
    );
\write_output_last_reg_277[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => select_ln56_reg_256_pp0_iter1_reg(1),
      I1 => select_ln56_reg_256_pp0_iter1_reg(2),
      I2 => select_ln56_reg_256_pp0_iter1_reg(5),
      I3 => select_ln56_reg_256_pp0_iter1_reg(0),
      I4 => select_ln56_reg_256_pp0_iter1_reg(3),
      I5 => select_ln56_reg_256_pp0_iter1_reg(4),
      O => \icmp_ln59_fu_203_p2__7\
    );
\write_output_last_reg_277_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => write_output_last_reg_277,
      Q => write_output_last_reg_277_pp0_iter3_reg,
      R => '0'
    );
\write_output_last_reg_277_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => CEA2,
      D => write_output_last_fu_208_p2,
      Q => write_output_last_reg_277,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "9'b100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal M_AXIS_TREADY_int_regslice : STD_LOGIC;
  signal S_AXIS_TVALID_int_regslice : STD_LOGIC;
  signal add_ln35_1_reg_459_pp0_iter8_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal address0 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter9 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal frame_1_ce0 : STD_LOGIC;
  signal frame_1_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_2_ce0 : STD_LOGIC;
  signal frame_2_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_3_ce0 : STD_LOGIC;
  signal frame_3_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_4_ce0 : STD_LOGIC;
  signal frame_4_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_5_ce0 : STD_LOGIC;
  signal frame_5_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_6_ce0 : STD_LOGIC;
  signal frame_6_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_7_ce0 : STD_LOGIC;
  signal frame_7_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_8_ce0 : STD_LOGIC;
  signal frame_8_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal frame_ce0 : STD_LOGIC;
  signal frame_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_333_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_fu_369_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_1_fu_98_n_15 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_1_fu_98_n_2 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_23 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_24 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_27 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_28 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_29 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_30 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_31 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_32 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_35 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_36 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_37 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_38 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_39 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_40 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_41 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_42 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_43 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_44 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_0 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_1 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_100 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_101 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_102 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_103 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_104 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_105 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_106 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_107 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_108 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_109 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_11 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_12 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_13 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_130 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_131 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_132 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_14 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_15 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_16 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_17 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_18 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_19 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_20 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_21 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_22 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_23 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_24 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_25 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_26 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_27 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_28 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_29 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_30 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_31 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_32 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_33 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_34 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_35 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_36 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_37 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_38 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_39 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_40 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_41 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_42 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_43 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_44 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_45 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_46 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_47 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_48 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_49 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_50 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_51 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_52 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_53 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_54 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_55 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_56 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_57 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_58 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_59 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_60 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_61 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_62 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_63 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_64 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_65 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_66 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_67 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_68 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_69 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_70 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_71 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_72 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_73 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_74 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_75 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_76 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_77 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_78 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_79 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_80 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_81 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_82 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_83 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_84 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_85 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_86 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_87 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_88 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_89 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_90 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_91 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_92 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_93 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_94 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_95 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_96 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_97 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_99 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_10 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_11 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_12 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_13 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_17 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_18 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_2 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_3 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_4 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_5 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_6 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_7 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_8 : STD_LOGIC;
  signal grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_9 : STD_LOGIC;
  signal indvar_flatten_fu_98 : STD_LOGIC;
  signal output_address0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal output_ce0 : STD_LOGIC;
  signal output_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal output_we0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC;
  signal regslice_both_S_AXIS_V_data_V_U_n_3 : STD_LOGIC;
  signal regslice_both_S_AXIS_V_data_V_U_n_5 : STD_LOGIC;
  signal trunc_ln35_reg_464_pp0_iter8_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal write_output_last_reg_277_pp0_iter3_reg : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
frame_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_16,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_17,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_18,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_19,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_20,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_21,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_22,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_23,
      E(0) => frame_1_ce0,
      Q(7 downto 0) => frame_1_q0(7 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_13,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_24,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_15,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_14,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_25,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_38,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_0
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_28,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_29,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_30,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_31,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_32,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_33,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_34,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_35,
      Q(7 downto 0) => frame_2_q0(7 downto 0),
      ap_clk => ap_clk,
      frame_2_ce0 => frame_2_ce0,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_23,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_24,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_27,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_26,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_36,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_43,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_1
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_40,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_41,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_42,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_43,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_44,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_45,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_46,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_47,
      E(0) => frame_3_ce0,
      Q(7 downto 0) => frame_3_q0(7 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_37,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_48,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_39,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_38,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_49,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_42,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_4_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_2
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_53,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_54,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_55,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_56,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_57,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_58,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_59,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_60,
      E(0) => frame_4_ce0,
      Q(7 downto 0) => frame_4_q0(7 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_50,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_61,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_52,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_51,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_62,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_37,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_3
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_64,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_65,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_66,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_67,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_68,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_69,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_70,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_71,
      Q(7 downto 0) => frame_5_q0(7 downto 0),
      ap_clk => ap_clk,
      frame_5_ce0 => frame_5_ce0,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_28,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_27,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_72,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_73,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_63,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_41,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_4
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_75,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_76,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_77,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_78,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_79,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_80,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_81,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_82,
      Q(7 downto 0) => frame_6_q0(7 downto 0),
      ap_clk => ap_clk,
      frame_6_ce0 => frame_6_ce0,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_30,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_29,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_83,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_84,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_74,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_40,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_7_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_5
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_87,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_88,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_89,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_90,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_91,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_92,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_93,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_94,
      Q(7 downto 0) => frame_7_q0(7 downto 0),
      ap_clk => ap_clk,
      frame_7_ce0 => frame_7_ce0,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_31,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_32,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_86,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_85,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_95,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_36,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_6
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_100,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_101,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_102,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_103,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_104,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_105,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_106,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_107,
      Q(7 downto 0) => frame_8_q0(7 downto 0),
      ap_clk => ap_clk,
      frame_8_ce0 => frame_8_ce0,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_96,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_108,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_99,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_97,
      \q0_reg[0]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_109,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_132,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
frame_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_frame_RAM_AUTO_1R1W_7
     port map (
      E(0) => frame_ce0,
      Q(7 downto 0) => frame_q0(7 downto 0),
      address0(8 downto 0) => address0(8 downto 0),
      ap_clk => ap_clk,
      \q0_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_0,
      \q0_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_11,
      \q0_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_1,
      \q0_reg[0]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_12,
      \q0_reg[7]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_39,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
grp_sobel_hls_Pipeline_1_fu_98: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_1
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      P(11) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_2,
      P(10) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_3,
      P(9) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_4,
      P(8) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_5,
      P(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_6,
      P(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_7,
      P(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_8,
      P(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_9,
      P(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_10,
      P(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_11,
      P(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_12,
      P(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_13,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg => grp_sobel_hls_Pipeline_1_fu_98_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg => grp_sobel_hls_Pipeline_1_fu_98_n_15,
      output_r_address0(11 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_address0(11 downto 0)
    );
grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_1_fu_98_n_15,
      Q => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2
     port map (
      B_V_data_1_data_out(7 downto 0) => B_V_data_1_data_out(7 downto 0),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      E(0) => frame_ce0,
      Q(0) => grp_fu_369_p2(1),
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      add_ln35_1_reg_459_pp0_iter8_reg(8 downto 0) => add_ln35_1_reg_459_pp0_iter8_reg(8 downto 0),
      address0(0) => address0(8),
      \ap_CS_fsm_reg[3]\(1) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]\(0) => ap_CS_fsm_state3,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_35,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      frame_2_ce0 => frame_2_ce0,
      frame_5_ce0 => frame_5_ce0,
      frame_6_ce0 => frame_6_ce0,
      frame_7_ce0 => frame_7_ce0,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_44,
      \i_fu_94_reg[0]_0\ => regslice_both_S_AXIS_V_data_V_U_n_5,
      indvar_flatten_fu_98 => indvar_flatten_fu_98,
      p_0_in => p_0_in,
      \ram_reg_0_15_0_0__6\ => regslice_both_S_AXIS_V_data_V_U_n_3,
      \ram_reg_0_15_0_0__6_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_36,
      \ram_reg_0_15_0_0__6_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_63,
      \ram_reg_0_15_0_0__6_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_74,
      \ram_reg_0_15_0_0__6_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_95,
      \ram_reg_0_255_0_0__5\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_86,
      \ram_reg_0_255_0_0__5_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_52,
      \ram_reg_0_255_0_0__5_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_15,
      \ram_reg_0_255_0_0__5_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_83,
      \ram_reg_0_255_0_0__5_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_72,
      \ram_reg_0_255_0_0__5_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_39,
      \ram_reg_0_255_0_0__5_5\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_27,
      \ram_reg_0_31_0_0__6\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_26,
      \ram_reg_0_31_0_0__6_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_73,
      \ram_reg_0_31_0_0__6_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_84,
      \ram_reg_0_31_0_0__6_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_85,
      \ram_reg_0_31_0_0_i_1__0\(0) => frame_1_ce0,
      \ram_reg_0_31_0_0_i_1__2\(0) => frame_3_ce0,
      \ram_reg_0_31_0_0_i_1__3\(0) => frame_4_ce0,
      \remd_reg[0]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_23,
      \remd_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_24,
      \remd_reg[0]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_39,
      \remd_reg[0]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_43,
      \remd_reg[1]\(0) => grp_fu_333_p2(1),
      \remd_reg[1]_0\ => \p_0_in__0\,
      \remd_reg[1]_1\ => \p_0_in__1\,
      \remd_reg[1]_10\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_37,
      \remd_reg[1]_11\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_38,
      \remd_reg[1]_12\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_40,
      \remd_reg[1]_13\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_41,
      \remd_reg[1]_14\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_42,
      \remd_reg[1]_2\ => \p_0_in__2\,
      \remd_reg[1]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_27,
      \remd_reg[1]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_28,
      \remd_reg[1]_5\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_29,
      \remd_reg[1]_6\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_30,
      \remd_reg[1]_7\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_31,
      \remd_reg[1]_8\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_32,
      \remd_reg[1]_9\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_36,
      trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0) => trunc_ln35_reg_464_pp0_iter8_reg(7 downto 0)
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_44,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4
     port map (
      A(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_16,
      A(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_17,
      A(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_18,
      A(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_19,
      A(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_20,
      A(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_21,
      A(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_22,
      A(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_23,
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      DINADIN(7 downto 0) => output_d0(7 downto 0),
      E(0) => frame_ce0,
      Q(0) => grp_fu_369_p2(1),
      WEA(0) => output_we0,
      add_ln35_1_reg_459_pp0_iter8_reg(8 downto 0) => add_ln35_1_reg_459_pp0_iter8_reg(8 downto 0),
      address0(8 downto 0) => address0(8 downto 0),
      \ap_CS_fsm_reg[5]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_1,
      \ap_CS_fsm_reg[5]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_12,
      \ap_CS_fsm_reg[5]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_14,
      \ap_CS_fsm_reg[5]_10\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_40,
      \ap_CS_fsm_reg[5]_10\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_41,
      \ap_CS_fsm_reg[5]_10\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_42,
      \ap_CS_fsm_reg[5]_10\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_43,
      \ap_CS_fsm_reg[5]_10\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_44,
      \ap_CS_fsm_reg[5]_10\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_45,
      \ap_CS_fsm_reg[5]_10\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_46,
      \ap_CS_fsm_reg[5]_10\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_47,
      \ap_CS_fsm_reg[5]_11\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_49,
      \ap_CS_fsm_reg[5]_12\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_51,
      \ap_CS_fsm_reg[5]_13\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_52,
      \ap_CS_fsm_reg[5]_14\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_53,
      \ap_CS_fsm_reg[5]_14\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_54,
      \ap_CS_fsm_reg[5]_14\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_55,
      \ap_CS_fsm_reg[5]_14\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_56,
      \ap_CS_fsm_reg[5]_14\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_57,
      \ap_CS_fsm_reg[5]_14\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_58,
      \ap_CS_fsm_reg[5]_14\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_59,
      \ap_CS_fsm_reg[5]_14\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_60,
      \ap_CS_fsm_reg[5]_15\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_62,
      \ap_CS_fsm_reg[5]_16\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_63,
      \ap_CS_fsm_reg[5]_17\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_64,
      \ap_CS_fsm_reg[5]_17\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_65,
      \ap_CS_fsm_reg[5]_17\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_66,
      \ap_CS_fsm_reg[5]_17\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_67,
      \ap_CS_fsm_reg[5]_17\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_68,
      \ap_CS_fsm_reg[5]_17\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_69,
      \ap_CS_fsm_reg[5]_17\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_70,
      \ap_CS_fsm_reg[5]_17\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_71,
      \ap_CS_fsm_reg[5]_18\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_72,
      \ap_CS_fsm_reg[5]_19\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_73,
      \ap_CS_fsm_reg[5]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_15,
      \ap_CS_fsm_reg[5]_20\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_74,
      \ap_CS_fsm_reg[5]_21\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_75,
      \ap_CS_fsm_reg[5]_21\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_76,
      \ap_CS_fsm_reg[5]_21\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_77,
      \ap_CS_fsm_reg[5]_21\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_78,
      \ap_CS_fsm_reg[5]_21\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_79,
      \ap_CS_fsm_reg[5]_21\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_80,
      \ap_CS_fsm_reg[5]_21\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_81,
      \ap_CS_fsm_reg[5]_21\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_82,
      \ap_CS_fsm_reg[5]_22\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_83,
      \ap_CS_fsm_reg[5]_23\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_84,
      \ap_CS_fsm_reg[5]_24\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_85,
      \ap_CS_fsm_reg[5]_25\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_86,
      \ap_CS_fsm_reg[5]_26\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_87,
      \ap_CS_fsm_reg[5]_26\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_88,
      \ap_CS_fsm_reg[5]_26\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_89,
      \ap_CS_fsm_reg[5]_26\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_90,
      \ap_CS_fsm_reg[5]_26\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_91,
      \ap_CS_fsm_reg[5]_26\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_92,
      \ap_CS_fsm_reg[5]_26\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_93,
      \ap_CS_fsm_reg[5]_26\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_94,
      \ap_CS_fsm_reg[5]_27\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_95,
      \ap_CS_fsm_reg[5]_28\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_97,
      \ap_CS_fsm_reg[5]_29\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_99,
      \ap_CS_fsm_reg[5]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_25,
      \ap_CS_fsm_reg[5]_30\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_100,
      \ap_CS_fsm_reg[5]_30\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_101,
      \ap_CS_fsm_reg[5]_30\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_102,
      \ap_CS_fsm_reg[5]_30\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_103,
      \ap_CS_fsm_reg[5]_30\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_104,
      \ap_CS_fsm_reg[5]_30\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_105,
      \ap_CS_fsm_reg[5]_30\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_106,
      \ap_CS_fsm_reg[5]_30\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_107,
      \ap_CS_fsm_reg[5]_31\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_109,
      \ap_CS_fsm_reg[5]_32\(0) => frame_3_ce0,
      \ap_CS_fsm_reg[5]_33\(0) => frame_1_ce0,
      \ap_CS_fsm_reg[5]_34\(0) => frame_4_ce0,
      \ap_CS_fsm_reg[5]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_26,
      \ap_CS_fsm_reg[5]_5\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_27,
      \ap_CS_fsm_reg[5]_6\(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_28,
      \ap_CS_fsm_reg[5]_6\(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_29,
      \ap_CS_fsm_reg[5]_6\(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_30,
      \ap_CS_fsm_reg[5]_6\(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_31,
      \ap_CS_fsm_reg[5]_6\(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_32,
      \ap_CS_fsm_reg[5]_6\(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_33,
      \ap_CS_fsm_reg[5]_6\(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_34,
      \ap_CS_fsm_reg[5]_6\(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_35,
      \ap_CS_fsm_reg[5]_7\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_36,
      \ap_CS_fsm_reg[5]_8\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_38,
      \ap_CS_fsm_reg[5]_9\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_39,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter12_reg_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_130,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      frame_2_ce0 => frame_2_ce0,
      frame_5_ce0 => frame_5_ce0,
      frame_6_ce0 => frame_6_ce0,
      frame_7_ce0 => frame_7_ce0,
      frame_8_ce0 => frame_8_ce0,
      grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg => grp_sobel_hls_Pipeline_1_fu_98_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_131,
      output_r_address0(11 downto 0) => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_output_r_address0(11 downto 0),
      p_0_in => p_0_in,
      \ram_reg_0_255_0_0__5\(0) => grp_fu_333_p2(1),
      \ram_reg_0_255_0_0__5_0\ => regslice_both_S_AXIS_V_data_V_U_n_3,
      \ram_reg_0_31_0_0__6\ => \p_0_in__0\,
      \ram_reg_0_31_0_0__6_0\ => \p_0_in__1\,
      \ram_reg_0_31_0_0__6_1\ => \p_0_in__2\,
      ram_reg_bram_0(4) => ap_CS_fsm_state8,
      ram_reg_bram_0(3) => ap_CS_fsm_state6,
      ram_reg_bram_0(2) => ap_CS_fsm_state5,
      ram_reg_bram_0(1) => ap_CS_fsm_state4,
      ram_reg_bram_0(0) => ap_CS_fsm_state2,
      ram_reg_bram_0_0 => grp_sobel_hls_Pipeline_1_fu_98_n_2,
      \remd_reg[0]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_0,
      \remd_reg[0]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_11,
      \remd_reg[1]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_13,
      \remd_reg[1]_0\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_24,
      \remd_reg[1]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_37,
      \remd_reg[1]_2\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_48,
      \remd_reg[1]_3\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_50,
      \remd_reg[1]_4\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_61,
      \remd_reg[1]_5\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_96,
      \remd_reg[1]_6\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_108,
      \remd_reg[1]_7\ => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_132,
      \tmp_45_reg_2224[3]_i_76\(7 downto 0) => frame_1_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_0\(7 downto 0) => frame_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_1\(7 downto 0) => frame_2_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_2\(7 downto 0) => frame_4_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_3\(7 downto 0) => frame_3_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_4\(7 downto 0) => frame_5_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_5\(7 downto 0) => frame_7_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_6\(7 downto 0) => frame_6_q0(7 downto 0),
      \tmp_45_reg_2224[3]_i_76_7\(7 downto 0) => frame_8_q0(7 downto 0)
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_131,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8
     port map (
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      CEA2 => ap_block_pp0_stage0_subdone,
      D(0) => ap_NS_fsm(7),
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      P(11) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_2,
      P(10) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_3,
      P(9) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_4,
      P(8) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_5,
      P(7) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_6,
      P(6) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_7,
      P(5) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_8,
      P(4) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_9,
      P(3) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_10,
      P(2) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_11,
      P(1) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_12,
      P(0) => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_13,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[6]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_17,
      output_ce0 => output_ce0,
      ram_reg_bram_0 => grp_sobel_hls_Pipeline_VITIS_LOOP_40_3_VITIS_LOOP_41_4_fu_125_n_130,
      write_output_last_reg_277_pp0_iter3_reg => write_output_last_reg_277_pp0_iter3_reg
    );
grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_18,
      Q => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_ap_start_reg,
      R => ap_rst_n_inv
    );
output_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_output_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(11 downto 0) => output_address0(11 downto 0),
      D(7 downto 0) => output_q0(7 downto 0),
      DINADIN(7 downto 0) => output_d0(7 downto 0),
      WEA(0) => output_we0,
      ap_clk => ap_clk,
      output_ce0 => output_ce0
    );
regslice_both_M_AXIS_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => output_q0(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => M_AXIS_TVALID,
      CEA2 => ap_block_pp0_stage0_subdone,
      D(1) => ap_NS_fsm(8),
      D(0) => ap_NS_fsm(0),
      M_AXIS_TDATA(7 downto 0) => M_AXIS_TDATA(7 downto 0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[8]\ => grp_sobel_hls_Pipeline_VITIS_LOOP_56_7_VITIS_LOOP_57_8_fu_139_n_17,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv
    );
regslice_both_M_AXIS_V_last_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      M_AXIS_TLAST(0) => M_AXIS_TLAST(0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TREADY_int_regslice => M_AXIS_TREADY_int_regslice,
      Q(0) => ap_CS_fsm_state8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      write_output_last_reg_277_pp0_iter3_reg => write_output_last_reg_277_pp0_iter3_reg
    );
regslice_both_S_AXIS_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls_regslice_both_8
     port map (
      B_V_data_1_data_out(7 downto 0) => B_V_data_1_data_out(7 downto 0),
      \B_V_data_1_state_reg[0]_0\ => regslice_both_S_AXIS_V_data_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => S_AXIS_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_n_35,
      Q(0) => ap_CS_fsm_state4,
      S_AXIS_TDATA(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      S_AXIS_TVALID => S_AXIS_TVALID,
      S_AXIS_TVALID_int_regslice => S_AXIS_TVALID_int_regslice,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter9 => ap_enable_reg_pp0_iter9,
      ap_enable_reg_pp0_iter9_reg => regslice_both_S_AXIS_V_data_V_U_n_3,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg => grp_sobel_hls_Pipeline_VITIS_LOOP_32_1_VITIS_LOOP_33_2_fu_104_ap_start_reg,
      indvar_flatten_fu_98 => indvar_flatten_fu_98
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    S_AXIS_TVALID : in STD_LOGIC;
    S_AXIS_TREADY : out STD_LOGIC;
    S_AXIS_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXIS_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    S_AXIS_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S_AXIS_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TVALID : out STD_LOGIC;
    M_AXIS_TREADY : in STD_LOGIC;
    M_AXIS_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXIS_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M_AXIS_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_sobel_hls_0_0,sobel_hls,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "sobel_hls,Vivado 2023.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^m_axis_tdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_M_AXIS_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_inst_M_AXIS_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_M_AXIS_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "9'b000000001";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "9'b000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "9'b000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "9'b000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "9'b000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "9'b000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "9'b001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "9'b010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "9'b100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of S_AXIS_TREADY : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of S_AXIS_TVALID : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 99999001, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of M_AXIS_TKEEP : signal is "xilinx.com:interface:axis:1.0 M_AXIS TKEEP";
  attribute X_INTERFACE_INFO of M_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_TSTRB : signal is "xilinx.com:interface:axis:1.0 M_AXIS TSTRB";
  attribute X_INTERFACE_PARAMETER of M_AXIS_TSTRB : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of S_AXIS_TDATA : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_INFO of S_AXIS_TKEEP : signal is "xilinx.com:interface:axis:1.0 S_AXIS TKEEP";
  attribute X_INTERFACE_INFO of S_AXIS_TLAST : signal is "xilinx.com:interface:axis:1.0 S_AXIS TLAST";
  attribute X_INTERFACE_INFO of S_AXIS_TSTRB : signal is "xilinx.com:interface:axis:1.0 S_AXIS TSTRB";
  attribute X_INTERFACE_PARAMETER of S_AXIS_TSTRB : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 99999001, PHASE 0.0, CLK_DOMAIN design_1_zynq_ultra_ps_e_0_0_pl_clk0, INSERT_VIP 0";
begin
  M_AXIS_TDATA(31) <= \<const0>\;
  M_AXIS_TDATA(30) <= \<const0>\;
  M_AXIS_TDATA(29) <= \<const0>\;
  M_AXIS_TDATA(28) <= \<const0>\;
  M_AXIS_TDATA(27) <= \<const0>\;
  M_AXIS_TDATA(26) <= \<const0>\;
  M_AXIS_TDATA(25) <= \<const0>\;
  M_AXIS_TDATA(24) <= \<const0>\;
  M_AXIS_TDATA(23) <= \<const0>\;
  M_AXIS_TDATA(22) <= \<const0>\;
  M_AXIS_TDATA(21) <= \<const0>\;
  M_AXIS_TDATA(20) <= \<const0>\;
  M_AXIS_TDATA(19) <= \<const0>\;
  M_AXIS_TDATA(18) <= \<const0>\;
  M_AXIS_TDATA(17) <= \<const0>\;
  M_AXIS_TDATA(16) <= \<const0>\;
  M_AXIS_TDATA(15) <= \<const0>\;
  M_AXIS_TDATA(14) <= \<const0>\;
  M_AXIS_TDATA(13) <= \<const0>\;
  M_AXIS_TDATA(12) <= \<const0>\;
  M_AXIS_TDATA(11) <= \<const0>\;
  M_AXIS_TDATA(10) <= \<const0>\;
  M_AXIS_TDATA(9) <= \<const0>\;
  M_AXIS_TDATA(8) <= \<const0>\;
  M_AXIS_TDATA(7 downto 0) <= \^m_axis_tdata\(7 downto 0);
  M_AXIS_TKEEP(3) <= \<const0>\;
  M_AXIS_TKEEP(2) <= \<const0>\;
  M_AXIS_TKEEP(1) <= \<const0>\;
  M_AXIS_TKEEP(0) <= \<const0>\;
  M_AXIS_TSTRB(3) <= \<const0>\;
  M_AXIS_TSTRB(2) <= \<const0>\;
  M_AXIS_TSTRB(1) <= \<const0>\;
  M_AXIS_TSTRB(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_sobel_hls
     port map (
      M_AXIS_TDATA(31 downto 8) => NLW_inst_M_AXIS_TDATA_UNCONNECTED(31 downto 8),
      M_AXIS_TDATA(7 downto 0) => \^m_axis_tdata\(7 downto 0),
      M_AXIS_TKEEP(3 downto 0) => NLW_inst_M_AXIS_TKEEP_UNCONNECTED(3 downto 0),
      M_AXIS_TLAST(0) => M_AXIS_TLAST(0),
      M_AXIS_TREADY => M_AXIS_TREADY,
      M_AXIS_TSTRB(3 downto 0) => NLW_inst_M_AXIS_TSTRB_UNCONNECTED(3 downto 0),
      M_AXIS_TVALID => M_AXIS_TVALID,
      S_AXIS_TDATA(31 downto 8) => B"000000000000000000000000",
      S_AXIS_TDATA(7 downto 0) => S_AXIS_TDATA(7 downto 0),
      S_AXIS_TKEEP(3 downto 0) => B"0000",
      S_AXIS_TLAST(0) => '0',
      S_AXIS_TREADY => S_AXIS_TREADY,
      S_AXIS_TSTRB(3 downto 0) => B"0000",
      S_AXIS_TVALID => S_AXIS_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n
    );
end STRUCTURE;
