Analysis & Synthesis report for DDS_sin
Mon May 05 17:05:46 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |DDS_top|key:u9|state
  9. State Machine - |DDS_top|key:u8|state
 10. State Machine - |DDS_top|key:u7|state
 11. State Machine - |DDS_top|key:u6|state
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1
 17. Source assignments for DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
 18. Source assignments for DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated
 19. Source assignments for DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated
 20. Source assignments for sld_hub:sld_hub_inst
 21. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg
 22. Parameter Settings for User Entity Instance: DDS:u4|sin_rom:u3|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2
 24. Parameter Settings for User Entity Instance: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component
 26. Parameter Settings for User Entity Instance: key:u6
 27. Parameter Settings for User Entity Instance: key:u7
 28. Parameter Settings for User Entity Instance: key:u8
 29. Parameter Settings for User Entity Instance: key:u9
 30. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 31. Parameter Settings for Inferred Entity Instance: DDS:u4|lpm_mult:Mult0
 32. Parameter Settings for Inferred Entity Instance: DDS:u4|lpm_divide:Div0
 33. altsyncram Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "DDS:u4|adder_10:u7"
 36. Port Connectivity Checks: "DDS:u4|adder_32:u1"
 37. Port Connectivity Checks: "DDS:u4"
 38. In-System Memory Content Editor Settings
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 05 17:05:46 2014    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; DDS_sin                                  ;
; Top-level Entity Name              ; DDS_top                                  ;
; Family                             ; Cyclone II                               ;
; Total logic elements               ; 521                                      ;
;     Total combinational functions  ; 505                                      ;
;     Dedicated logic registers      ; 228                                      ;
; Total registers                    ; 228                                      ;
; Total pins                         ; 19                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 15,360                                   ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C5T144C8        ;                    ;
; Top-level entity name                                          ; DDS_top            ; DDS_sin            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Type of Retiming Performed During Resynthesis                  ; Full               ;                    ;
; Resynthesis Optimization Effort                                ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                       ; Normal             ;                    ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+
; DDS_top.v                        ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS_top.v                  ;
; TLC615.v                         ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/TLC615.v                   ;
; key_coding.v                     ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key_coding.v               ;
; key.v                            ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/key.v                      ;
; DDS.v                            ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/DDS.v                      ;
; adder_10.v                       ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/adder_10.v                 ;
; reg_10.v                         ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/reg_10.v                   ;
; adder_32.v                       ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/adder_32.v                 ;
; reg32.v                          ; yes             ; User Verilog HDL File        ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/reg32.v                    ;
; sin_rom.v                        ; yes             ; User Wizard-Generated File   ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/sin_rom.v                  ;
; tri_rom.v                        ; yes             ; User Wizard-Generated File   ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/tri_rom.v                  ;
; squ_rom.v                        ; yes             ; User Wizard-Generated File   ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/squ_rom.v                  ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altsyncram.tdf                                   ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/stratix_ram_block.inc                            ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_mux.inc                                      ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_decode.inc                                   ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/aglobal90.inc                                    ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/a_rdenreg.inc                                    ;
; altrom.inc                       ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altrom.inc                                       ;
; altram.inc                       ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altram.inc                                       ;
; altdpram.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altdpram.inc                                     ;
; altqpram.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altqpram.inc                                     ;
; db/altsyncram_mo91.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_mo91.tdf     ;
; db/altsyncram_t192.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_t192.tdf     ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction       ; g:/quartusii/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                              ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; g:/quartusii/quartus/libraries/megafunctions/sld_rom_sr.vhd                                   ;
; db/altsyncram_g881.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_g881.tdf     ;
; db/altsyncram_q881.tdf           ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/altsyncram_q881.tdf     ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; g:/quartusii/quartus/libraries/megafunctions/sld_hub.vhd                                      ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;
; multcore.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/multcore.inc                                     ;
; bypassff.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/bypassff.inc                                     ;
; altshift.inc                     ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/altshift.inc                                     ;
; db/mult_gt01.tdf                 ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/mult_gt01.tdf           ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/lpm_divide.tdf                                   ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/abs_divider.inc                                  ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; g:/quartusii/quartus/libraries/megafunctions/sign_div_unsign.inc                              ;
; db/lpm_divide_fem.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/lpm_divide_fem.tdf      ;
; db/sign_div_unsign_plh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/sign_div_unsign_plh.tdf ;
; db/alt_u_div_k2f.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/alt_u_div_k2f.tdf       ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/add_sub_lkc.tdf         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/project/基于FPGA的信号发生器/任意波形频率、相位、幅值可调输出V1/db/add_sub_mkc.tdf         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 521                      ;
;                                             ;                          ;
; Total combinational functions               ; 505                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 140                      ;
;     -- 3 input functions                    ; 163                      ;
;     -- <=2 input functions                  ; 202                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 358                      ;
;     -- arithmetic mode                      ; 147                      ;
;                                             ;                          ;
; Total registers                             ; 228                      ;
;     -- Dedicated logic registers            ; 228                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 19                       ;
; Total memory bits                           ; 15360                    ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 135                      ;
; Total fan-out                               ; 2468                     ;
; Average fan-out                             ; 3.14                     ;
+---------------------------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                    ; Library Name ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DDS_top                                                               ; 505 (1)           ; 228 (0)      ; 15360       ; 0            ; 0       ; 0         ; 19   ; 0            ; |DDS_top                                                                                                                                                               ; work         ;
;    |DDS:u4|                                                            ; 316 (21)          ; 78 (0)       ; 15360       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4                                                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                                                ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_divide:Div0                                                                                                                                        ; work         ;
;          |lpm_divide_fem:auto_generated|                               ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated                                                                                                          ; work         ;
;             |sign_div_unsign_plh:divider|                              ; 135 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider                                                                              ; work         ;
;                |alt_u_div_k2f:divider|                                 ; 135 (135)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_divide:Div0|lpm_divide_fem:auto_generated|sign_div_unsign_plh:divider|alt_u_div_k2f:divider                                                        ; work         ;
;       |lpm_mult:Mult0|                                                 ; 60 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_mult:Mult0                                                                                                                                         ; work         ;
;          |mult_gt01:auto_generated|                                    ; 60 (60)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated                                                                                                                ; work         ;
;       |reg32:u2|                                                       ; 31 (31)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|reg32:u2                                                                                                                                               ; work         ;
;       |reg_10:u8|                                                      ; 7 (7)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|reg_10:u8                                                                                                                                              ; work         ;
;       |sin_rom:u3|                                                     ; 62 (0)            ; 38 (0)       ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 62 (0)            ; 38 (0)       ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_mo91:auto_generated|                           ; 62 (0)            ; 38 (0)       ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated                                                                              ; work         ;
;                |altsyncram_t192:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1                                                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                             ; 62 (39)           ; 38 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ; work         ;
;       |squ_rom:u5|                                                     ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|squ_rom:u5                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|squ_rom:u5|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_q881:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated                                                                              ; work         ;
;       |tri_rom:u4|                                                     ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|tri_rom:u4                                                                                                                                             ; work         ;
;          |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|tri_rom:u4|altsyncram:altsyncram_component                                                                                                             ; work         ;
;             |altsyncram_g881:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 5120        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated                                                                              ; work         ;
;    |TLC5615:U5|                                                        ; 35 (35)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|TLC5615:U5                                                                                                                                                    ; work         ;
;    |key:u6|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:u6                                                                                                                                                        ; work         ;
;    |key:u7|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:u7                                                                                                                                                        ; work         ;
;    |key:u8|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:u8                                                                                                                                                        ; work         ;
;    |key:u9|                                                            ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key:u9                                                                                                                                                        ; work         ;
;    |key_coding:u10|                                                    ; 33 (33)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|key_coding:u10                                                                                                                                                ; work         ;
;    |sld_hub:sld_hub_inst|                                              ; 92 (55)           ; 64 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|sld_hub:sld_hub_inst                                                                                                                                          ; work         ;
;       |sld_rom_sr:hub_info_reg|                                        ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                  ; work         ;
;       |sld_shadow_jsm:shadow_jsm|                                      ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DDS_top|sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                ; work         ;
+------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------+
; Name                                                                                                                    ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF               ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------+
; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 10           ; 512          ; 10           ; 5120 ; ./512/sin.mif     ;
; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 512          ; 10           ; --           ; --           ; 5120 ; ./512/squ_rom.mif ;
; DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated|ALTSYNCRAM                             ; AUTO ; ROM            ; 512          ; 10           ; --           ; --           ; 5120 ; ./512/tri_rom.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DDS_top|key:u9|state                                      ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DDS_top|key:u8|state                                      ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DDS_top|key:u7|state                                      ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |DDS_top|key:u6|state                                      ;
+----------+----------+----------+----------+----------+----------+----------+
; Name     ; state.s5 ; state.s4 ; state.s3 ; state.s2 ; state.s1 ; state.s0 ;
+----------+----------+----------+----------+----------+----------+----------+
; state.s0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.s1 ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.s2 ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.s3 ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.s4 ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.s5 ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; key_coding:u10|f_control[0]            ; Stuck at GND due to stuck port data_in      ;
; key_coding:u10|p_control[0]            ; Stuck at GND due to stuck port data_in      ;
; key_coding:u10|p_control[1]            ; Stuck at GND due to stuck port clock_enable ;
; DDS:u4|reg32:u2|data_out[0]            ; Stuck at GND due to stuck port data_in      ;
; key:u9|state~13                        ; Lost fanout                                 ;
; key:u9|state~14                        ; Lost fanout                                 ;
; key:u9|state~15                        ; Lost fanout                                 ;
; key:u8|state~13                        ; Lost fanout                                 ;
; key:u8|state~14                        ; Lost fanout                                 ;
; key:u8|state~15                        ; Lost fanout                                 ;
; key:u7|state~13                        ; Lost fanout                                 ;
; key:u7|state~14                        ; Lost fanout                                 ;
; key:u7|state~15                        ; Lost fanout                                 ;
; key:u6|state~13                        ; Lost fanout                                 ;
; key:u6|state~14                        ; Lost fanout                                 ;
; key:u6|state~15                        ; Lost fanout                                 ;
; Total Number of Removed Registers = 16 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 228   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 10    ;
; Number of registers using Asynchronous Clear ; 85    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 60    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; key_coding:u10|f_control[13]           ; 2       ;
; key_coding:u10|f_control[8]            ; 2       ;
; key_coding:u10|f_control[7]            ; 2       ;
; key_coding:u10|f_control[3]            ; 2       ;
; key_coding:u10|f_control[2]            ; 2       ;
; TLC5615:U5|cs                          ; 3       ;
; key_coding:u10|a_control[0]            ; 15      ;
; key_coding:u10|f_control[1]            ; 3       ;
; sld_hub:sld_hub_inst|tdo               ; 2       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DDS_top|TLC5615:U5|count1[0]                                                                                                                                                          ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]                                                ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[2] ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; Yes        ; |DDS_top|DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |DDS_top|DDS:u4|Mux5                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS_top|sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |DDS_top|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DDS_top|sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                              ;
; 6:1                ; 5 bits    ; 20 LEs        ; 5 LEs                ; 15 LEs                 ; Yes        ; |DDS_top|sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                     ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |DDS_top|sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment           ; Value ; From ; To                                                                                                                                             ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                                                                                                                                              ;
+----------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst           ;
+------------------------------+-------+------+---------+
; Assignment                   ; Value ; From ; To      ;
+------------------------------+-------+------+---------+
; IGNORE_LCELL_BUFFERS         ; OFF   ; -    ; -       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; OFF   ; -    ; -       ;
; NOT_GATE_PUSH_BACK           ; OFF   ; -    ; clr_reg ;
; POWER_UP_LEVEL               ; LOW   ; -    ; clr_reg ;
+------------------------------+-------+------+---------+


+---------------------------------------------------------------------+
; Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg ;
+----------------------+-------+------+-------------------------------+
; Assignment           ; Value ; From ; To                            ;
+----------------------+-------+------+-------------------------------+
; AUTO_ROM_RECOGNITION ; OFF   ; -    ; -                             ;
+----------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u4|sin_rom:u3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./512/sin.mif        ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_mo91      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2 ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value      ; Type                                                                                                             ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; SLD_NODE_INFO           ; 135818752  ; Signed Integer                                                                                                   ;
; SLD_AUTO_INSTANCE_INDEX ; yes        ; String                                                                                                           ;
; SLD_IP_VERSION          ; 1          ; Signed Integer                                                                                                   ;
; SLD_IP_MINOR_VERSION    ; 3          ; Signed Integer                                                                                                   ;
; SLD_COMMON_IP_VERSION   ; 0          ; Signed Integer                                                                                                   ;
; width_word              ; 10         ; Untyped                                                                                                          ;
; numwords                ; 512        ; Untyped                                                                                                          ;
; widthad                 ; 9          ; Untyped                                                                                                          ;
; shift_count_bits        ; 4          ; Untyped                                                                                                          ;
; cvalue                  ; 0000000000 ; Untyped                                                                                                          ;
; is_data_in_ram          ; 1          ; Untyped                                                                                                          ;
; is_readable             ; 1          ; Untyped                                                                                                          ;
; node_name               ; 1919905024 ; Untyped                                                                                                          ;
+-------------------------+------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u4|tri_rom:u4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./512/tri_rom.mif    ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_g881      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DDS:u4|squ_rom:u5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 10                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                     ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; ./512/squ_rom.mif    ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_q881      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u6 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; s0             ; 000   ; Unsigned Binary            ;
; s1             ; 001   ; Unsigned Binary            ;
; s2             ; 010   ; Unsigned Binary            ;
; s3             ; 011   ; Unsigned Binary            ;
; s4             ; 100   ; Unsigned Binary            ;
; s5             ; 101   ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u7 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; s0             ; 000   ; Unsigned Binary            ;
; s1             ; 001   ; Unsigned Binary            ;
; s2             ; 010   ; Unsigned Binary            ;
; s3             ; 011   ; Unsigned Binary            ;
; s4             ; 100   ; Unsigned Binary            ;
; s5             ; 101   ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u8 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; s0             ; 000   ; Unsigned Binary            ;
; s1             ; 001   ; Unsigned Binary            ;
; s2             ; 010   ; Unsigned Binary            ;
; s3             ; 011   ; Unsigned Binary            ;
; s4             ; 100   ; Unsigned Binary            ;
; s5             ; 101   ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Parameter Settings for User Entity Instance: key:u9 ;
+----------------+-------+----------------------------+
; Parameter Name ; Value ; Type                       ;
+----------------+-------+----------------------------+
; s0             ; 000   ; Unsigned Binary            ;
; s1             ; 001   ; Unsigned Binary            ;
; s2             ; 010   ; Unsigned Binary            ;
; s3             ; 011   ; Unsigned Binary            ;
; s4             ; 100   ; Unsigned Binary            ;
; s5             ; 101   ; Unsigned Binary            ;
+----------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst         ;
+--------------------------+----------------------------------+-----------------+
; Parameter Name           ; Value                            ; Type            ;
+--------------------------+----------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                ; Untyped         ;
; sld_common_ip_version    ; 0                                ; Untyped         ;
; device_family            ; Cyclone II                       ; Untyped         ;
; n_nodes                  ; 1                                ; Untyped         ;
; n_sel_bits               ; 1                                ; Untyped         ;
; n_node_ir_bits           ; 5                                ; Untyped         ;
; node_info                ; 00001000000110000110111000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                ; Signed Integer  ;
+--------------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DDS:u4|lpm_mult:Mult0            ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 10         ; Untyped             ;
; LPM_WIDTHB                                     ; 4          ; Untyped             ;
; LPM_WIDTHP                                     ; 14         ; Untyped             ;
; LPM_WIDTHR                                     ; 14         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_gt01  ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DDS:u4|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------+
; Parameter Name         ; Value          ; Type                          ;
+------------------------+----------------+-------------------------------+
; LPM_WIDTHN             ; 15             ; Untyped                       ;
; LPM_WIDTHD             ; 4              ; Untyped                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                       ;
; LPM_PIPELINE           ; 0              ; Untyped                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                       ;
; CBXI_PARAMETER         ; lpm_divide_fem ; Untyped                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                ;
+------------------------+----------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 3                                                 ;
; Entity Instance                           ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DDS:u4|tri_rom:u4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; DDS:u4|squ_rom:u5|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                               ;
;     -- WIDTH_A                            ; 10                                                ;
;     -- NUMWORDS_A                         ; 512                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+---------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                ;
+---------------------------------------+-----------------------+
; Name                                  ; Value                 ;
+---------------------------------------+-----------------------+
; Number of entity instances            ; 1                     ;
; Entity Instance                       ; DDS:u4|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 10                    ;
;     -- LPM_WIDTHB                     ; 4                     ;
;     -- LPM_WIDTHP                     ; 14                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                    ;
;     -- USE_EAB                        ; OFF                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                    ;
+---------------------------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS:u4|adder_10:u7"                                                                                                                                                               ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                                                           ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data1 ; Input ; Warning  ; Input port expression (10 bits) is wider than the input port (9 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "DDS:u4|adder_32:u1"  ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data1[31..21] ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DDS:u4"                                                                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                        ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+
; set_a ; Input ; Warning  ; Input port expression (4 bits) is smaller than the input port (5 bits) it drives.  Extra input bit(s) "set_a[4..4]" will be connected to GND.  ;
; set_p ; Input ; Warning  ; Input port expression (9 bits) is smaller than the input port (10 bits) it drives.  Extra input bit(s) "set_p[9..9]" will be connected to GND. ;
+-------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                     ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                               ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+
; 0              ; rom         ; 10    ; 512   ; Read/Write ; DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated ;
+----------------+-------------+-------+-------+------------+----------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 05 17:05:29 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DDS_sin -c DDS_sin
Info: Found 1 design units, including 1 entities, in source file DDS_top.v
    Info: Found entity 1: DDS_top
Info: Found 1 design units, including 1 entities, in source file TLC615.v
    Info: Found entity 1: TLC5615
Warning (10229): Verilog HDL Expression warning at key_coding.v(94): truncated literal to match 9 bits
Info: Found 1 design units, including 1 entities, in source file key_coding.v
    Info: Found entity 1: key_coding
Info: Found 1 design units, including 1 entities, in source file key.v
    Info: Found entity 1: key
Info: Found 1 design units, including 1 entities, in source file DDS.v
    Info: Found entity 1: DDS
Info: Found 1 design units, including 1 entities, in source file adder_10.v
    Info: Found entity 1: adder_10
Info: Found 1 design units, including 1 entities, in source file reg_10.v
    Info: Found entity 1: reg_10
Info: Found 1 design units, including 1 entities, in source file adder_32.v
    Info: Found entity 1: adder_32
Info: Found 1 design units, including 1 entities, in source file reg32.v
    Info: Found entity 1: reg32
Info: Found 1 design units, including 1 entities, in source file sin_rom.v
    Info: Found entity 1: sin_rom
Info: Found 1 design units, including 1 entities, in source file tri_rom.v
    Info: Found entity 1: tri_rom
Info: Found 1 design units, including 1 entities, in source file squ_rom.v
    Info: Found entity 1: squ_rom
Info: Elaborating entity "DDS_top" for the top level hierarchy
Info: Elaborating entity "DDS" for hierarchy "DDS:u4"
Warning (10235): Verilog HDL Always Construct warning at DDS.v(68): variable "set_f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DDS.v(73): variable "set_f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DDS.v(78): variable "set_f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at DDS.v(83): variable "set_f" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at DDS.v(88): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "adder_32" for hierarchy "DDS:u4|adder_32:u1"
Info: Elaborating entity "reg32" for hierarchy "DDS:u4|reg32:u2"
Info: Elaborating entity "adder_10" for hierarchy "DDS:u4|adder_10:u7"
Info: Elaborating entity "reg_10" for hierarchy "DDS:u4|reg_10:u8"
Info: Elaborating entity "sin_rom" for hierarchy "DDS:u4|sin_rom:u3"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./512/sin.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rom"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mo91.tdf
    Info: Found entity 1: altsyncram_mo91
Info: Elaborating entity "altsyncram_mo91" for hierarchy "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_t192.tdf
    Info: Found entity 1: altsyncram_t192
Info: Elaborating entity "altsyncram_t192" for hierarchy "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|altsyncram_t192:altsyncram1"
Info: Elaborating entity "sld_mod_ram_rom" for hierarchy "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Elaborated megafunction instantiation "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info: Instantiated megafunction "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info: Parameter "CVALUE" = "0000000000"
    Info: Parameter "IS_DATA_IN_RAM" = "1"
    Info: Parameter "IS_READABLE" = "1"
    Info: Parameter "NODE_NAME" = "1919905024"
    Info: Parameter "NUMWORDS" = "512"
    Info: Parameter "SHIFT_COUNT_BITS" = "4"
    Info: Parameter "WIDTH_WORD" = "10"
    Info: Parameter "WIDTHAD" = "9"
Info: Elaborating entity "sld_rom_sr" for hierarchy "DDS:u4|sin_rom:u3|altsyncram:altsyncram_component|altsyncram_mo91:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info: Elaborating entity "tri_rom" for hierarchy "DDS:u4|tri_rom:u4"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:u4|tri_rom:u4|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:u4|tri_rom:u4|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:u4|tri_rom:u4|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./512/tri_rom.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g881.tdf
    Info: Found entity 1: altsyncram_g881
Info: Elaborating entity "altsyncram_g881" for hierarchy "DDS:u4|tri_rom:u4|altsyncram:altsyncram_component|altsyncram_g881:auto_generated"
Info: Elaborating entity "squ_rom" for hierarchy "DDS:u4|squ_rom:u5"
Info: Elaborating entity "altsyncram" for hierarchy "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component"
Info: Instantiated megafunction "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "./512/squ_rom.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "512"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "9"
    Info: Parameter "width_a" = "10"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_q881.tdf
    Info: Found entity 1: altsyncram_q881
Info: Elaborating entity "altsyncram_q881" for hierarchy "DDS:u4|squ_rom:u5|altsyncram:altsyncram_component|altsyncram_q881:auto_generated"
Info: Elaborating entity "TLC5615" for hierarchy "TLC5615:U5"
Info: Elaborating entity "key" for hierarchy "key:u6"
Info: Elaborating entity "key_coding" for hierarchy "key_coding:u10"
Info: Inferred 2 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "DDS:u4|Mult0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DDS:u4|Div0"
Info: Elaborated megafunction instantiation "DDS:u4|lpm_mult:Mult0"
Info: Instantiated megafunction "DDS:u4|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "10"
    Info: Parameter "LPM_WIDTHB" = "4"
    Info: Parameter "LPM_WIDTHP" = "14"
    Info: Parameter "LPM_WIDTHR" = "14"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
    Info: Parameter "DEDICATED_MULTIPLIER_CIRCUITRY" = "AUTO"
Info: Found 1 design units, including 1 entities, in source file db/mult_gt01.tdf
    Info: Found entity 1: mult_gt01
Info: Elaborated megafunction instantiation "DDS:u4|lpm_divide:Div0"
Info: Instantiated megafunction "DDS:u4|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "15"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_fem.tdf
    Info: Found entity 1: lpm_divide_fem
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info: Found entity 1: sign_div_unsign_plh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf
    Info: Found entity 1: alt_u_div_k2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info: Found entity 1: add_sub_lkc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info: Found entity 1: add_sub_mkc
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "DDS:u4|lpm_mult:Mult0|mult_gt01:auto_generated|le5a[10]"
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Ignored 83 buffer(s)
    Info: Ignored 4 CARRY_SUM buffer(s)
    Info: Ignored 79 SOFT buffer(s)
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: 12 registers lost all their fanouts during netlist optimizations. The first 12 are displayed below.
    Info: Register "key:u9|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "key:u9|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "key:u9|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "key:u8|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "key:u8|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "key:u8|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "key:u7|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "key:u7|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "key:u7|state~15" lost all its fanouts during netlist optimizations.
    Info: Register "key:u6|state~13" lost all its fanouts during netlist optimizations.
    Info: Register "key:u6|state~14" lost all its fanouts during netlist optimizations.
    Info: Register "key:u6|state~15" lost all its fanouts during netlist optimizations.
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Implemented 579 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 14 output pins
    Info: Implemented 525 logic cells
    Info: Implemented 30 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Mon May 05 17:05:46 2014
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:16


