//
// Verilog format test patterns produced by Tessent Shell 2022.4
// Filename       : ./tsdb_outdir/patterns/memlibc_memory_bist_assembly_rtl.patterns_signoff/MemoryBist_ParallelRetentionTest_P1.v.0.vec
// Idstamp        : 2022.4:ec94:6099:0:0000
// Date           : Mon Apr 28 12:25:32 2025
//
// Format of broadside vector:
//   PI_bits PO_bits MASK_bits Increment_bit Timeplate_bits(1) PatType_bits(3)
//   VecType_bits(4)
//   Increment_bit  - indicates when to increment pattern count
//   Timeplate_bits - encodes timeplate number to use
//   PatType_bits   - encodes pattern type
//   VecType_bits   - encodes vector type

// Scan test block

// Pattern 0 Cycle 0 Timestamp 0 ns 
000000000000000000000000000001000110000
 // Start Pattern (0) MSG
// Pattern_set ParallelRetentionTest__1_StartToPause 
000000000000000000000000000101000110000
// + System reset 
// Simulation Cycle 0  Timestamp 0 ns
1000000X0Z10101011
1100000X0Z10101011
000000000000000000000000000101010110000
//  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000000101100110000
//  Releasing asynchronous reset 
000000000000000000000000000101110110000
// + Targets: 
//   Apply 0 
//     reads: 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib        =  x               
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr[14:0]            =  xxxxxxxxxxxxxxx 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst  =  x               
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[1]         =  0 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ASYNC_RESETN  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN            =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1 
// Unloading: 0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycle 
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001101Z10101011
000000000000000000000000000110000110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + scan vector ijtag_si..ijtag_so ( 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1 
// Unloading: 0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
// Simulation Cycle 10  Timestamp 1000 ns
110101101Z10101011
000000000000000000000000000110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001101Z10101011
000000000000000000000000000110010110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + scan vector ijtag_si..ijtag_so ( 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_1_1_1 
// Unloading: X_X_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
1101011X0Z10101011
000000000000000000000000000110100110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100011X0Z10101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 20  Timestamp 2000 ns
1100110X0Z10101011
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_1_0_0_0_1_0_0_0_0_0_0_1_0_0_0_1_1 
// Unloading: XXX_X_X_X_X_X_X_X_X_X_X_X_X_0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
110101001Z10101011
000000000000000000000000000110100110000
1101010X0Z10101011
1101010X0Z10101011
110101101Z10101011
000000000000000000000000000110110110000
// Simulation Cycle 30  Timestamp 3000 ns
1101010X0Z10101011
000000000000000000000000000111000110000
1101010X0Z10101011
000000000000000000000000000111010110000
1101010X0Z10101011
000000000000000000000000000111100110000
1101010X0Z10101011
000000000000000000000000000111110110000
1101010X0Z10101011
000000000000000000000000001000000110000
1101010X0Z10101011
000000000000000000000000001000010110000
1101011X0Z10101011
000000000000000000000000001000100110000
1101010X0Z10101011
000000000000000000000000001000110110000
1101010X0Z10101011
000000000000000000000000001001000110000
1101010X0Z10101011
000000000000000000000000001001010110000
// Simulation Cycle 40  Timestamp 4000 ns
1101011X0Z10101011
000000000000000000000000001001100110000
1101010X0Z10101011
000000000000000000000000001001110110000
1101010X0Z10101011
000000000000000000000000001010000110000
1101010X0Z10101011
000000000000000000000000001010010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0Z10101011
000000000000000000000000001010100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
//  Maintaining BIST inputs to the memory 
000000000000000000000000001010110110000
//  Enabling parallel retention test : Start to Pause 
000000000000000000000000001011000110000
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[0]                =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.LV_TM                        =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ALGO_MODE[1:0]       =  01 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DIAG_EN              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_MEM_RST              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_REDUCED_ADDR_CNT_EN  =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_TESTDATA_SELECT      =  1  
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_1_0_0_0_1_0_0_1_1_0_0_1_0_1_1 
// Unloading: X00_0_X_X_0_0_1_0_0_0_0_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
// Simulation Cycle 50  Timestamp 5000 ns
110101101Z10101011
000000000000000000000000000110010110000
110101001Z10101011
000000000000000000000000000110100110000
110101101Z10101011
000000000000000000000000000110110110000
110101001Z10101011
000000000000000000000000001011010110000
110101001Z10101011
000000000000000000000000001011100110000
110101101Z10101011
000000000000000000000000001011110110000
110101101Z10101011
000000000000000000000000001100000110000
110101001Z10101011
000000000000000000000000001100010110000
110101001Z10101011
000000000000000000000000001100100110000
110101111Z10101011
000000000000000000000000001100110110000
// Simulation Cycle 60  Timestamp 6000 ns
110101001Z10101011
000000000000000000000000001101000110000
110101001Z10101011
000000000000000000000000001101010110000
1101010X0Z10101011
1101011X0Z10101011
110101001Z10101011
000000000000000000000000001101100110000
110101001Z10101011
000000000000000000000000001101110110000
110101001Z10101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[2:0]  =  010 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_1_0_0_0_1_0_0_1_1_0_0_1_1_1_1 
// Unloading: XX0_0_X_X_0_0_1_0_0_1_1_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 70  Timestamp 7000 ns
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
110101101Z10101011
000000000000000000000000000110100110000
110101101Z10101011
000000000000000000000000000110110110000
110101001Z10101011
000000000000000000000000001011010110000
110101001Z10101011
000000000000000000000000001011100110000
110101111Z10101011
000000000000000000000000001011110110000
110101111Z10101011
000000000000000000000000001100000110000
// Simulation Cycle 80  Timestamp 8000 ns
110101001Z10101011
000000000000000000000000001100010110000
110101001Z10101011
000000000000000000000000001100100110000
110101111Z10101011
000000000000000000000000001100110110000
110101001Z10101011
000000000000000000000000001101000110000
110101001Z10101011
000000000000000000000000001101010110000
1101010X0Z10101011
1101011X0Z10101011
110101001Z10101011
000000000000000000000000001101100110000
110101001Z10101011
000000000000000000000000001101110110000
1101011X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 90  Timestamp 9000 ns
1100010X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0Z10101011
1100000X0Z10101011
//  Checking GO is FAIL before execution 
000000000000000000000000001110010110000
//  Checking DONE is FAIL before execution 
000000000000000000000000001110100110000
//  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000001110110110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  0 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN                          =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_1_0_0_0_1_0_0_1_1_0_0_0_0_1_1_1_1 
// Unloading: 010_0_X_X_0_0_1_0_0_1_1_0_0_0_0_0_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
110101101Z10101011
000000000000000000000000000110100110000
// Simulation Cycle 100  Timestamp 10000 ns
110101101Z10101011
000000000000000000000000001111000110000
110101001Z10101011
000000000000000000000000001111010110000
110101001Z10101011
000000000000000000000000000110110110000
110101001Z10101011
000000000000000000000000001011010110000
110101001Z10101011
000000000000000000000000001011100110000
110101111Z10101011
000000000000000000000000001011110110000
110101111Z10101011
000000000000000000000000001100000110000
110101001Z10101011
000000000000000000000000001100010110000
110101001Z10101011
000000000000000000000000001100100110000
110101111Z10101011
000000000000000000000000001100110110000
// Simulation Cycle 110  Timestamp 11000 ns
110101001Z10101011
000000000000000000000000001101000110000
110101001Z10101011
000000000000000000000000001101010110000
1101010X0Z10101011
1101011X0Z10101011
110101001Z10101011
000000000000000000000000001101100110000
110101001Z10101011
000000000000000000000000001101110110000
110101111Z10101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001Z10101011
000000000000000000000000001111100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0Z10101011
// Simulation Cycle 120  Timestamp 12000 ns
1100000X0Z10101011
000000000000000000000011001110001000000
0100000X0Z10101011
001010000
//  Checking GO is PASS after execution completion 
000000000000000000000000001111110110000
//  Checking DONE is PASS after execution completion 
000000000000000000000000010000000110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  1 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_1 
// Unloading: 0_1_1_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
// Simulation Cycle 950  Timestamp 95000 ns
110101101Z10101011
000000000000000000000000000110100110000
110101011Z10101011
000000000000000000000000001111000110000
110101011Z10101011
000000000000000000000000001111010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001101Z10101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  x 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  x 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[1]  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_0_1_1_0_0_0_0_0_1_1_1 
// Unloading: X10_0_1_X_0_0_1_0_0_1_1_0_0_0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
// Simulation Cycle 960  Timestamp 96000 ns
110101101Z10101011
000000000000000000000000000110100110000
1101010X0Z10101011
000000000000000000000000001111000110000
1101010X0Z10101011
000000000000000000000000001111010110000
110101001Z10101011
000000000000000000000000000110110110000
110101001Z10101011
000000000000000000000000001011010110000
110101001Z10101011
000000000000000000000000001011100110000
110101111Z10101011
000000000000000000000000001011110110000
110101111Z10101011
000000000000000000000000001100000110000
110101001Z10101011
000000000000000000000000001100010110000
110101001Z10101011
000000000000000000000000001100100110000
// Simulation Cycle 970  Timestamp 97000 ns
110101111Z10101011
000000000000000000000000001100110110000
110101001Z10101011
000000000000000000000000001101000110000
110101001Z10101011
000000000000000000000000001101010110000
1101011X0Z10101011
110101011Z10101011
000000000000000000000000010000010110000
110101001Z10101011
000000000000000000000000001101100110000
110101001Z10101011
000000000000000000000000001101110110000
110101011Z10101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0Z10101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1 
// Unloading: 0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 980  Timestamp 98000 ns
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
110101101Z10101011
000000000000000000000000000110100110000
1101011X0Z10101011
1101010X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001Z10101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
//  Checking GO_ID bits are PASS 
000000000000000000000000010000100110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0]  =  000000 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 79:79    R 79:79   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 78:78    R 78:78   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SI_Pipeline 
//        W 77:77    R 77:77   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.DIAG_EN_REG[0:0] 
//        W 76:76    R 76:76   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_MASK_EN[0:0] 
//        W 75:75    R 75:75   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_PARITY[0:0] 
//        W 74:74    R 74:74   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MEM_SELECT_REG0[0:0] 
//        W 73:73    R 73:73   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REDUCED_ADDR_CNT_EN_REG[0:0] 
//        W 72:72    R 72:72   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.ALGO_SEL_CNT_REG[0:0] 
//        W 71:71    R 71:71   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_OPSET_REG[0:0] 
//        W 70:70    R 70:70   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_DATA_PAT_REG[0:0] 
//        W 69:69    R 69:69   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MICROCODE_EN_REG[0:0] 
//        W 68:65    R 68:65   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.INST_POINTER_REG_HW[0:3] 
//        W 64:59    R 64:59   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_Y_HW[0:5] 
//        W 58:53    R 58:53   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_X_HW[0:5] 
//        W 52:47    R 52:47   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_Y_HW[0:5] 
//        W 46:41    R 46:41   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_X_HW[0:5] 
//        W 40:38    R 40:38   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.JCNT_HW[0:2] 
//        W 37:37    R 37:37   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.OPSET_SELECT_REG[0:0] 
//        W 36:35    R 36:35   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.WDATA_REG_HW[0:1] 
//        W 34:33    R 34:33   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.EDATA_REG_HW[0:1] 
//        W 32:32    R 32:32   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.X_ADDR_BIT_SEL_REG[0:0] 
//        W 31:31    R 31:31   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.Y_ADDR_BIT_SEL_REG[0:0] 
//        W 30:29    R 30:29   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_A_CNTR_REG_HW[0:1] 
//        W 28:27    R 28:27   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_B_CNTR_REG_HW[0:1] 
//        W 26:21    R 26:21   mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0] 
//        W 20:20    R 20:20   mem_container_inst_m1_mem_inst_interface_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 19:19    R 19:19   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ON_ERROR_REG[0:0] 
//        W 18:18    R 18:18   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 17: 6    R 17: 6   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ERROR_CNT_REG_HW[0:11] 
//        W  5: 5    R  5: 5   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SO_Pipeline 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_0_0_0_0_0000_000000_000000_000000_000000_000_0_00_00_0_0_00_00_000000_0_0_0_000000000000_0_0_0_1_1_1 
// Unloading: 0_X_X_X_X_X_X_X_X_X_X_XXXX_XXXXXX_XXXXXX_XXXXXX_XXXXXX_XXX_X_XX_XX_X_X_XX_XX_000000_X_X_X_XXXXXXXXXXXX_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 990  Timestamp 99000 ns
1100010X0Z10101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0Z10101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0Z10101011
// + Shift Cycles 
110101101Z10101011
000000000000000000000000000110000110000
110101101Z10101011
000000000000000000000000000110010110000
110101101Z10101011
000000000000000000000000000110100110000
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1000  Timestamp 100000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1010  Timestamp 101000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
110101001Z10101011
000000000000000000000000010000110110000
110101001Z10101011
000000000000000000000000010001000110000
110101001Z10101011
000000000000000000000000010001010110000
110101001Z10101011
000000000000000000000000010001100110000
110101001Z10101011
000000000000000000000000010001110110000
110101001Z10101011
000000000000000000000000010010000110000
// Simulation Cycle 1020  Timestamp 102000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1030  Timestamp 103000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1040  Timestamp 104000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1050  Timestamp 105000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1060  Timestamp 106000 ns
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
1101011X0Z10101011
1101010X0Z10101011
1101010X0Z10101011
// Simulation Cycle 1070  Timestamp 107000 ns
1101010X0Z10101011
1101010X0Z10101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001Z10101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0Z10101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0Z10101011
1100000X0Z10101011
// Pattern 1 Cycle 1076 Timestamp 107600 ns 
000000000000000000000000000001000110000
 // Start Pattern (1) MSG
// Pattern_set ParallelRetentionTest__1_PauseToPause 
000000000000000000000000010010010110000
000000000000000000000000010010100110000
//  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000000101100110000
//  Releasing asynchronous reset 
000000000000000000000000000101110110000
// + Targets: 
//   Apply 0 
//     reads: 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib        =  x               
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr[14:0]            =  xxxxxxxxxxxxxxx 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst  =  x               
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[1]         =  0 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ASYNC_RESETN  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN            =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_0_1_1 
// Unloading: X_X_X_X_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0110101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
// Simulation Cycle 1080  Timestamp 108000 ns
110101101010101011
000000000000000000000000000110010110000
1101010X0010101011
000000000000000000000000000110100110000
1101010X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100011X0010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_0_1_1_0_0_1_0_1_1 
// Unloading: XXX_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
// Simulation Cycle 1090  Timestamp 109000 ns
110101101010101011
000000000000000000000000000110010110000
110101001010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
1101010X0010101011
000000000000000000000000000111000110000
1101010X0010101011
000000000000000000000000000111010110000
1101011X0010101011
000000000000000000000000000111100110000
1101011X0010101011
000000000000000000000000000111110110000
1101010X0010101011
000000000000000000000000001000000110000
1101010X0010101011
000000000000000000000000001000010110000
1101011X0010101011
000000000000000000000000001000100110000
// Simulation Cycle 1100  Timestamp 110000 ns
1101010X0010101011
000000000000000000000000001000110110000
1101010X0010101011
000000000000000000000000001001000110000
1101011X0010101011
000000000000000000000000001001010110000
1101010X0010101011
000000000000000000000000001001100110000
1101010X0010101011
000000000000000000000000001001110110000
1101010X0010101011
000000000000000000000000001010000110000
1101010X0010101011
000000000000000000000000001010010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
000000000000000000000000001010100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
//  Maintaining BIST inputs to the memory 
000000000000000000000000001010110110000
//  Enabling parallel retention test : Pause to Pause 
000000000000000000000000010010110110000
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[0]                =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.LV_TM                        =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ALGO_MODE[1:0]       =  10 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DIAG_EN              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_MEM_RST              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_REDUCED_ADDR_CNT_EN  =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_TESTDATA_SELECT      =  1  
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_1_0_1_0_0_1_0_1_1 
// Unloading: X00_0_X_X_0_0_1_0_0_1_1_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
// Simulation Cycle 1110  Timestamp 111000 ns
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101001010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101011010101011
000000000000000000000000001100000110000
// Simulation Cycle 1120  Timestamp 112000 ns
110101101010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
110101001010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1130  Timestamp 113000 ns
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[2:0]  =  010 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_0_1_0_0_1_0_1_0_1_0_0_1_1_1_1 
// Unloading: XX0_0_X_X_0_0_1_0_1_0_1_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
// Simulation Cycle 1140  Timestamp 114000 ns
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101001010101011
000000000000000000000000001100000110000
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
1101010X0010101011
// Simulation Cycle 1150  Timestamp 115000 ns
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
1101011X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
//  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000001110110110000
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN                          =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_1_1_0_0_1_0_1_0_1_0_0_0_0_1_1_1_1 
// Unloading: 010_0_X_X_0_0_1_0_1_0_1_0_0_0_X_X_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
// Simulation Cycle 1160  Timestamp 116000 ns
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101011X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101001010101011
000000000000000000000000001100000110000
// Simulation Cycle 1170  Timestamp 117000 ns
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
1101011X0010101011
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
110101111010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 1180  Timestamp 118000 ns
110001001010101011
000000000000000000000000001111100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
000000000000000000000110011010101000000
0100000X0010101011
001010000
//  Checking GO is PASS after execution completion 
000000000000000000000000001111110110000
//  Checking DONE is PASS after execution completion 
000000000000000000000000010000000110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  1 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_1 
// Unloading: 0_1_1_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
// Simulation Cycle 2830  Timestamp 283000 ns
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
110101011010101011
000000000000000000000000001111000110000
110101011010101011
000000000000000000000000001111010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001101010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  x 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  x 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[1]  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_1_0_1_0_0_0_0_0_1_1_1 
// Unloading: X10_0_1_X_0_0_1_0_1_0_1_0_0_0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
// Simulation Cycle 2840  Timestamp 284000 ns
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101010X0010101011
000000000000000000000000001111000110000
1101010X0010101011
000000000000000000000000001111010110000
110101001010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101001010101011
000000000000000000000000001100000110000
110101111010101011
000000000000000000000000001100010110000
// Simulation Cycle 2850  Timestamp 285000 ns
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
110101011010101011
000000000000000000000000010000010110000
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
110101011010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 2860  Timestamp 286000 ns
1100110X0010101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1 
// Unloading: 0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101011X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
// Simulation Cycle 2870  Timestamp 287000 ns
1100110X0010101011
//  Checking GO_ID bits are PASS 
000000000000000000000000010000100110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0]  =  000000 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 79:79    R 79:79   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 78:78    R 78:78   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SI_Pipeline 
//        W 77:77    R 77:77   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.DIAG_EN_REG[0:0] 
//        W 76:76    R 76:76   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_MASK_EN[0:0] 
//        W 75:75    R 75:75   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_PARITY[0:0] 
//        W 74:74    R 74:74   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MEM_SELECT_REG0[0:0] 
//        W 73:73    R 73:73   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REDUCED_ADDR_CNT_EN_REG[0:0] 
//        W 72:72    R 72:72   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.ALGO_SEL_CNT_REG[0:0] 
//        W 71:71    R 71:71   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_OPSET_REG[0:0] 
//        W 70:70    R 70:70   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_DATA_PAT_REG[0:0] 
//        W 69:69    R 69:69   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MICROCODE_EN_REG[0:0] 
//        W 68:65    R 68:65   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.INST_POINTER_REG_HW[0:3] 
//        W 64:59    R 64:59   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_Y_HW[0:5] 
//        W 58:53    R 58:53   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_X_HW[0:5] 
//        W 52:47    R 52:47   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_Y_HW[0:5] 
//        W 46:41    R 46:41   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_X_HW[0:5] 
//        W 40:38    R 40:38   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.JCNT_HW[0:2] 
//        W 37:37    R 37:37   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.OPSET_SELECT_REG[0:0] 
//        W 36:35    R 36:35   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.WDATA_REG_HW[0:1] 
//        W 34:33    R 34:33   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.EDATA_REG_HW[0:1] 
//        W 32:32    R 32:32   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.X_ADDR_BIT_SEL_REG[0:0] 
//        W 31:31    R 31:31   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.Y_ADDR_BIT_SEL_REG[0:0] 
//        W 30:29    R 30:29   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_A_CNTR_REG_HW[0:1] 
//        W 28:27    R 28:27   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_B_CNTR_REG_HW[0:1] 
//        W 26:21    R 26:21   mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0] 
//        W 20:20    R 20:20   mem_container_inst_m1_mem_inst_interface_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 19:19    R 19:19   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ON_ERROR_REG[0:0] 
//        W 18:18    R 18:18   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 17: 6    R 17: 6   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ERROR_CNT_REG_HW[0:11] 
//        W  5: 5    R  5: 5   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SO_Pipeline 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_0_0_0_0_0000_000000_000000_000000_000000_000_0_00_00_0_0_00_00_000000_0_0_0_000000000000_0_0_0_1_1_1 
// Unloading: 0_X_X_X_X_X_X_X_X_X_X_XXXX_XXXXXX_XXXXXX_XXXXXX_XXXXXX_XXX_X_XX_XX_X_X_XX_XX_000000_X_X_X_XXXXXXXXXXXX_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2880  Timestamp 288000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2890  Timestamp 289000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000010000110110000
110101001010101011
000000000000000000000000010001000110000
110101001010101011
000000000000000000000000010001010110000
110101001010101011
000000000000000000000000010001100110000
110101001010101011
000000000000000000000000010001110110000
// Simulation Cycle 2900  Timestamp 290000 ns
110101001010101011
000000000000000000000000010010000110000
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2910  Timestamp 291000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2920  Timestamp 292000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2930  Timestamp 293000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 2940  Timestamp 294000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101011X0010101011
1101010X0010101011
// Simulation Cycle 2950  Timestamp 295000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
// Pattern 2 Cycle 2957 Timestamp 295700 ns 
000000000000000000000000000001000110000
 // Start Pattern (2) MSG
// Pattern_set ParallelRetentionTest__1_PauseToEnd 
000000000000000000000000010011000110000
000000000000000000000000010011010110000
//  Setting up MemoryBist controller mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000000101100110000
//  Releasing asynchronous reset 
000000000000000000000000000101110110000
// + Targets: 
//   Apply 0 
//     reads: 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib        =  x               
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr[14:0]            =  xxxxxxxxxxxxxxx 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst  =  x               
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[1]         =  0 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ASYNC_RESETN  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN            =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_0_1_1 
// Unloading: X_X_X_X_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0110101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
// Simulation Cycle 2960  Timestamp 296000 ns
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
1101010X0010101011
000000000000000000000000000110100110000
1101010X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100011X0010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_1_0_1_0_0_1_0_1_1 
// Unloading: XXX_X_X_X_X_X_X_X_X_X_X_X_X_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
// Simulation Cycle 2970  Timestamp 297000 ns
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101001010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
1101010X0010101011
000000000000000000000000000111000110000
1101010X0010101011
000000000000000000000000000111010110000
1101011X0010101011
000000000000000000000000000111100110000
1101010X0010101011
000000000000000000000000000111110110000
1101011X0010101011
000000000000000000000000001000000110000
1101010X0010101011
000000000000000000000000001000010110000
// Simulation Cycle 2980  Timestamp 298000 ns
1101011X0010101011
000000000000000000000000001000100110000
1101010X0010101011
000000000000000000000000001000110110000
1101010X0010101011
000000000000000000000000001001000110000
1101011X0010101011
000000000000000000000000001001010110000
1101010X0010101011
000000000000000000000000001001100110000
1101010X0010101011
000000000000000000000000001001110110000
1101010X0010101011
000000000000000000000000001010000110000
1101010X0010101011
000000000000000000000000001010010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
000000000000000000000000001010100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
//  Maintaining BIST inputs to the memory 
000000000000000000000000001010110110000
//  Enabling parallel retention test : Pause to End 
000000000000000000000000010011100110000
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SETUP[0]                =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.LV_TM                        =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_ALGO_MODE[1:0]       =  11 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DIAG_EN              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_MEM_RST              =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_REDUCED_ADDR_CNT_EN  =  0  
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_TESTDATA_SELECT      =  1  
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_1_1_1_0_0_1_0_1_1 
// Unloading: X00_0_X_X_0_0_1_0_1_0_1_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
// Simulation Cycle 2990  Timestamp 299000 ns
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101001010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
// Simulation Cycle 3000  Timestamp 300000 ns
110101101010101011
000000000000000000000000001100000110000
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
// Simulation Cycle 3010  Timestamp 301000 ns
110101001010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[2:0]  =  010 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 18:16    R 18:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_0_1_0_0_1_0_1_1_1_0_0_1_1_1_1 
// Unloading: XX0_0_X_X_0_0_1_0_1_1_1_0_0_0_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
110101101010101011
000000000000000000000000000110110110000
// Simulation Cycle 3020  Timestamp 302000 ns
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101111010101011
000000000000000000000000001100000110000
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
// Simulation Cycle 3030  Timestamp 303000 ns
1101010X0010101011
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
1101011X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
//  Starting MemoryBist controller execution : mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst 
000000000000000000000000001110110110000
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//        memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN                          =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 010_0_1_1_0_0_1_0_1_1_1_0_0_0_0_1_1_1_1 
// Unloading: 010_0_X_X_0_0_1_0_1_1_1_0_0_0_X_X_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
// Simulation Cycle 3040  Timestamp 304000 ns
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101011X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
// Simulation Cycle 3050  Timestamp 305000 ns
110101111010101011
000000000000000000000000001100000110000
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
1101011X0010101011
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
// Simulation Cycle 3060  Timestamp 306000 ns
110101111010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001010101011
000000000000000000000000001111100110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
000000000000000000000110011010101000000
0100000X0010101011
001010000
//  Checking GO is PASS after execution completion 
000000000000000000000000001111110110000
//  Checking DONE is PASS after execution completion 
000000000000000000000000010000000110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  1 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  1 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 1_0_0_1_1_1 
// Unloading: 0_1_1_0_0_0 
// + Associated TAP transition: IDLE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
// Simulation Cycle 4710  Timestamp 471000 ns
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
110101011010101011
000000000000000000000000001111000110000
110101011010101011
000000000000000000000000001111010110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001101010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_DONE  =  x 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_GO    =  x 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.RUN_MODE[1]  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 20:18    R 20:18   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SETUP_tdr[2:0] 
//        W 17:17    R 17:17   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.TCK_MODE_tdr 
//        W 16:16    R 16:16   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.CHAIN_BYPASS_EN_tdr 
//        W 15:15    R 15:15   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.INCLUDE_MEM_RESULTS_REG_tdr 
//        W 14:14    R 14:14   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE1_tdr 
//        W 13:13    R 13:13   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.FL_CNT_MODE0_tdr 
//        W 12:12    R 12:12   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ASYNC_RESET_tdr 
//        W 11:11    R 11:11   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_DIAG_EN_tdr 
//        W 10:10    R 10:10   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE1_tdr 
//        W  9: 9    R  9: 9   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_ALGO_MODE0_tdr 
//        W  8: 8    R  8: 8   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.BIST_SELECT_TEST_DATA_tdr 
//        W  7: 7    R  7: 7   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.REDUCED_ADDRESS_COUNT_tdr 
//        W  6: 6    R  6: 6   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ENABLE_MEM_RESET_tdr 
//        W  5: 5    R  5: 5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 000_0_0_1_0_0_1_0_1_1_1_0_0_0_0_0_1_1_1 
// Unloading: X10_0_1_X_0_0_1_0_1_1_1_0_0_0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
// Simulation Cycle 4720  Timestamp 472000 ns
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101010X0010101011
000000000000000000000000001111000110000
1101010X0010101011
000000000000000000000000001111010110000
110101001010101011
000000000000000000000000000110110110000
110101001010101011
000000000000000000000000001011010110000
110101001010101011
000000000000000000000000001011100110000
110101111010101011
000000000000000000000000001011110110000
110101111010101011
000000000000000000000000001100000110000
// Simulation Cycle 4730  Timestamp 473000 ns
110101111010101011
000000000000000000000000001100010110000
110101001010101011
000000000000000000000000001100100110000
110101111010101011
000000000000000000000000001100110110000
110101001010101011
000000000000000000000000001101000110000
110101001010101011
000000000000000000000000001101010110000
1101011X0010101011
110101011010101011
000000000000000000000000010000010110000
110101001010101011
000000000000000000000000001101100110000
110101001010101011
000000000000000000000000001101110110000
110101011010101011
000000000000000000000000001110000110000
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 4740  Timestamp 474000 ns
1100010X0010101011
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Targets: 
//   Apply 0 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  1 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 5:5    R 5:5   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 4:4    R 4:4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W 3:3    R 3:3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W 2:2    R 2:2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W 1:1    R 1:1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W 0:0    R 0:0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_1_1_1_1 
// Unloading: 0_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101011X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
// Simulation Cycle 4750  Timestamp 475000 ns
110001001010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
//  Checking GO_ID bits are PASS 
000000000000000000000000010000100110000
// + Targets: 
//   Apply 0 
//     reads: 
//        mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0]  =  000000 
//     writes: 
//        mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MBISTPG_EN  =  0 
//  
//  
// + scan vector ijtag_si..ijtag_so ( 
//        W 79:79    R 79:79   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.tdr_bypass_sib_inst 
//        W 78:78    R 78:78   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SI_Pipeline 
//        W 77:77    R 77:77   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.DIAG_EN_REG[0:0] 
//        W 76:76    R 76:76   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_MASK_EN[0:0] 
//        W 75:75    R 75:75   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.CMP_EN_PARITY[0:0] 
//        W 74:74    R 74:74   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MEM_SELECT_REG0[0:0] 
//        W 73:73    R 73:73   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REDUCED_ADDR_CNT_EN_REG[0:0] 
//        W 72:72    R 72:72   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.ALGO_SEL_CNT_REG[0:0] 
//        W 71:71    R 71:71   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_OPSET_REG[0:0] 
//        W 70:70    R 70:70   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.SELECT_COMMON_DATA_PAT_REG[0:0] 
//        W 69:69    R 69:69   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.MICROCODE_EN_REG[0:0] 
//        W 68:65    R 68:65   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.INST_POINTER_REG_HW[0:3] 
//        W 64:59    R 64:59   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_Y_HW[0:5] 
//        W 58:53    R 58:53   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.A_ADD_REG_X_HW[0:5] 
//        W 52:47    R 52:47   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_Y_HW[0:5] 
//        W 46:41    R 46:41   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.B_ADD_REG_X_HW[0:5] 
//        W 40:38    R 40:38   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.JCNT_HW[0:2] 
//        W 37:37    R 37:37   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.OPSET_SELECT_REG[0:0] 
//        W 36:35    R 36:35   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.WDATA_REG_HW[0:1] 
//        W 34:33    R 34:33   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.EDATA_REG_HW[0:1] 
//        W 32:32    R 32:32   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.X_ADDR_BIT_SEL_REG[0:0] 
//        W 31:31    R 31:31   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.Y_ADDR_BIT_SEL_REG[0:0] 
//        W 30:29    R 30:29   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_A_CNTR_REG_HW[0:1] 
//        W 28:27    R 28:27   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.REPEATLOOP_B_CNTR_REG_HW[0:1] 
//        W 26:21    R 26:21   mem_container_inst_m1_mem_inst_interface_inst.GO_ID_REG[5:0] 
//        W 20:20    R 20:20   mem_container_inst_m1_mem_inst_interface_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 19:19    R 19:19   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ON_ERROR_REG[0:0] 
//        W 18:18    R 18:18   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.FREEZE_STOP_ERROR_REG[0:0] 
//        W 17: 6    R 17: 6   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.STOP_ERROR_CNT_REG_HW[0:11] 
//        W  5: 5    R  5: 5   mem_container_inst_memlibc_memory_bist_assembly_rtl_tessent_mbist_c1_controller_inst.BIST_SO_Pipeline 
//        W  4: 4    R  4: 4   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_done_0 
//        W  3: 3    R  3: 3   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.mbist_go_0 
//        W  2: 2    R  2: 2   memlibc_memory_bist_assembly_rtl_tessent_mbist_bap_inst.ctl_group_sib 
//        W  1: 1    R  1: 1   memlibc_memory_bist_assembly_rtl_tessent_sib_mbist_inst.sib 
//        W  0: 0    R  0: 0   memlibc_memory_bist_assembly_rtl_tessent_sib_sti_inst.sib 
// ) 
// +  Loading: 0_0_0_0_0_1_0_0_0_0_0_0000_000000_000000_000000_000000_000_0_00_00_0_0_00_00_000000_0_0_0_000000000000_0_0_0_1_1_1 
// Unloading: 0_X_X_X_X_X_X_X_X_X_X_XXXX_XXXXXX_XXXXXX_XXXXXX_XXXXXX_XXX_X_XX_XX_X_X_XX_XX_000000_X_X_X_XXXXXXXXXXXX_X_X_X_0_0_0 
// + Associated TAP transition: DRUPDATE -> DRSELECT 
1100010X0010101011
// + Associated TAP transition: DRSELECT -> DRCAPTURE 
1110010X0010101011
// + Associated TAP transition: DRCAPTURE -> DRSHIFT 
1101010X0010101011
// + Shift Cycles 
110101101010101011
000000000000000000000000000110000110000
110101101010101011
000000000000000000000000000110010110000
110101101010101011
000000000000000000000000000110100110000
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4760  Timestamp 476000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4770  Timestamp 477000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
110101001010101011
000000000000000000000000010000110110000
110101001010101011
000000000000000000000000010001000110000
110101001010101011
000000000000000000000000010001010110000
110101001010101011
000000000000000000000000010001100110000
// Simulation Cycle 4780  Timestamp 478000 ns
110101001010101011
000000000000000000000000010001110110000
110101001010101011
000000000000000000000000010010000110000
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4790  Timestamp 479000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4800  Timestamp 480000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4810  Timestamp 481000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// Simulation Cycle 4820  Timestamp 482000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101011X0010101011
// Simulation Cycle 4830  Timestamp 483000 ns
1101010X0010101011
1101010X0010101011
1101010X0010101011
1101010X0010101011
// + Associated TAP transition: DRSHIFT -> DREXIT1 
110001001010101011
000000000000000000000000000110110110000
// + Associated TAP transition: DREXIT1 -> DRUPDATE 
1100110X0010101011
// + Associated TAP transition: DRUPDATE -> IDLE 
1100010X0010101011
1100000X0010101011
// end of Vec file MSG
000000000000000000000000000000110110000
