#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 18 08:32:42 2020
# Process ID: 9954
# Current directory: /home/wg/vivado_prj/CPU/lab2
# Command line: vivado
# Log file: /home/wg/vivado_prj/CPU/lab2/vivado.log
# Journal file: /home/wg/vivado_prj/CPU/lab2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wg/vivado_prj/CPU/lab2/lab2.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
update_ip_catalog
current_wave_config {Untitled 1}
add_wave {{/tb/top/rom/inst}} 
relaunch_sim
close_sim
launch_simulation
source tb.tcl
current_wave_config {Untitled 2}
add_wave {{/tb/top/PC_u0/add_u0/out}} 
relaunch_sim
current_wave_config {Untitled 2}
add_wave {{/tb/top/Clk_div_u0/clk_div}} 
relaunch_sim
close_sim
launch_simulation
source tb.tcl
current_wave_config {Untitled 3}
add_wave {{/tb/top/PC_u0/addr_next}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb/top/Controller_u0/inst}} 
relaunch_sim
current_wave_config {Untitled 3}
add_wave {{/tb/top/PC_u0/ena}} 
relaunch_sim
relaunch_sim
close_sim
launch_simulation
source tb.tcl
current_wave_config {Untitled 4}
add_wave {{/tb/top/PC_u0/ena}} 
relaunch_sim
current_wave_config {Untitled 4}
add_wave {{/tb/top/display_u0/s}} 
relaunch_sim
close_sim
set_property -name {xsim.simulate.runtime} -value {50ms} -objects [get_filesets sim_1]
update_ip_catalog
update_ip_catalog
launch_simulation
source tb.tcl
current_wave_config {Untitled 5}
add_wave {{/tb/top/Controller_u0/Alu_control_u0/Aluop}} 
relaunch_sim
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb/top/Controller_u0/inst}} 
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb/top/PC_u0/addr_next}} 
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb/top/PC_u0/ena}} 
relaunch_sim
current_wave_config {Untitled 5}
add_wave {{/tb/top/PC_u0/addr}} 
relaunch_sim
close_sim
export_ip_user_files -of_objects  [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Load_Init_File {true} CONFIG.Coe_File {/home/wg/vivado_prj/CPU/lab2/rtl/prgmip32.coe} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files /home/wg/vivado_prj/CPU/lab2/lab2.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/sim_scripts -ip_user_files_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files -ipstatic_source_dir /home/wg/vivado_prj/CPU/lab2/lab2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/modelsim} {questa=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/questa} {ies=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/ies} {xcelium=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/xcelium} {vcs=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/vcs} {riviera=/home/wg/vivado_prj/CPU/lab2/lab2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
source tb.tcl
current_wave_config {Untitled 6}
add_wave {{/tb/top/PC_u0/addr}} 
current_wave_config {Untitled 6}
add_wave {{/tb/top/Controller_u0/inst}} 
relaunch_sim
close_sim
