<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>MCUXpresso SDK API Reference Manual: SYSMPU: System Memory Protection Unit</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">MCUXpresso SDK API Reference Manual
   &#160;<span id="projectnumber">Rev 2.11.0</span>
   </div>
   <div id="projectbrief">NXP Semiconductors</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00059.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">SYSMPU: System Memory Protection Unit</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<p>The SYSMPU driver provides hardware access control for all memory references generated in the device. Use the SYSMPU driver to program the region descriptors that define memory spaces and their access rights. After initialization, the SYSMPU concurrently monitors the system bus transactions and evaluates their appropriateness.</p>
<h1><a class="anchor" id="SYSMPUInit"></a>
Initialization and Deinitialization</h1>
<p>To initialize the SYSMPU module, call the <a class="el" href="a00059.html#gaaea89a4efdaaf0f70d75d4e6b2150346" title="Initializes the SYSMPU with the user configuration structure. ">SYSMPU_Init()</a> function and provide the user configuration data structure. This function sets the configuration of the SYSMPU module automatically and enables the SYSMPU module. <br/>
Note that the configuration start address, end address, the region valid value, and the debugger's access permission for the SYSMPU region 0 cannot be changed.</p>
<p>This is an example code to configure the SYSMPU driver.</p>
<p>Refer to the driver examples codes located at &lt;SDK_ROOT&gt;/boards/&lt;BOARD&gt;/driver_examples/sysmpu </p>
<h1><a class="anchor" id="SYSMPUBasicOp"></a>
Basic Control Operations</h1>
<p>SYSMPU can be enabled/disabled for the entire memory protection region by calling the <a class="el" href="a00059.html#gae53e532b2f3ef2131b8907c4a07c4400" title="Enables/disables the SYSMPU globally. ">SYSMPU_Enable()</a> function. To save the power for any unused special regions when the entire memory protection region is disabled, call the <a class="el" href="a00059.html#ga743790602408a2bbd110d0adb09c5d1d" title="Enables/disables the SYSMPU for a special region. ">SYSMPU_RegionEnable()</a>.</p>
<p>After SYSMPU initialization, the SYSMPU_SetRegionLowMasterAccessRights() and SYSMPU_SetRegionHighMasterAccessRights() can be used to change the access rights for special master ports and for special region numbers. The SYSMPU_SetRegionConfig can be used to set the whole region with the start/end address with access rights.</p>
<p>The <a class="el" href="a00059.html#ga7019dbd043603456e3cc4dd88a08ccc1" title="Gets the SYSMPU basic hardware information. ">SYSMPU_GetHardwareInfo()</a> API is provided to get the hardware information for the device. The <a class="el" href="a00059.html#gae0eb7998cfc512812966b92a9186f73e" title="Gets the numbers of slave ports where errors occur. ">SYSMPU_GetSlavePortErrorStatus()</a> API is provided to get the error status of a special slave port. When an error happens in this port, the <a class="el" href="a00059.html#ga889b9956a83b5a318a7ee5decfd32497" title="Gets the SYSMPU detailed error access information. ">SYSMPU_GetDetailErrorAccessInfo()</a> API is provided to get the detailed error information. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:a00410"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00410">sysmpu_hardware_info_t</a></td></tr>
<tr class="memdesc:a00410"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU hardware basic information.  <a href="a00059.html#a00410">More...</a><br/></td></tr>
<tr class="separator:a00410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00408"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00408">sysmpu_access_err_info_t</a></td></tr>
<tr class="memdesc:a00408"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU detail error access information.  <a href="a00059.html#a00408">More...</a><br/></td></tr>
<tr class="separator:a00408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00413"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00413">sysmpu_rwxrights_master_access_control_t</a></td></tr>
<tr class="memdesc:a00413"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU read/write/execute rights control for bus master 0 ~ 3.  <a href="a00059.html#a00413">More...</a><br/></td></tr>
<tr class="separator:a00413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00412"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00412">sysmpu_rwrights_master_access_control_t</a></td></tr>
<tr class="memdesc:a00412"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU read/write access control for bus master 4 ~ 7.  <a href="a00059.html#a00412">More...</a><br/></td></tr>
<tr class="separator:a00412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00411"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00411">sysmpu_region_config_t</a></td></tr>
<tr class="memdesc:a00411"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU region configuration structure.  <a href="a00059.html#a00411">More...</a><br/></td></tr>
<tr class="separator:a00411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00409"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a00409">sysmpu_config_t</a></td></tr>
<tr class="memdesc:a00409"><td class="mdescLeft">&#160;</td><td class="mdescRight">The configuration structure for the SYSMPU initialization.  <a href="a00059.html#a00409">More...</a><br/></td></tr>
<tr class="separator:a00409"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gadfd334e01bc0bdff07503b4308b3587e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gadfd334e01bc0bdff07503b4308b3587e">SYSMPU_MASTER_RWATTRIBUTE_START_PORT</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:gadfd334e01bc0bdff07503b4308b3587e"><td class="mdescLeft">&#160;</td><td class="mdescRight">define the start master port with read and write attributes.  <a href="#gadfd334e01bc0bdff07503b4308b3587e">More...</a><br/></td></tr>
<tr class="separator:gadfd334e01bc0bdff07503b4308b3587e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60ebd8c6452b0be29957afa193a44cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga60ebd8c6452b0be29957afa193a44cec">SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT</a>(n)&#160;&#160;&#160;((n)*6U)</td></tr>
<tr class="memdesc:ga60ebd8c6452b0be29957afa193a44cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU the bit shift for masters with privilege rights: read write and execute.  <a href="#ga60ebd8c6452b0be29957afa193a44cec">More...</a><br/></td></tr>
<tr class="separator:ga60ebd8c6452b0be29957afa193a44cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c936b39e0e7c930baf3eb8c511d117"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gaa4c936b39e0e7c930baf3eb8c511d117">SYSMPU_REGION_RWXRIGHTS_MASTER_MASK</a>(n)&#160;&#160;&#160;(0x1FUL &lt;&lt; SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT(n))</td></tr>
<tr class="memdesc:gaa4c936b39e0e7c930baf3eb8c511d117"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights bit mask.  <a href="#gaa4c936b39e0e7c930baf3eb8c511d117">More...</a><br/></td></tr>
<tr class="separator:gaa4c936b39e0e7c930baf3eb8c511d117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f3ee3480adf1b0297bcc3e6b07db3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga14f3ee3480adf1b0297bcc3e6b07db3c">SYSMPU_REGION_RWXRIGHTS_MASTER_WIDTH</a>&#160;&#160;&#160;5U</td></tr>
<tr class="memdesc:ga14f3ee3480adf1b0297bcc3e6b07db3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights bit width.  <a href="#ga14f3ee3480adf1b0297bcc3e6b07db3c">More...</a><br/></td></tr>
<tr class="separator:ga14f3ee3480adf1b0297bcc3e6b07db3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb6e06a1046df89b2f5a3174f381eb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gafb6e06a1046df89b2f5a3174f381eb08">SYSMPU_REGION_RWXRIGHTS_MASTER</a>(n, x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; <a class="el" href="a00059.html#ga60ebd8c6452b0be29957afa193a44cec">SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT</a>(n))) &amp; <a class="el" href="a00059.html#gaa4c936b39e0e7c930baf3eb8c511d117">SYSMPU_REGION_RWXRIGHTS_MASTER_MASK</a>(n))</td></tr>
<tr class="memdesc:gafb6e06a1046df89b2f5a3174f381eb08"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights priority setting.  <a href="#gafb6e06a1046df89b2f5a3174f381eb08">More...</a><br/></td></tr>
<tr class="separator:gafb6e06a1046df89b2f5a3174f381eb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabddc293997ca16a6b37ec311d2748c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gabddc293997ca16a6b37ec311d2748c1a">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT</a>(n)&#160;&#160;&#160;((n)*6U + SYSMPU_REGION_RWXRIGHTS_MASTER_WIDTH)</td></tr>
<tr class="memdesc:gabddc293997ca16a6b37ec311d2748c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights process enable bit shift.  <a href="#gabddc293997ca16a6b37ec311d2748c1a">More...</a><br/></td></tr>
<tr class="separator:gabddc293997ca16a6b37ec311d2748c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaf0ee1b35086ba6327d999e1e9f7adc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gafaf0ee1b35086ba6327d999e1e9f7adc">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK</a>(n)&#160;&#160;&#160;(0x1UL &lt;&lt; SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT(n))</td></tr>
<tr class="memdesc:gafaf0ee1b35086ba6327d999e1e9f7adc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights process enable bit mask.  <a href="#gafaf0ee1b35086ba6327d999e1e9f7adc">More...</a><br/></td></tr>
<tr class="separator:gafaf0ee1b35086ba6327d999e1e9f7adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7acf96209c8c057fdb876d8b57c7060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gab7acf96209c8c057fdb876d8b57c7060">SYSMPU_REGION_RWXRIGHTS_MASTER_PE</a>(n, x)</td></tr>
<tr class="memdesc:gab7acf96209c8c057fdb876d8b57c7060"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with read, write and execute rights process enable setting.  <a href="#gab7acf96209c8c057fdb876d8b57c7060">More...</a><br/></td></tr>
<tr class="separator:gab7acf96209c8c057fdb876d8b57c7060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9aa72453d0196c735fdc93490c4bfea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga9aa72453d0196c735fdc93490c4bfea8">SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT</a>(n)&#160;&#160;&#160;(((n)-<a class="el" href="a00059.html#gadfd334e01bc0bdff07503b4308b3587e">SYSMPU_MASTER_RWATTRIBUTE_START_PORT</a>) * 2U + 24U)</td></tr>
<tr class="memdesc:ga9aa72453d0196c735fdc93490c4bfea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with normal read write permission bit shift.  <a href="#ga9aa72453d0196c735fdc93490c4bfea8">More...</a><br/></td></tr>
<tr class="separator:ga9aa72453d0196c735fdc93490c4bfea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9166e383003f2f2123256b3c734edb25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga9166e383003f2f2123256b3c734edb25">SYSMPU_REGION_RWRIGHTS_MASTER_MASK</a>(n)&#160;&#160;&#160;(0x3UL &lt;&lt; SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT(n))</td></tr>
<tr class="memdesc:ga9166e383003f2f2123256b3c734edb25"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with normal read write rights bit mask.  <a href="#ga9166e383003f2f2123256b3c734edb25">More...</a><br/></td></tr>
<tr class="separator:ga9166e383003f2f2123256b3c734edb25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe8789acbb8b0d65cf42387bbb435541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gafe8789acbb8b0d65cf42387bbb435541">SYSMPU_REGION_RWRIGHTS_MASTER</a>(n, x)&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; <a class="el" href="a00059.html#ga9aa72453d0196c735fdc93490c4bfea8">SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT</a>(n))) &amp; <a class="el" href="a00059.html#ga9166e383003f2f2123256b3c734edb25">SYSMPU_REGION_RWRIGHTS_MASTER_MASK</a>(n))</td></tr>
<tr class="memdesc:gafe8789acbb8b0d65cf42387bbb435541"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU masters with normal read write rights priority setting.  <a href="#gafe8789acbb8b0d65cf42387bbb435541">More...</a><br/></td></tr>
<tr class="separator:gafe8789acbb8b0d65cf42387bbb435541"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga687645319cfec0089758611825819522"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga687645319cfec0089758611825819522">sysmpu_region_total_num_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#gga687645319cfec0089758611825819522a1f1b55866f466c52cdcec16d4090678f">kSYSMPU_8Regions</a> = 0x0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga687645319cfec0089758611825819522a8c46fc9088526c8f3cae36f01b9e6f5c">kSYSMPU_12Regions</a> = 0x1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga687645319cfec0089758611825819522afe4f8b69ccbe81fa7ef6ec9acd728383">kSYSMPU_16Regions</a> = 0x2U
<br/>
 }</td></tr>
<tr class="memdesc:ga687645319cfec0089758611825819522"><td class="mdescLeft">&#160;</td><td class="mdescRight">Describes the number of SYSMPU regions.  <a href="a00059.html#ga687645319cfec0089758611825819522">More...</a><br/></td></tr>
<tr class="separator:ga687645319cfec0089758611825819522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87b82273457abd444fda1138880eb756"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#gga87b82273457abd444fda1138880eb756a5ff4a3e2666098ed6d9d3a8199f9e8d2">kSYSMPU_Slave0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga87b82273457abd444fda1138880eb756a42780d1410e97aafcf0b4bedc34a2de7">kSYSMPU_Slave1</a> = 1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga87b82273457abd444fda1138880eb756a087b010c675e2ccf538849f31d19c6e8">kSYSMPU_Slave2</a> = 2U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga87b82273457abd444fda1138880eb756a815ea0ea94c6ca5c16571775a3b4e7ff">kSYSMPU_Slave3</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga87b82273457abd444fda1138880eb756a3f6b590af18e6545a5d9f986a10d8ab3">kSYSMPU_Slave4</a> = 4U
<br/>
 }</td></tr>
<tr class="memdesc:ga87b82273457abd444fda1138880eb756"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU slave port number.  <a href="a00059.html#ga87b82273457abd444fda1138880eb756">More...</a><br/></td></tr>
<tr class="separator:ga87b82273457abd444fda1138880eb756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabced3d2a333e981e9f5919984f1a837f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gabced3d2a333e981e9f5919984f1a837f">sysmpu_err_access_control_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#ggabced3d2a333e981e9f5919984f1a837faae142387a9888d53efce74eaf5894406">kSYSMPU_NoRegionHit</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggabced3d2a333e981e9f5919984f1a837fa79f2e8c0fb747cb8cb43e22a26111620">kSYSMPU_NoneOverlappRegion</a> = 1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggabced3d2a333e981e9f5919984f1a837fa44d0c6317b533520705a13a2c3d433f9">kSYSMPU_OverlappRegion</a> = 2U
<br/>
 }</td></tr>
<tr class="memdesc:gabced3d2a333e981e9f5919984f1a837f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU error access control detail.  <a href="a00059.html#gabced3d2a333e981e9f5919984f1a837f">More...</a><br/></td></tr>
<tr class="separator:gabced3d2a333e981e9f5919984f1a837f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad18fb9fb0a6a2350c43e30bcba02bc13"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gad18fb9fb0a6a2350c43e30bcba02bc13">sysmpu_err_access_type_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#ggad18fb9fb0a6a2350c43e30bcba02bc13a8c48bdf9fe5e23fd0d17fd6138effc45">kSYSMPU_ErrTypeRead</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad18fb9fb0a6a2350c43e30bcba02bc13ae5825d3c67e4662c361fdaa018b9e0d6">kSYSMPU_ErrTypeWrite</a> = 1U
<br/>
 }</td></tr>
<tr class="memdesc:gad18fb9fb0a6a2350c43e30bcba02bc13"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU error access type.  <a href="a00059.html#gad18fb9fb0a6a2350c43e30bcba02bc13">More...</a><br/></td></tr>
<tr class="separator:gad18fb9fb0a6a2350c43e30bcba02bc13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6465f090b65a082238c7194a557c77"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gacf6465f090b65a082238c7194a557c77">sysmpu_err_attributes_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#ggacf6465f090b65a082238c7194a557c77af233ef843cd741042398cd708f69bfd2">kSYSMPU_InstructionAccessInUserMode</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggacf6465f090b65a082238c7194a557c77a0e0adbd98c7f278023a9d035e649404c">kSYSMPU_DataAccessInUserMode</a> = 1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggacf6465f090b65a082238c7194a557c77aef433fadaa2c7c994dab4e5ca427aabd">kSYSMPU_InstructionAccessInSupervisorMode</a> = 2U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggacf6465f090b65a082238c7194a557c77ae23ad6354f2e2a501143de78a57de7a2">kSYSMPU_DataAccessInSupervisorMode</a> = 3U
<br/>
 }</td></tr>
<tr class="memdesc:gacf6465f090b65a082238c7194a557c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU access error attributes.  <a href="a00059.html#gacf6465f090b65a082238c7194a557c77">More...</a><br/></td></tr>
<tr class="separator:gacf6465f090b65a082238c7194a557c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85be78dabae170454b1529df1016dcd1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga85be78dabae170454b1529df1016dcd1">sysmpu_supervisor_access_rights_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#gga85be78dabae170454b1529df1016dcd1a2e854576f11a0e1e50b25bcde740101c">kSYSMPU_SupervisorReadWriteExecute</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga85be78dabae170454b1529df1016dcd1ae60e5e35ad8c7c9df044bcbc33e8958b">kSYSMPU_SupervisorReadExecute</a> = 1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga85be78dabae170454b1529df1016dcd1aef76fc81bea68f20427360dbeceaa237">kSYSMPU_SupervisorReadWrite</a> = 2U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#gga85be78dabae170454b1529df1016dcd1a44b0853ee25bee0e4467068cd9910684">kSYSMPU_SupervisorEqualToUsermode</a> = 3U
<br/>
 }</td></tr>
<tr class="memdesc:ga85be78dabae170454b1529df1016dcd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU access rights in supervisor mode for bus master 0 ~ 3.  <a href="a00059.html#ga85be78dabae170454b1529df1016dcd1">More...</a><br/></td></tr>
<tr class="separator:ga85be78dabae170454b1529df1016dcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e98ea0f275c51784df78183c71d6f1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gad9e98ea0f275c51784df78183c71d6f1">sysmpu_user_access_rights_t</a> { <br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a226773de67047acc05b581d3687ec5c4">kSYSMPU_UserNoAccessRights</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1ae6e0b6787277c2ebe8508fca1df63be4">kSYSMPU_UserExecute</a> = 1U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a23ffd8367ddb7a166badddee55ef802b">kSYSMPU_UserWrite</a> = 2U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a38f0a98be0a981c423ad6ee0c4af2209">kSYSMPU_UserWriteExecute</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a8fd48a6a13e1115c00a4fd6e5388c8c7">kSYSMPU_UserRead</a> = 4U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1ae2be3c30cfb66eb07fd91c141acb83ec">kSYSMPU_UserReadExecute</a> = 5U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a27a4687b413568c6160b049c6cd95958">kSYSMPU_UserReadWrite</a> = 6U, 
<br/>
&#160;&#160;<a class="el" href="a00059.html#ggad9e98ea0f275c51784df78183c71d6f1a1a669dfdf85c6021df78317d875f176d">kSYSMPU_UserReadWriteExecute</a> = 7U
<br/>
 }</td></tr>
<tr class="memdesc:gad9e98ea0f275c51784df78183c71d6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU access rights in user mode for bus master 0 ~ 3.  <a href="a00059.html#gad9e98ea0f275c51784df78183c71d6f1">More...</a><br/></td></tr>
<tr class="separator:gad9e98ea0f275c51784df78183c71d6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Driver version</h2></td></tr>
<tr class="memitem:ga72261d0698c6e03cc005257613d53f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga72261d0698c6e03cc005257613d53f51">FSL_SYSMPU_DRIVER_VERSION</a>&#160;&#160;&#160;(<a class="el" href="a00214.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 2, 3))</td></tr>
<tr class="memdesc:ga72261d0698c6e03cc005257613d53f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU driver version 2.2.3.  <a href="#ga72261d0698c6e03cc005257613d53f51">More...</a><br/></td></tr>
<tr class="separator:ga72261d0698c6e03cc005257613d53f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Initialization and deinitialization</h2></td></tr>
<tr class="memitem:gaaea89a4efdaaf0f70d75d4e6b2150346"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gaaea89a4efdaaf0f70d75d4e6b2150346">SYSMPU_Init</a> (SYSMPU_Type *base, const <a class="el" href="a00059.html#a00409">sysmpu_config_t</a> *config)</td></tr>
<tr class="memdesc:gaaea89a4efdaaf0f70d75d4e6b2150346"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the SYSMPU with the user configuration structure.  <a href="#gaaea89a4efdaaf0f70d75d4e6b2150346">More...</a><br/></td></tr>
<tr class="separator:gaaea89a4efdaaf0f70d75d4e6b2150346"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91ff7454b3f8ba62b65a0e9ed6df75c2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga91ff7454b3f8ba62b65a0e9ed6df75c2">SYSMPU_Deinit</a> (SYSMPU_Type *base)</td></tr>
<tr class="memdesc:ga91ff7454b3f8ba62b65a0e9ed6df75c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the SYSMPU regions.  <a href="#ga91ff7454b3f8ba62b65a0e9ed6df75c2">More...</a><br/></td></tr>
<tr class="separator:ga91ff7454b3f8ba62b65a0e9ed6df75c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Basic Control Operations</h2></td></tr>
<tr class="memitem:gae53e532b2f3ef2131b8907c4a07c4400"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gae53e532b2f3ef2131b8907c4a07c4400">SYSMPU_Enable</a> (SYSMPU_Type *base, bool enable)</td></tr>
<tr class="memdesc:gae53e532b2f3ef2131b8907c4a07c4400"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables the SYSMPU globally.  <a href="#gae53e532b2f3ef2131b8907c4a07c4400">More...</a><br/></td></tr>
<tr class="separator:gae53e532b2f3ef2131b8907c4a07c4400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743790602408a2bbd110d0adb09c5d1d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga743790602408a2bbd110d0adb09c5d1d">SYSMPU_RegionEnable</a> (SYSMPU_Type *base, uint32_t number, bool enable)</td></tr>
<tr class="memdesc:ga743790602408a2bbd110d0adb09c5d1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables/disables the SYSMPU for a special region.  <a href="#ga743790602408a2bbd110d0adb09c5d1d">More...</a><br/></td></tr>
<tr class="separator:ga743790602408a2bbd110d0adb09c5d1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7019dbd043603456e3cc4dd88a08ccc1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga7019dbd043603456e3cc4dd88a08ccc1">SYSMPU_GetHardwareInfo</a> (SYSMPU_Type *base, <a class="el" href="a00059.html#a00410">sysmpu_hardware_info_t</a> *hardwareInform)</td></tr>
<tr class="memdesc:ga7019dbd043603456e3cc4dd88a08ccc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the SYSMPU basic hardware information.  <a href="#ga7019dbd043603456e3cc4dd88a08ccc1">More...</a><br/></td></tr>
<tr class="separator:ga7019dbd043603456e3cc4dd88a08ccc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d7916984900dba7089c096e9c2b664"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga06d7916984900dba7089c096e9c2b664">SYSMPU_SetRegionConfig</a> (SYSMPU_Type *base, const <a class="el" href="a00059.html#a00411">sysmpu_region_config_t</a> *regionConfig)</td></tr>
<tr class="memdesc:ga06d7916984900dba7089c096e9c2b664"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SYSMPU region.  <a href="#ga06d7916984900dba7089c096e9c2b664">More...</a><br/></td></tr>
<tr class="separator:ga06d7916984900dba7089c096e9c2b664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d6d1e5853d9f08aa26a6be4dbbeebcc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga2d6d1e5853d9f08aa26a6be4dbbeebcc">SYSMPU_SetRegionAddr</a> (SYSMPU_Type *base, uint32_t regionNum, uint32_t startAddr, uint32_t endAddr)</td></tr>
<tr class="memdesc:ga2d6d1e5853d9f08aa26a6be4dbbeebcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the region start and end address.  <a href="#ga2d6d1e5853d9f08aa26a6be4dbbeebcc">More...</a><br/></td></tr>
<tr class="separator:ga2d6d1e5853d9f08aa26a6be4dbbeebcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b56326e081b63502e87fe42d57b2506"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga0b56326e081b63502e87fe42d57b2506">SYSMPU_SetRegionRwxMasterAccessRights</a> (SYSMPU_Type *base, uint32_t regionNum, uint32_t masterNum, const <a class="el" href="a00059.html#a00413">sysmpu_rwxrights_master_access_control_t</a> *accessRights)</td></tr>
<tr class="memdesc:ga0b56326e081b63502e87fe42d57b2506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SYSMPU region access rights for masters with read, write, and execute rights.  <a href="#ga0b56326e081b63502e87fe42d57b2506">More...</a><br/></td></tr>
<tr class="separator:ga0b56326e081b63502e87fe42d57b2506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f6eae2f4df861e697300fa30cccd54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga0f6eae2f4df861e697300fa30cccd54b">SYSMPU_SetRegionRwMasterAccessRights</a> (SYSMPU_Type *base, uint32_t regionNum, uint32_t masterNum, const <a class="el" href="a00059.html#a00412">sysmpu_rwrights_master_access_control_t</a> *accessRights)</td></tr>
<tr class="memdesc:ga0f6eae2f4df861e697300fa30cccd54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the SYSMPU region access rights for masters with read and write rights.  <a href="#ga0f6eae2f4df861e697300fa30cccd54b">More...</a><br/></td></tr>
<tr class="separator:ga0f6eae2f4df861e697300fa30cccd54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb7998cfc512812966b92a9186f73e"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#gae0eb7998cfc512812966b92a9186f73e">SYSMPU_GetSlavePortErrorStatus</a> (SYSMPU_Type *base, <a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a> slaveNum)</td></tr>
<tr class="memdesc:gae0eb7998cfc512812966b92a9186f73e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the numbers of slave ports where errors occur.  <a href="#gae0eb7998cfc512812966b92a9186f73e">More...</a><br/></td></tr>
<tr class="separator:gae0eb7998cfc512812966b92a9186f73e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889b9956a83b5a318a7ee5decfd32497"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ga889b9956a83b5a318a7ee5decfd32497">SYSMPU_GetDetailErrorAccessInfo</a> (SYSMPU_Type *base, <a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a> slaveNum, <a class="el" href="a00059.html#a00408">sysmpu_access_err_info_t</a> *errInform)</td></tr>
<tr class="memdesc:ga889b9956a83b5a318a7ee5decfd32497"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the SYSMPU detailed error access information.  <a href="#ga889b9956a83b5a318a7ee5decfd32497">More...</a><br/></td></tr>
<tr class="separator:ga889b9956a83b5a318a7ee5decfd32497"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="a00410" id="a00410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_hardware_info_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:af712409423363d4744ea542aadb8dc22"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#af712409423363d4744ea542aadb8dc22">hardwareRevisionLevel</a></td></tr>
<tr class="memdesc:af712409423363d4744ea542aadb8dc22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the SYSMPU's hardware and definition reversion level.  <a href="#af712409423363d4744ea542aadb8dc22">More...</a><br/></td></tr>
<tr class="separator:af712409423363d4744ea542aadb8dc22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9aff851f665e9ab8cd9d1f2756600d28"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a9aff851f665e9ab8cd9d1f2756600d28">slavePortsNumbers</a></td></tr>
<tr class="memdesc:a9aff851f665e9ab8cd9d1f2756600d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies the number of slave ports connected to SYSMPU.  <a href="#a9aff851f665e9ab8cd9d1f2756600d28">More...</a><br/></td></tr>
<tr class="separator:a9aff851f665e9ab8cd9d1f2756600d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b84b6c6042b117cb2704a63e6b96f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#ga687645319cfec0089758611825819522">sysmpu_region_total_num_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a18b84b6c6042b117cb2704a63e6b96f2">regionsNumbers</a></td></tr>
<tr class="memdesc:a18b84b6c6042b117cb2704a63e6b96f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates the number of region descriptors implemented.  <a href="#a18b84b6c6042b117cb2704a63e6b96f2">More...</a><br/></td></tr>
<tr class="separator:a18b84b6c6042b117cb2704a63e6b96f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="af712409423363d4744ea542aadb8dc22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t sysmpu_hardware_info_t::hardwareRevisionLevel</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9aff851f665e9ab8cd9d1f2756600d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t sysmpu_hardware_info_t::slavePortsNumbers</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a18b84b6c6042b117cb2704a63e6b96f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#ga687645319cfec0089758611825819522">sysmpu_region_total_num_t</a> sysmpu_hardware_info_t::regionsNumbers</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<a name="a00408" id="a00408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_access_err_info_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:ad67512069a535ddd92a9224b112183be"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ad67512069a535ddd92a9224b112183be">master</a></td></tr>
<tr class="memdesc:ad67512069a535ddd92a9224b112183be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error master.  <a href="#ad67512069a535ddd92a9224b112183be">More...</a><br/></td></tr>
<tr class="separator:ad67512069a535ddd92a9224b112183be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9edeb64bc06422cd648b99815322b13"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#gacf6465f090b65a082238c7194a557c77">sysmpu_err_attributes_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ab9edeb64bc06422cd648b99815322b13">attributes</a></td></tr>
<tr class="memdesc:ab9edeb64bc06422cd648b99815322b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error attributes.  <a href="#ab9edeb64bc06422cd648b99815322b13">More...</a><br/></td></tr>
<tr class="separator:ab9edeb64bc06422cd648b99815322b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e569c9eb34e74dd7efa0ffdfca480f0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#gad18fb9fb0a6a2350c43e30bcba02bc13">sysmpu_err_access_type_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a4e569c9eb34e74dd7efa0ffdfca480f0">accessType</a></td></tr>
<tr class="memdesc:a4e569c9eb34e74dd7efa0ffdfca480f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error type.  <a href="#a4e569c9eb34e74dd7efa0ffdfca480f0">More...</a><br/></td></tr>
<tr class="separator:a4e569c9eb34e74dd7efa0ffdfca480f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bb9079664a5cda1daa86e5eba4bd93a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#gabced3d2a333e981e9f5919984f1a837f">sysmpu_err_access_control_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a9bb9079664a5cda1daa86e5eba4bd93a">accessControl</a></td></tr>
<tr class="memdesc:a9bb9079664a5cda1daa86e5eba4bd93a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error control.  <a href="#a9bb9079664a5cda1daa86e5eba4bd93a">More...</a><br/></td></tr>
<tr class="separator:a9bb9079664a5cda1daa86e5eba4bd93a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a062b78c0c5312f6c6960a80303fef35d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a062b78c0c5312f6c6960a80303fef35d">address</a></td></tr>
<tr class="memdesc:a062b78c0c5312f6c6960a80303fef35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error address.  <a href="#a062b78c0c5312f6c6960a80303fef35d">More...</a><br/></td></tr>
<tr class="separator:a062b78c0c5312f6c6960a80303fef35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a7c33aa73a1c0b9d6eeadcb75295766"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a5a7c33aa73a1c0b9d6eeadcb75295766">processorIdentification</a></td></tr>
<tr class="memdesc:a5a7c33aa73a1c0b9d6eeadcb75295766"><td class="mdescLeft">&#160;</td><td class="mdescRight">Access error processor identification.  <a href="#a5a7c33aa73a1c0b9d6eeadcb75295766">More...</a><br/></td></tr>
<tr class="separator:a5a7c33aa73a1c0b9d6eeadcb75295766"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="ad67512069a535ddd92a9224b112183be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sysmpu_access_err_info_t::master</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9edeb64bc06422cd648b99815322b13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#gacf6465f090b65a082238c7194a557c77">sysmpu_err_attributes_t</a> sysmpu_access_err_info_t::attributes</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a4e569c9eb34e74dd7efa0ffdfca480f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#gad18fb9fb0a6a2350c43e30bcba02bc13">sysmpu_err_access_type_t</a> sysmpu_access_err_info_t::accessType</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bb9079664a5cda1daa86e5eba4bd93a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#gabced3d2a333e981e9f5919984f1a837f">sysmpu_err_access_control_t</a> sysmpu_access_err_info_t::accessControl</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a062b78c0c5312f6c6960a80303fef35d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sysmpu_access_err_info_t::address</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a7c33aa73a1c0b9d6eeadcb75295766"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t sysmpu_access_err_info_t::processorIdentification</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<a name="a00413" id="a00413"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_rwxrights_master_access_control_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:acc76296689ae27742c276f25064f51b2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#ga85be78dabae170454b1529df1016dcd1">sysmpu_supervisor_access_rights_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#acc76296689ae27742c276f25064f51b2">superAccessRights</a></td></tr>
<tr class="memdesc:acc76296689ae27742c276f25064f51b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master access rights in supervisor mode.  <a href="#acc76296689ae27742c276f25064f51b2">More...</a><br/></td></tr>
<tr class="separator:acc76296689ae27742c276f25064f51b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71638b49700543dc29f230d538b684c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#gad9e98ea0f275c51784df78183c71d6f1">sysmpu_user_access_rights_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a71638b49700543dc29f230d538b684c5">userAccessRights</a></td></tr>
<tr class="memdesc:a71638b49700543dc29f230d538b684c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master access rights in user mode.  <a href="#a71638b49700543dc29f230d538b684c5">More...</a><br/></td></tr>
<tr class="separator:a71638b49700543dc29f230d538b684c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78780c46b40cdc59c847fadf7c96f673"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a78780c46b40cdc59c847fadf7c96f673">processIdentifierEnable</a></td></tr>
<tr class="memdesc:a78780c46b40cdc59c847fadf7c96f673"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables process identifier.  <a href="#a78780c46b40cdc59c847fadf7c96f673">More...</a><br/></td></tr>
<tr class="separator:a78780c46b40cdc59c847fadf7c96f673"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="acc76296689ae27742c276f25064f51b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#ga85be78dabae170454b1529df1016dcd1">sysmpu_supervisor_access_rights_t</a> sysmpu_rwxrights_master_access_control_t::superAccessRights</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a71638b49700543dc29f230d538b684c5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#gad9e98ea0f275c51784df78183c71d6f1">sysmpu_user_access_rights_t</a> sysmpu_rwxrights_master_access_control_t::userAccessRights</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a78780c46b40cdc59c847fadf7c96f673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool sysmpu_rwxrights_master_access_control_t::processIdentifierEnable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<a name="a00412" id="a00412"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_rwrights_master_access_control_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"></div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a076ee43d2f7b1d53bcd2d461036b6601"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a076ee43d2f7b1d53bcd2d461036b6601">writeEnable</a></td></tr>
<tr class="memdesc:a076ee43d2f7b1d53bcd2d461036b6601"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables write permission.  <a href="#a076ee43d2f7b1d53bcd2d461036b6601">More...</a><br/></td></tr>
<tr class="separator:a076ee43d2f7b1d53bcd2d461036b6601"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ba3aa6662ecfc1a690dc7e84e40e573"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a7ba3aa6662ecfc1a690dc7e84e40e573">readEnable</a></td></tr>
<tr class="memdesc:a7ba3aa6662ecfc1a690dc7e84e40e573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables read permission.  <a href="#a7ba3aa6662ecfc1a690dc7e84e40e573">More...</a><br/></td></tr>
<tr class="separator:a7ba3aa6662ecfc1a690dc7e84e40e573"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="a076ee43d2f7b1d53bcd2d461036b6601"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool sysmpu_rwrights_master_access_control_t::writeEnable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ba3aa6662ecfc1a690dc7e84e40e573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool sysmpu_rwrights_master_access_control_t::readEnable</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<a name="a00411" id="a00411"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_region_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>This structure is used to configure the regionNum region. The accessRights1[0] ~ accessRights1[3] are used to configure the bus master 0 ~ 3 with the privilege rights setting. The accessRights2[0] ~ accessRights2[3] are used to configure the high master 4 ~ 7 with the normal read write permission. The master port assignment is the chip configuration. Normally, the core is the master 0, debugger is the master 1. Note that the SYSMPU assigns a priority scheme where the debugger is treated as the highest priority master followed by the core and then all the remaining masters. SYSMPU protection does not allow writes from the core to affect the "regionNum 0" start and end address nor the permissions associated with the debugger. It can only write the permission fields associated with the other masters. This protection guarantees that the debugger always has access to the entire address space and those rights can't be changed by the core or any other bus master. Prepare the region configuration when regionNum is 0. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:a2bb177e7a62e6cdd91d65417f0693e16"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a2bb177e7a62e6cdd91d65417f0693e16">regionNum</a></td></tr>
<tr class="memdesc:a2bb177e7a62e6cdd91d65417f0693e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSMPU region number, range form 0 ~ FSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT - 1.  <a href="#a2bb177e7a62e6cdd91d65417f0693e16">More...</a><br/></td></tr>
<tr class="separator:a2bb177e7a62e6cdd91d65417f0693e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb4d97855ced0094c36a73e1118dfcd5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#aeb4d97855ced0094c36a73e1118dfcd5">startAddress</a></td></tr>
<tr class="memdesc:aeb4d97855ced0094c36a73e1118dfcd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory region start address.  <a href="#aeb4d97855ced0094c36a73e1118dfcd5">More...</a><br/></td></tr>
<tr class="separator:aeb4d97855ced0094c36a73e1118dfcd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9fe1339cd467267d9e16ac82533efc8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#ac9fe1339cd467267d9e16ac82533efc8">endAddress</a></td></tr>
<tr class="memdesc:ac9fe1339cd467267d9e16ac82533efc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory region end address.  <a href="#ac9fe1339cd467267d9e16ac82533efc8">More...</a><br/></td></tr>
<tr class="separator:ac9fe1339cd467267d9e16ac82533efc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb244c89c1797744224a2415049a9422"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#a00413">sysmpu_rwxrights_master_access_control_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#afb244c89c1797744224a2415049a9422">accessRights1</a> [4]</td></tr>
<tr class="memdesc:afb244c89c1797744224a2415049a9422"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masters with read, write and execute rights setting.  <a href="#afb244c89c1797744224a2415049a9422">More...</a><br/></td></tr>
<tr class="separator:afb244c89c1797744224a2415049a9422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2ec4302845e9eff36ce96fb1bdb1069"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#a00412">sysmpu_rwrights_master_access_control_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#af2ec4302845e9eff36ce96fb1bdb1069">accessRights2</a> [4]</td></tr>
<tr class="memdesc:af2ec4302845e9eff36ce96fb1bdb1069"><td class="mdescLeft">&#160;</td><td class="mdescRight">Masters with normal read write rights setting.  <a href="#af2ec4302845e9eff36ce96fb1bdb1069">More...</a><br/></td></tr>
<tr class="separator:af2ec4302845e9eff36ce96fb1bdb1069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39da05c3c458c4c8928d6c9346a050b9"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a39da05c3c458c4c8928d6c9346a050b9">processIdentifier</a></td></tr>
<tr class="memdesc:a39da05c3c458c4c8928d6c9346a050b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process identifier used when "processIdentifierEnable" set with true.  <a href="#a39da05c3c458c4c8928d6c9346a050b9">More...</a><br/></td></tr>
<tr class="separator:a39da05c3c458c4c8928d6c9346a050b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cdf2de759c23f5b045a9f167580dcc3"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a1cdf2de759c23f5b045a9f167580dcc3">processIdMask</a></td></tr>
<tr class="memdesc:a1cdf2de759c23f5b045a9f167580dcc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Process identifier mask.  <a href="#a1cdf2de759c23f5b045a9f167580dcc3">More...</a><br/></td></tr>
<tr class="separator:a1cdf2de759c23f5b045a9f167580dcc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="a2bb177e7a62e6cdd91d65417f0693e16"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sysmpu_region_config_t::regionNum</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb4d97855ced0094c36a73e1118dfcd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sysmpu_region_config_t::startAddress</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Note: bit0 ~ bit4 always be marked as 0 by SYSMPU. The actual start address is 0-modulo-32 byte address. </p>

</div>
</div>
<a class="anchor" id="ac9fe1339cd467267d9e16ac82533efc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t sysmpu_region_config_t::endAddress</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Note: bit0 ~ bit4 always be marked as 1 by SYSMPU. The actual end address is 31-modulo-32 byte address. </p>

</div>
</div>
<a class="anchor" id="afb244c89c1797744224a2415049a9422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#a00413">sysmpu_rwxrights_master_access_control_t</a> sysmpu_region_config_t::accessRights1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="af2ec4302845e9eff36ce96fb1bdb1069"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#a00412">sysmpu_rwrights_master_access_control_t</a> sysmpu_region_config_t::accessRights2[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a39da05c3c458c4c8928d6c9346a050b9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t sysmpu_region_config_t::processIdentifier</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1cdf2de759c23f5b045a9f167580dcc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t sysmpu_region_config_t::processIdMask</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The setting bit will ignore the same bit in process identifier. </p>

</div>
</div>

</div>
</div>
<a name="a00409" id="a00409"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct sysmpu_config_t</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p>This structure is used when calling the SYSMPU_Init function. </p>
</div><table class="memberdecls">
<tr><td colspan="2"><h3>Data Fields</h3></td></tr>
<tr class="memitem:acbef5edbedd26b3ca0e9f37bd2185bbd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="a00059.html#a00411">sysmpu_region_config_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#acbef5edbedd26b3ca0e9f37bd2185bbd">regionConfig</a></td></tr>
<tr class="memdesc:acbef5edbedd26b3ca0e9f37bd2185bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Region access permission.  <a href="#acbef5edbedd26b3ca0e9f37bd2185bbd">More...</a><br/></td></tr>
<tr class="separator:acbef5edbedd26b3ca0e9f37bd2185bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1469c2b8d47a70c59f28af8ec05fe2cf"><td class="memItemLeft" align="right" valign="top">struct _sysmpu_config *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a00059.html#a1469c2b8d47a70c59f28af8ec05fe2cf">next</a></td></tr>
<tr class="memdesc:a1469c2b8d47a70c59f28af8ec05fe2cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Pointer to the next structure.  <a href="#a1469c2b8d47a70c59f28af8ec05fe2cf">More...</a><br/></td></tr>
<tr class="separator:a1469c2b8d47a70c59f28af8ec05fe2cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h4 class="groupheader">Field Documentation</h4>
<a class="anchor" id="acbef5edbedd26b3ca0e9f37bd2185bbd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="a00059.html#a00411">sysmpu_region_config_t</a> sysmpu_config_t::regionConfig</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1469c2b8d47a70c59f28af8ec05fe2cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct _sysmpu_config* sysmpu_config_t::next</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>

</div>
</div>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ga72261d0698c6e03cc005257613d53f51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FSL_SYSMPU_DRIVER_VERSION&#160;&#160;&#160;(<a class="el" href="a00214.html#ga812138aa3315b0c6953c1a26130bcc37">MAKE_VERSION</a>(2, 2, 3))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gadfd334e01bc0bdff07503b4308b3587e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_MASTER_RWATTRIBUTE_START_PORT&#160;&#160;&#160;(4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga60ebd8c6452b0be29957afa193a44cec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n)*6U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gaa4c936b39e0e7c930baf3eb8c511d117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(0x1FUL &lt;&lt; SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT(n))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga14f3ee3480adf1b0297bcc3e6b07db3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_WIDTH&#160;&#160;&#160;5U</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gafb6e06a1046df89b2f5a3174f381eb08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; <a class="el" href="a00059.html#ga60ebd8c6452b0be29957afa193a44cec">SYSMPU_REGION_RWXRIGHTS_MASTER_SHIFT</a>(n))) &amp; <a class="el" href="a00059.html#gaa4c936b39e0e7c930baf3eb8c511d117">SYSMPU_REGION_RWXRIGHTS_MASTER_MASK</a>(n))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gabddc293997ca16a6b37ec311d2748c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;((n)*6U + SYSMPU_REGION_RWXRIGHTS_MASTER_WIDTH)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gafaf0ee1b35086ba6327d999e1e9f7adc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(0x1UL &lt;&lt; SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT(n))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gab7acf96209c8c057fdb876d8b57c7060"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWXRIGHTS_MASTER_PE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(((uint32_t)(((uint32_t)(x)) &lt;&lt; <a class="code" href="a00059.html#gabddc293997ca16a6b37ec311d2748c1a">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT</a>(n))) &amp; <a class="code" href="a00059.html#gafaf0ee1b35086ba6327d999e1e9f7adc">\</a></div>
<div class="line"><a class="code" href="a00059.html#gafaf0ee1b35086ba6327d999e1e9f7adc">     SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK</a>(n))</div>
<div class="ttc" id="a00059_html_gafaf0ee1b35086ba6327d999e1e9f7adc"><div class="ttname"><a href="a00059.html#gafaf0ee1b35086ba6327d999e1e9f7adc">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK</a></div><div class="ttdeci">#define SYSMPU_REGION_RWXRIGHTS_MASTER_PE_MASK(n)</div><div class="ttdoc">SYSMPU masters with read, write and execute rights process enable bit mask. </div><div class="ttdef"><b>Definition:</b> fsl_sysmpu.h:49</div></div>
<div class="ttc" id="a00059_html_gabddc293997ca16a6b37ec311d2748c1a"><div class="ttname"><a href="a00059.html#gabddc293997ca16a6b37ec311d2748c1a">SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT</a></div><div class="ttdeci">#define SYSMPU_REGION_RWXRIGHTS_MASTER_PE_SHIFT(n)</div><div class="ttdoc">SYSMPU masters with read, write and execute rights process enable bit shift. </div><div class="ttdef"><b>Definition:</b> fsl_sysmpu.h:46</div></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ga9aa72453d0196c735fdc93490c4bfea8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(((n)-<a class="el" href="a00059.html#gadfd334e01bc0bdff07503b4308b3587e">SYSMPU_MASTER_RWATTRIBUTE_START_PORT</a>) * 2U + 24U)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="ga9166e383003f2f2123256b3c734edb25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWRIGHTS_MASTER_MASK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n</td><td>)</td>
          <td>&#160;&#160;&#160;(0x3UL &lt;&lt; SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT(n))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="gafe8789acbb8b0d65cf42387bbb435541"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SYSMPU_REGION_RWRIGHTS_MASTER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">n, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(((uint32_t)(((uint32_t)(x)) &lt;&lt; <a class="el" href="a00059.html#ga9aa72453d0196c735fdc93490c4bfea8">SYSMPU_REGION_RWRIGHTS_MASTER_SHIFT</a>(n))) &amp; <a class="el" href="a00059.html#ga9166e383003f2f2123256b3c734edb25">SYSMPU_REGION_RWRIGHTS_MASTER_MASK</a>(n))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga687645319cfec0089758611825819522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#ga687645319cfec0089758611825819522">sysmpu_region_total_num_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga687645319cfec0089758611825819522a1f1b55866f466c52cdcec16d4090678f"></a>kSYSMPU_8Regions</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU supports 8 regions. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga687645319cfec0089758611825819522a8c46fc9088526c8f3cae36f01b9e6f5c"></a>kSYSMPU_12Regions</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU supports 12 regions. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga687645319cfec0089758611825819522afe4f8b69ccbe81fa7ef6ec9acd728383"></a>kSYSMPU_16Regions</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU supports 16 regions. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga87b82273457abd444fda1138880eb756"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga87b82273457abd444fda1138880eb756a5ff4a3e2666098ed6d9d3a8199f9e8d2"></a>kSYSMPU_Slave0</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU slave port 0. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b82273457abd444fda1138880eb756a42780d1410e97aafcf0b4bedc34a2de7"></a>kSYSMPU_Slave1</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU slave port 1. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b82273457abd444fda1138880eb756a087b010c675e2ccf538849f31d19c6e8"></a>kSYSMPU_Slave2</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU slave port 2. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b82273457abd444fda1138880eb756a815ea0ea94c6ca5c16571775a3b4e7ff"></a>kSYSMPU_Slave3</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU slave port 3. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga87b82273457abd444fda1138880eb756a3f6b590af18e6545a5d9f986a10d8ab3"></a>kSYSMPU_Slave4</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU slave port 4. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gabced3d2a333e981e9f5919984f1a837f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#gabced3d2a333e981e9f5919984f1a837f">sysmpu_err_access_control_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggabced3d2a333e981e9f5919984f1a837faae142387a9888d53efce74eaf5894406"></a>kSYSMPU_NoRegionHit</em>&nbsp;</td><td class="fielddoc">
<p>No region hit error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabced3d2a333e981e9f5919984f1a837fa79f2e8c0fb747cb8cb43e22a26111620"></a>kSYSMPU_NoneOverlappRegion</em>&nbsp;</td><td class="fielddoc">
<p>Access single region error. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggabced3d2a333e981e9f5919984f1a837fa44d0c6317b533520705a13a2c3d433f9"></a>kSYSMPU_OverlappRegion</em>&nbsp;</td><td class="fielddoc">
<p>Access overlapping region error. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad18fb9fb0a6a2350c43e30bcba02bc13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#gad18fb9fb0a6a2350c43e30bcba02bc13">sysmpu_err_access_type_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggad18fb9fb0a6a2350c43e30bcba02bc13a8c48bdf9fe5e23fd0d17fd6138effc45"></a>kSYSMPU_ErrTypeRead</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU error access type &mdash; read. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad18fb9fb0a6a2350c43e30bcba02bc13ae5825d3c67e4662c361fdaa018b9e0d6"></a>kSYSMPU_ErrTypeWrite</em>&nbsp;</td><td class="fielddoc">
<p>SYSMPU error access type &mdash; write. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gacf6465f090b65a082238c7194a557c77"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#gacf6465f090b65a082238c7194a557c77">sysmpu_err_attributes_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggacf6465f090b65a082238c7194a557c77af233ef843cd741042398cd708f69bfd2"></a>kSYSMPU_InstructionAccessInUserMode</em>&nbsp;</td><td class="fielddoc">
<p>Access instruction error in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacf6465f090b65a082238c7194a557c77a0e0adbd98c7f278023a9d035e649404c"></a>kSYSMPU_DataAccessInUserMode</em>&nbsp;</td><td class="fielddoc">
<p>Access data error in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacf6465f090b65a082238c7194a557c77aef433fadaa2c7c994dab4e5ca427aabd"></a>kSYSMPU_InstructionAccessInSupervisorMode</em>&nbsp;</td><td class="fielddoc">
<p>Access instruction error in supervisor mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggacf6465f090b65a082238c7194a557c77ae23ad6354f2e2a501143de78a57de7a2"></a>kSYSMPU_DataAccessInSupervisorMode</em>&nbsp;</td><td class="fielddoc">
<p>Access data error in supervisor mode. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga85be78dabae170454b1529df1016dcd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#ga85be78dabae170454b1529df1016dcd1">sysmpu_supervisor_access_rights_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="gga85be78dabae170454b1529df1016dcd1a2e854576f11a0e1e50b25bcde740101c"></a>kSYSMPU_SupervisorReadWriteExecute</em>&nbsp;</td><td class="fielddoc">
<p>Read write and execute operations are allowed in supervisor mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga85be78dabae170454b1529df1016dcd1ae60e5e35ad8c7c9df044bcbc33e8958b"></a>kSYSMPU_SupervisorReadExecute</em>&nbsp;</td><td class="fielddoc">
<p>Read and execute operations are allowed in supervisor mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga85be78dabae170454b1529df1016dcd1aef76fc81bea68f20427360dbeceaa237"></a>kSYSMPU_SupervisorReadWrite</em>&nbsp;</td><td class="fielddoc">
<p>Read write operations are allowed in supervisor mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="gga85be78dabae170454b1529df1016dcd1a44b0853ee25bee0e4467068cd9910684"></a>kSYSMPU_SupervisorEqualToUsermode</em>&nbsp;</td><td class="fielddoc">
<p>Access permission equal to user mode. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad9e98ea0f275c51784df78183c71d6f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="a00059.html#gad9e98ea0f275c51784df78183c71d6f1">sysmpu_user_access_rights_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a226773de67047acc05b581d3687ec5c4"></a>kSYSMPU_UserNoAccessRights</em>&nbsp;</td><td class="fielddoc">
<p>No access allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1ae6e0b6787277c2ebe8508fca1df63be4"></a>kSYSMPU_UserExecute</em>&nbsp;</td><td class="fielddoc">
<p>Execute operation is allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a23ffd8367ddb7a166badddee55ef802b"></a>kSYSMPU_UserWrite</em>&nbsp;</td><td class="fielddoc">
<p>Write operation is allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a38f0a98be0a981c423ad6ee0c4af2209"></a>kSYSMPU_UserWriteExecute</em>&nbsp;</td><td class="fielddoc">
<p>Write and execute operations are allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a8fd48a6a13e1115c00a4fd6e5388c8c7"></a>kSYSMPU_UserRead</em>&nbsp;</td><td class="fielddoc">
<p>Read is allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1ae2be3c30cfb66eb07fd91c141acb83ec"></a>kSYSMPU_UserReadExecute</em>&nbsp;</td><td class="fielddoc">
<p>Read and execute operations are allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a27a4687b413568c6160b049c6cd95958"></a>kSYSMPU_UserReadWrite</em>&nbsp;</td><td class="fielddoc">
<p>Read and write operations are allowed in user mode. </p>
</td></tr>
<tr><td class="fieldname"><em><a class="anchor" id="ggad9e98ea0f275c51784df78183c71d6f1a1a669dfdf85c6021df78317d875f176d"></a>kSYSMPU_UserReadWriteExecute</em>&nbsp;</td><td class="fielddoc">
<p>Read write and execute operations are allowed in user mode. </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="gaaea89a4efdaaf0f70d75d4e6b2150346"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_Init </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="a00059.html#a00409">sysmpu_config_t</a> *&#160;</td>
          <td class="paramname"><em>config</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This function configures the SYSMPU module with the user-defined configuration.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">config</td><td>The pointer to the configuration structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga91ff7454b3f8ba62b65a0e9ed6df75c2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_Deinit </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae53e532b2f3ef2131b8907c4a07c4400"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SYSMPU_Enable </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>Call this API to enable or disable the SYSMPU module.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">enable</td><td>True enable SYSMPU, false disable SYSMPU. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga743790602408a2bbd110d0adb09c5d1d"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void SYSMPU_RegionEnable </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>number</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>enable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p>When SYSMPU is enabled, call this API to disable an unused region of an enabled SYSMPU. Call this API to minimize the power dissipation.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">number</td><td>SYSMPU region number. </td></tr>
    <tr><td class="paramname">enable</td><td>True enable the special region SYSMPU, false disable the special region SYSMPU. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7019dbd043603456e3cc4dd88a08ccc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_GetHardwareInfo </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00059.html#a00410">sysmpu_hardware_info_t</a> *&#160;</td>
          <td class="paramname"><em>hardwareInform</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">hardwareInform</td><td>The pointer to the SYSMPU hardware information structure. See "sysmpu_hardware_info_t". </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga06d7916984900dba7089c096e9c2b664"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_SetRegionConfig </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="a00059.html#a00411">sysmpu_region_config_t</a> *&#160;</td>
          <td class="paramname"><em>regionConfig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Note: Due to the SYSMPU protection, the region number 0 does not allow writes from core to affect the start and end address nor the permissions associated with the debugger. It can only write the permission fields associated with the other masters.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">regionConfig</td><td>The pointer to the SYSMPU user configuration structure. See "sysmpu_region_config_t". </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2d6d1e5853d9f08aa26a6be4dbbeebcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_SetRegionAddr </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regionNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>startAddr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>endAddr</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Memory region start address. Note: bit0 ~ bit4 is always marked as 0 by SYSMPU. The actual start address by SYSMPU is 0-modulo-32 byte address. Memory region end address. Note: bit0 ~ bit4 always be marked as 1 by SYSMPU. The end address used by the SYSMPU is 31-modulo-32 byte address. Note: Due to the SYSMPU protection, the startAddr and endAddr can't be changed by the core when regionNum is 0.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">regionNum</td><td>SYSMPU region number. The range is from 0 to FSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT - 1. </td></tr>
    <tr><td class="paramname">startAddr</td><td>Region start address. </td></tr>
    <tr><td class="paramname">endAddr</td><td>Region end address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0b56326e081b63502e87fe42d57b2506"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_SetRegionRwxMasterAccessRights </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regionNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>masterNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="a00059.html#a00413">sysmpu_rwxrights_master_access_control_t</a> *&#160;</td>
          <td class="paramname"><em>accessRights</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SYSMPU access rights depend on two board classifications of bus masters. The privilege rights masters and the normal rights masters. The privilege rights masters have the read, write, and execute access rights. Except the normal read and write rights, the execute rights are also allowed for these masters. The privilege rights masters normally range from bus masters 0 - 3. However, the maximum master number is device-specific. See the "SYSMPU_PRIVILEGED_RIGHTS_MASTER_MAX_INDEX". The normal rights masters access rights control see "SYSMPU_SetRegionRwMasterAccessRights()".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">regionNum</td><td>SYSMPU region number. Should range from 0 to FSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT - 1. </td></tr>
    <tr><td class="paramname">masterNum</td><td>SYSMPU bus master number. Should range from 0 to SYSMPU_PRIVILEGED_RIGHTS_MASTER_MAX_INDEX. </td></tr>
    <tr><td class="paramname">accessRights</td><td>The pointer to the SYSMPU access rights configuration. See "sysmpu_rwxrights_master_access_control_t". </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0f6eae2f4df861e697300fa30cccd54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_SetRegionRwMasterAccessRights </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>regionNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>masterNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const <a class="el" href="a00059.html#a00412">sysmpu_rwrights_master_access_control_t</a> *&#160;</td>
          <td class="paramname"><em>accessRights</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The SYSMPU access rights depend on two board classifications of bus masters. The privilege rights masters and the normal rights masters. The normal rights masters only have the read and write access permissions. The privilege rights access control see "SYSMPU_SetRegionRwxMasterAccessRights".</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">regionNum</td><td>SYSMPU region number. The range is from 0 to FSL_FEATURE_SYSMPU_DESCRIPTOR_COUNT - 1. </td></tr>
    <tr><td class="paramname">masterNum</td><td>SYSMPU bus master number. Should range from SYSMPU_MASTER_RWATTRIBUTE_START_PORT to ~ FSL_FEATURE_SYSMPU_MASTER_COUNT - 1. </td></tr>
    <tr><td class="paramname">accessRights</td><td>The pointer to the SYSMPU access rights configuration. See "sysmpu_rwrights_master_access_control_t". </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae0eb7998cfc512812966b92a9186f73e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool SYSMPU_GetSlavePortErrorStatus </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a>&#160;</td>
          <td class="paramname"><em>slaveNum</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">slaveNum</td><td>SYSMPU slave port number. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The slave ports error status. true - error happens in this slave port. false - error didn't happen in this slave port. </dd></dl>

</div>
</div>
<a class="anchor" id="ga889b9956a83b5a318a7ee5decfd32497"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void SYSMPU_GetDetailErrorAccessInfo </td>
          <td>(</td>
          <td class="paramtype">SYSMPU_Type *&#160;</td>
          <td class="paramname"><em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00059.html#ga87b82273457abd444fda1138880eb756">sysmpu_slave_t</a>&#160;</td>
          <td class="paramname"><em>slaveNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="a00059.html#a00408">sysmpu_access_err_info_t</a> *&#160;</td>
          <td class="paramname"><em>errInform</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">base</td><td>SYSMPU peripheral base address. </td></tr>
    <tr><td class="paramname">slaveNum</td><td>SYSMPU slave port number. </td></tr>
    <tr><td class="paramname">errInform</td><td>The pointer to the SYSMPU access error information. See "sysmpu_access_err_info_t". </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">&copy; 2016 NXP Semiconductors. All rights reserved.
    </li>
  </ul>
</div>
</body>
</html>
