{"top":"global.absolute",
"namespaces":{
  "global":{
    "modules":{
      "absolute":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil":{
            "modref":"global.hw_input_global_wrapper_stencil_ub"
          },
          "op_hcompute_hw_input_global_wrapper_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_global_wrapper_stencil"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U6"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U4"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_read_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5"
          },
          "op_hcompute_hw_input_global_wrapper_stencil_write_start":{
            "modref":"global.op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U7"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"global.op_hcompute_hw_output_stencil_exe_start_pt__U2"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "genref":"cgralib.Mem_amber",
            "genargs":{"ID":["String","_U0"], "ctrl_width":["Int",16], "has_chain_en":["Bool",false], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",1], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "metadata":{"config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"mode":"lake"}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"global.op_hcompute_hw_output_stencil_read_start_pt__U1"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"global.op_hcompute_hw_output_stencil_write_start_pt__U3"
          }
        },
        "connections":[
          ["self.clk","_U8.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U8.in"],
          ["self.clk","hw_input_global_wrapper_stencil.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write","hw_input_global_wrapper_stencil.op_hcompute_hw_input_global_wrapper_stencil_write"],
          ["op_hcompute_hw_output_stencil.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read","hw_input_global_wrapper_stencil.op_hcompute_hw_output_stencil_read"],
          ["self.reset","hw_input_global_wrapper_stencil.reset"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read","op_hcompute_hw_input_global_wrapper_stencil.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid","op_hcompute_hw_input_global_wrapper_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller.flush"],
          ["op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const.out","op_hcompute_hw_input_global_wrapper_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_input_global_wrapper_stencil_read_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_start.in","op_hcompute_hw_input_global_wrapper_stencil_port_controller.stencil_valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["op_hcompute_hw_output_stencil_port_controller.stencil_valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.clk_en"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller.flush"],
          ["op_hcompute_hw_output_stencil_port_controller_clk_en_const.out","op_hcompute_hw_output_stencil_port_controller.rst_n"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_port_controller.stencil_valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_write_start.out"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$abs_274$is_pos_i2141_i1575":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$abs_274$mult_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$abs_274$out_mux_i2142_i1269":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$mult_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$absd_276_277_278$sub_i2144_i440":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808":{
            "modref":"global.my_PE_3input"
          },
          "inner_compute$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "inner_compute$c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000080014"]}
          },
          "inner_compute$c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "inner_compute$c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001ff3800004000090012"]}
          },
          "inner_compute$c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "inner_compute$c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "inner_compute$c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "inner_compute$c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          }
        },
        "connections":[
          ["self.clk","inner_compute$abs_274$is_pos_i2141_i1575.CLK"],
          ["inner_compute$abs_274$out_mux_i2142_i1269.bit0","inner_compute$abs_274$is_pos_i2141_i1575.O1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$is_pos_i2141_i1575.data0"],
          ["inner_compute$c5.out","inner_compute$abs_274$is_pos_i2141_i1575.inst"],
          ["self.clk","inner_compute$abs_274$mult_i2139_i1461.CLK"],
          ["inner_compute$abs_274$out_mux_i2142_i1269.data1","inner_compute$abs_274$mult_i2139_i1461.O0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$mult_i2139_i1461.data1"],
          ["inner_compute$c4.out","inner_compute$abs_274$mult_i2139_i1461.inst"],
          ["self.clk","inner_compute$abs_274$out_mux_i2142_i1269.CLK"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.data2","inner_compute$abs_274$out_mux_i2142_i1269.O0"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","inner_compute$abs_274$out_mux_i2142_i1269.data0"],
          ["inner_compute$c2.out","inner_compute$abs_274$out_mux_i2142_i1269.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.CLK"],
          ["inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.bit0","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.O1"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.data0"],
          ["inner_compute$c7.out","inner_compute$absd_276_277_278$abs$is_pos_i2147_i1575.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.CLK"],
          ["inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data1","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.O0"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.data1"],
          ["inner_compute$c6.out","inner_compute$absd_276_277_278$abs$mult_i2145_i1461.inst"],
          ["self.clk","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.CLK"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.O0"],
          ["inner_compute$absd_276_277_278$sub_i2144_i440.O0","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.data0"],
          ["inner_compute$c0.out","inner_compute$absd_276_277_278$abs$out_mux_i2148_i1269.inst"],
          ["self.clk","inner_compute$absd_276_277_278$sub_i2144_i440.CLK"],
          ["inner_compute$c1.out","inner_compute$absd_276_277_278$sub_i2144_i440.inst"],
          ["self.clk","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.CLK"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.data1"],
          ["inner_compute$c3.out","inner_compute$add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.inst"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_hw_output_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "abs_274$is_pos_i2141_i1575":{
            "modref":"global.my_PE_3input"
          },
          "abs_274$mult_i2139_i1461":{
            "modref":"global.my_PE_3input"
          },
          "abs_274$out_mux_i2142_i1269":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$is_pos_i2147_i1575":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$mult_i2145_i1461":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$abs$out_mux_i2148_i1269":{
            "modref":"global.my_PE_3input"
          },
          "absd_276_277_278$sub_i2144_i440":{
            "modref":"global.my_PE_3input"
          },
          "add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808":{
            "modref":"global.my_PE_3input"
          },
          "c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "c1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h0000001000f0000080014"]}
          },
          "c2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h004000400004000100007"]}
          },
          "c3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h001ff3800004000090012"]}
          },
          "c4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "c5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          },
          "c6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080005fffe10010"]}
          },
          "c7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",82]},
            "modargs":{"value":[["BitVector",82],"82'h000000080000000128001"]}
          }
        },
        "connections":[
          ["self.clk","abs_274$is_pos_i2141_i1575.CLK"],
          ["abs_274$out_mux_i2142_i1269.bit0","abs_274$is_pos_i2141_i1575.O1"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$is_pos_i2141_i1575.data0"],
          ["c5.out","abs_274$is_pos_i2141_i1575.inst"],
          ["self.clk","abs_274$mult_i2139_i1461.CLK"],
          ["abs_274$out_mux_i2142_i1269.data1","abs_274$mult_i2139_i1461.O0"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$mult_i2139_i1461.data1"],
          ["c4.out","abs_274$mult_i2139_i1461.inst"],
          ["self.clk","abs_274$out_mux_i2142_i1269.CLK"],
          ["absd_276_277_278$sub_i2144_i440.data2","abs_274$out_mux_i2142_i1269.O0"],
          ["add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.O0","abs_274$out_mux_i2142_i1269.data0"],
          ["c2.out","abs_274$out_mux_i2142_i1269.inst"],
          ["self.clk","absd_276_277_278$abs$is_pos_i2147_i1575.CLK"],
          ["absd_276_277_278$abs$out_mux_i2148_i1269.bit0","absd_276_277_278$abs$is_pos_i2147_i1575.O1"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$is_pos_i2147_i1575.data0"],
          ["c7.out","absd_276_277_278$abs$is_pos_i2147_i1575.inst"],
          ["self.clk","absd_276_277_278$abs$mult_i2145_i1461.CLK"],
          ["absd_276_277_278$abs$out_mux_i2148_i1269.data1","absd_276_277_278$abs$mult_i2145_i1461.O0"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$mult_i2145_i1461.data1"],
          ["c6.out","absd_276_277_278$abs$mult_i2145_i1461.inst"],
          ["self.clk","absd_276_277_278$abs$out_mux_i2148_i1269.CLK"],
          ["self.out_hw_output_stencil","absd_276_277_278$abs$out_mux_i2148_i1269.O0"],
          ["absd_276_277_278$sub_i2144_i440.O0","absd_276_277_278$abs$out_mux_i2148_i1269.data0"],
          ["c0.out","absd_276_277_278$abs$out_mux_i2148_i1269.inst"],
          ["self.clk","absd_276_277_278$sub_i2144_i440.CLK"],
          ["c1.out","absd_276_277_278$sub_i2144_i440.inst"],
          ["self.clk","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.CLK"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.data1"],
          ["c3.out","add_hw_input_global_wrapper_stencil_1_273_274_i2138_i1808.inst"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"]
        ]
      },
      "my_PE_3input":{
        "type":["Record",[
          ["inst",["Array",82,"BitIn"]],
          ["data0",["Array",16,"BitIn"]],
          ["data1",["Array",16,"BitIn"]],
          ["data2",["Array",16,"BitIn"]],
          ["bit0","BitIn"],
          ["bit1","BitIn"],
          ["bit2","BitIn"],
          ["clk_en","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U6":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U5":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U7":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U2":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U1":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U3":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
