<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › dma › ipu › ipu_idmac.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ipu_idmac.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2008</span>
<span class="cm"> * Guennadi Liakhovetski, DENX Software Engineering, &lt;lg@denx.de&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2007 Freescale Semiconductor, Inc. All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/err.h&gt;</span>
<span class="cp">#include &lt;linux/spinlock.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/list.h&gt;</span>
<span class="cp">#include &lt;linux/clk.h&gt;</span>
<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &lt;mach/ipu.h&gt;</span>

<span class="cp">#include &quot;../dmaengine.h&quot;</span>
<span class="cp">#include &quot;ipu_intern.h&quot;</span>

<span class="cp">#define FS_VF_IN_VALID	0x00000002</span>
<span class="cp">#define FS_ENC_IN_VALID	0x00000001</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">ipu_disable_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">wait_for_stop</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * There can be only one, we could allocate it dynamically, but then we&#39;d have</span>
<span class="cm"> * to add an extra parameter to some functions, and use something as ugly as</span>
<span class="cm"> *	struct ipu *ipu = to_ipu(to_idmac(ichan-&gt;dma_chan.device));</span>
<span class="cm"> * in the ISR</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">ipu</span> <span class="n">ipu_data</span><span class="p">;</span>

<span class="cp">#define to_ipu(id) container_of(id, struct ipu, idmac)</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">__idmac_read_icreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ic</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define idmac_read_icreg(ipu, reg) __idmac_read_icreg(ipu, reg - IC_CONF)</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">__idmac_write_icreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ic</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define idmac_write_icreg(ipu, v, reg) __idmac_write_icreg(ipu, v, reg - IC_CONF)</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">idmac_read_ipureg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">__raw_readl</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ipu</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">idmac_write_ipureg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ipu</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm"> * IPU / IC common functions</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">dump_idmac_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IDMAC_CONF 0x%x, IC_CONF 0x%x, IDMAC_CHA_EN 0x%x, &quot;</span>
		<span class="s">&quot;IDMAC_CHA_PRI 0x%x, IDMAC_CHA_BUSY 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CONF</span><span class="p">),</span>
		<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">),</span>
		<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_EN</span><span class="p">),</span>
		<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_PRI</span><span class="p">),</span>
		<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_BUSY</span><span class="p">));</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;BUF0_RDY 0x%x, BUF1_RDY 0x%x, CUR_BUF 0x%x, &quot;</span>
		<span class="s">&quot;DB_MODE 0x%x, TASKS_STAT 0x%x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_BUF0_RDY</span><span class="p">),</span>
		<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_BUF1_RDY</span><span class="p">),</span>
		<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_CUR_BUF</span><span class="p">),</span>
		<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">),</span>
		<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_TASKS_STAT</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">bytes_per_pixel</span><span class="p">(</span><span class="k">enum</span> <span class="n">pixel_fmt</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_GENERIC</span>:	<span class="cm">/* generic data */</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB332</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUV420P</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUV422P</span>:
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB565</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUYV</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_UYVY</span>:
		<span class="k">return</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR24</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB24</span>:
		<span class="k">return</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_GENERIC_32</span>:	<span class="cm">/* generic data */</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_ABGR32</span>:
		<span class="k">return</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Enable direct write to memory by the Camera Sensor Interface */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ic_enable_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ic_conf</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IC_CONF_PRPENC_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IC_CONF_RWS_EN</span> <span class="o">|</span> <span class="n">IC_CONF_PRPENC_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ic_conf</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">)</span> <span class="o">|</span> <span class="n">mask</span><span class="p">;</span>
	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">ic_conf</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Called under spin_lock_irqsave(&amp;ipu_data.lock) */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ic_disable_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">ic_conf</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IC_CONF_PRPENC_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IC_CONF_RWS_EN</span> <span class="o">|</span> <span class="n">IC_CONF_PRPENC_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ic_conf</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">mask</span><span class="p">;</span>
	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">ic_conf</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">ipu_channel_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">stat</span> <span class="o">=</span> <span class="n">TASK_STAT_IDLE</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">task_stat_reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_TASKS_STAT</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">stat</span> <span class="o">=</span> <span class="p">(</span><span class="n">task_stat_reg</span> <span class="o">&amp;</span> <span class="n">TSTAT_CSI2MEM_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
			<span class="n">TSTAT_CSI2MEM_OFFSET</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_1</span>:
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">stat</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">chan_param_mem_planar</span> <span class="p">{</span>
	<span class="cm">/* Word 0 */</span>
	<span class="n">u32</span>	<span class="n">xv</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">yv</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">xb</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">yb</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res1</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nsb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">lnpb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ubo_l</span><span class="o">:</span><span class="mi">11</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">ubo_h</span><span class="o">:</span><span class="mi">15</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">vbo_l</span><span class="o">:</span><span class="mi">17</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">vbo_h</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fw</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fh_l</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">fh_h</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res3</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>

	<span class="cm">/* Word 1 */</span>
	<span class="n">u32</span>	<span class="n">eba0</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">eba1</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">bpp</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sl</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pfs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">bam</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res4</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">npb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">sat</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res6</span><span class="o">:</span><span class="mi">30</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">struct</span> <span class="n">chan_param_mem_interleaved</span> <span class="p">{</span>
	<span class="cm">/* Word 0 */</span>
	<span class="n">u32</span>	<span class="n">xv</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">yv</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">xb</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">yb</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sce</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">nsb</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">lnpb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sx</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sy_l</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">sy_h</span><span class="o">:</span><span class="mi">9</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ns</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sm</span><span class="o">:</span><span class="mi">10</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sdx_l</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">sdx_h</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sdy</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sdrx</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sdry</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sdr1</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res2</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fw</span><span class="o">:</span><span class="mi">12</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">fh_l</span><span class="o">:</span><span class="mi">8</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">fh_h</span><span class="o">:</span><span class="mi">4</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res3</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>

	<span class="cm">/* Word 1 */</span>
	<span class="n">u32</span>	<span class="n">eba0</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">eba1</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">bpp</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">sl</span><span class="o">:</span><span class="mi">14</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">pfs</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">bam</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res4</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">npb</span><span class="o">:</span><span class="mi">6</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res5</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">sat</span><span class="o">:</span><span class="mi">2</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">scc</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ofs0</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ofs1</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ofs2</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">ofs3</span><span class="o">:</span><span class="mi">5</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">wid0</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">wid1</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">wid2</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>

	<span class="n">u32</span>	<span class="n">wid3</span><span class="o">:</span><span class="mi">3</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">dec_sel</span><span class="o">:</span><span class="mi">1</span><span class="p">;</span>
	<span class="n">u32</span>	<span class="n">res6</span><span class="o">:</span><span class="mi">28</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">packed</span><span class="p">));</span>

<span class="k">union</span> <span class="n">chan_param_mem</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">chan_param_mem_planar</span>		<span class="n">pp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">chan_param_mem_interleaved</span>	<span class="n">ip</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ch_param_set_plane_offset</span><span class="p">(</span><span class="k">union</span> <span class="n">chan_param_mem</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
					  <span class="n">u32</span> <span class="n">u_offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v_offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">ubo_l</span> <span class="o">=</span> <span class="n">u_offset</span> <span class="o">&amp;</span> <span class="mh">0x7ff</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">ubo_h</span> <span class="o">=</span> <span class="n">u_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">vbo_l</span> <span class="o">=</span> <span class="n">v_offset</span> <span class="o">&amp;</span> <span class="mh">0x1ffff</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">vbo_h</span> <span class="o">=</span> <span class="n">v_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">17</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ch_param_set_size</span><span class="p">(</span><span class="k">union</span> <span class="n">chan_param_mem</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
				  <span class="kt">uint32_t</span> <span class="n">pixel_fmt</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">width</span><span class="p">,</span>
				  <span class="kt">uint16_t</span> <span class="n">height</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">stride</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">u_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v_offset</span><span class="p">;</span>

	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">fw</span>		<span class="o">=</span> <span class="n">width</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">fh_l</span>		<span class="o">=</span> <span class="n">height</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">fh_h</span>		<span class="o">=</span> <span class="p">(</span><span class="n">height</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">sl</span>		<span class="o">=</span> <span class="n">stride</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">pixel_fmt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_GENERIC</span>:
		<span class="cm">/*Represents 8-bit Generic data */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = use 32-bit access */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_GENERIC_32</span>:
		<span class="cm">/*Represents 32-bit Generic data */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = use 32-bit access */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB565</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs0</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* Red bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs1</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">;</span>		<span class="cm">/* Green bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs2</span>	<span class="o">=</span> <span class="mi">11</span><span class="p">;</span>		<span class="cm">/* Blue bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs3</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Alpha bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid0</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>		<span class="cm">/* Red bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid1</span>	<span class="o">=</span> <span class="mi">5</span><span class="p">;</span>		<span class="cm">/* Green bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid2</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>		<span class="cm">/* Blue bit width - 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR24</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* 24 BPP &amp; RGB PFS */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs0</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* Red bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs1</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* Green bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs2</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Blue bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs3</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">;</span>		<span class="cm">/* Alpha bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid0</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Red bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid1</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Green bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid2</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Blue bit width - 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB24</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">;</span>		<span class="cm">/* 24 BPP &amp; RGB PFS */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs0</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Red bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs1</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* Green bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs2</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* Blue bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs3</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">;</span>		<span class="cm">/* Alpha bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid0</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Red bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid1</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Green bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid2</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Blue bit width - 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGRA32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_ABGR32</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs0</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* Red bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs1</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Green bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs2</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">;</span>		<span class="cm">/* Blue bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs3</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* Alpha bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid0</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Red bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid1</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Green bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid2</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Blue bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid3</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Alpha bit width - 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGBA32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB32</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs0</span>	<span class="o">=</span> <span class="mi">24</span><span class="p">;</span>		<span class="cm">/* Red bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs1</span>	<span class="o">=</span> <span class="mi">16</span><span class="p">;</span>		<span class="cm">/* Green bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs2</span>	<span class="o">=</span> <span class="mi">8</span><span class="p">;</span>		<span class="cm">/* Blue bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">ofs3</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">;</span>		<span class="cm">/* Alpha bit offset */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid0</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Red bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid1</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Green bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid2</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Blue bit width - 1 */</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">wid3</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>		<span class="cm">/* Alpha bit width - 1 */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_UYVY</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUV420P2</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUV420P</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">u_offset</span> <span class="o">=</span> <span class="n">stride</span> <span class="o">*</span> <span class="n">height</span><span class="p">;</span>
		<span class="n">v_offset</span> <span class="o">=</span> <span class="n">u_offset</span> <span class="o">+</span> <span class="n">u_offset</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">ipu_ch_param_set_plane_offset</span><span class="p">(</span><span class="n">params</span><span class="p">,</span> <span class="n">u_offset</span><span class="p">,</span> <span class="n">v_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YVU422P</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">v_offset</span> <span class="o">=</span> <span class="n">stride</span> <span class="o">*</span> <span class="n">height</span><span class="p">;</span>
		<span class="n">u_offset</span> <span class="o">=</span> <span class="n">v_offset</span> <span class="o">+</span> <span class="n">v_offset</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">ipu_ch_param_set_plane_offset</span><span class="p">(</span><span class="n">params</span><span class="p">,</span> <span class="n">u_offset</span><span class="p">,</span> <span class="n">v_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_YUV422P</span>:
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">bpp</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">pfs</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">npb</span>	<span class="o">=</span> <span class="mi">7</span><span class="p">;</span>
		<span class="n">params</span><span class="o">-&gt;</span><span class="n">ip</span><span class="p">.</span><span class="n">sat</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">;</span>		<span class="cm">/* SAT = 32-bit access */</span>
		<span class="n">u_offset</span> <span class="o">=</span> <span class="n">stride</span> <span class="o">*</span> <span class="n">height</span><span class="p">;</span>
		<span class="n">v_offset</span> <span class="o">=</span> <span class="n">u_offset</span> <span class="o">+</span> <span class="n">u_offset</span> <span class="o">/</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">ipu_ch_param_set_plane_offset</span><span class="p">(</span><span class="n">params</span><span class="p">,</span> <span class="n">u_offset</span><span class="p">,</span> <span class="n">v_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;mx3 ipu: unimplemented pixel format %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pixel_fmt</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">nsb</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ch_param_set_buffer</span><span class="p">(</span><span class="k">union</span> <span class="n">chan_param_mem</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
				    <span class="n">dma_addr_t</span> <span class="n">buf0</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">buf1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">eba0</span> <span class="o">=</span> <span class="n">buf0</span><span class="p">;</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">eba1</span> <span class="o">=</span> <span class="n">buf1</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_ch_param_set_rotation</span><span class="p">(</span><span class="k">union</span> <span class="n">chan_param_mem</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span>
				      <span class="k">enum</span> <span class="n">ipu_rotate_mode</span> <span class="n">rotate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">params</span><span class="o">-&gt;</span><span class="n">pp</span><span class="p">.</span><span class="n">bam</span> <span class="o">=</span> <span class="n">rotate</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_write_param_mem</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span>
				<span class="kt">uint32_t</span> <span class="n">num_words</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">for</span> <span class="p">(;</span> <span class="n">num_words</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">;</span> <span class="n">num_words</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;write param mem - addr = 0x%08X, data = 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">addr</span><span class="p">,</span> <span class="o">*</span><span class="n">data</span><span class="p">);</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">IPU_IMA_ADDR</span><span class="p">);</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="o">*</span><span class="n">data</span><span class="o">++</span><span class="p">,</span> <span class="n">IPU_IMA_DATA</span><span class="p">);</span>
		<span class="n">addr</span><span class="o">++</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">addr</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">==</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">addr</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x7</span><span class="p">;</span>	<span class="cm">/* set to word 0 */</span>
			<span class="n">addr</span> <span class="o">+=</span> <span class="mi">8</span><span class="p">;</span>	<span class="cm">/* increment to next row */</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">calc_resize_coeffs</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">in_size</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">out_size</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">resize_coeff</span><span class="p">,</span>
			      <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">downsize_coeff</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">temp_size</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">temp_downsize</span><span class="p">;</span>

	<span class="o">*</span><span class="n">resize_coeff</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">;</span>
	<span class="o">*</span><span class="n">downsize_coeff</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">13</span><span class="p">;</span>

	<span class="cm">/* Cannot downsize more than 8:1 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">out_size</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span> <span class="o">&lt;</span> <span class="n">in_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="cm">/* compute downsizing coefficient */</span>
	<span class="n">temp_downsize</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">temp_size</span> <span class="o">=</span> <span class="n">in_size</span><span class="p">;</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">temp_size</span> <span class="o">&gt;=</span> <span class="n">out_size</span> <span class="o">*</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">temp_downsize</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp_size</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">temp_downsize</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">downsize_coeff</span> <span class="o">=</span> <span class="n">temp_downsize</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * compute resizing coefficient using the following formula:</span>
<span class="cm">	 * resize_coeff = M*(SI -1)/(SO - 1)</span>
<span class="cm">	 * where M = 2^13, SI - input size, SO - output size</span>
<span class="cm">	 */</span>
	<span class="o">*</span><span class="n">resize_coeff</span> <span class="o">=</span> <span class="p">(</span><span class="mi">8192L</span> <span class="o">*</span> <span class="p">(</span><span class="n">temp_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">/</span> <span class="p">(</span><span class="n">out_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">resize_coeff</span> <span class="o">&gt;=</span> <span class="mi">16384L</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Warning! Overflow on resize coeff.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="o">*</span><span class="n">resize_coeff</span> <span class="o">=</span> <span class="mh">0x3FFF</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;resizing from %u -&gt; %u pixels, &quot;</span>
		<span class="s">&quot;downsize=%u, resize=%u.%lu (reg=%u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">in_size</span><span class="p">,</span> <span class="n">out_size</span><span class="p">,</span>
		<span class="o">*</span><span class="n">downsize_coeff</span><span class="p">,</span> <span class="o">*</span><span class="n">resize_coeff</span> <span class="o">&gt;=</span> <span class="mi">8192L</span> <span class="o">?</span> <span class="mi">1</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">((</span><span class="o">*</span><span class="n">resize_coeff</span> <span class="o">&amp;</span> <span class="mh">0x1FFF</span><span class="p">)</span> <span class="o">*</span> <span class="mi">10000L</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8192L</span><span class="p">,</span> <span class="o">*</span><span class="n">resize_coeff</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">ipu_color_space</span> <span class="nf">format_to_colorspace</span><span class="p">(</span><span class="k">enum</span> <span class="n">pixel_fmt</span> <span class="n">fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">fmt</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB565</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR24</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB24</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_BGR32</span>:
	<span class="k">case</span> <span class="n">IPU_PIX_FMT_RGB32</span>:
		<span class="k">return</span> <span class="n">IPU_COLORSPACE_RGB</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="n">IPU_COLORSPACE_YCBCR</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_ic_init_prpenc</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span>
			      <span class="k">union</span> <span class="n">ipu_channel_param</span> <span class="o">*</span><span class="n">params</span><span class="p">,</span> <span class="n">bool</span> <span class="n">src_is_csi</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="n">ic_conf</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">downsize_coeff</span><span class="p">,</span> <span class="n">resize_coeff</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ipu_color_space</span> <span class="n">in_fmt</span><span class="p">,</span> <span class="n">out_fmt</span><span class="p">;</span>

	<span class="cm">/* Setup vertical resizing */</span>
	<span class="n">calc_resize_coeffs</span><span class="p">(</span><span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">in_height</span><span class="p">,</span>
			    <span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">out_height</span><span class="p">,</span>
			    <span class="o">&amp;</span><span class="n">resize_coeff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">downsize_coeff</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">downsize_coeff</span> <span class="o">&lt;&lt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">resize_coeff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>

	<span class="cm">/* Setup horizontal resizing */</span>
	<span class="n">calc_resize_coeffs</span><span class="p">(</span><span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">in_width</span><span class="p">,</span>
			    <span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">out_width</span><span class="p">,</span>
			    <span class="o">&amp;</span><span class="n">resize_coeff</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">downsize_coeff</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">|=</span> <span class="p">(</span><span class="n">downsize_coeff</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">)</span> <span class="o">|</span> <span class="n">resize_coeff</span><span class="p">;</span>

	<span class="cm">/* Setup color space conversion */</span>
	<span class="n">in_fmt</span> <span class="o">=</span> <span class="n">format_to_colorspace</span><span class="p">(</span><span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">in_pixel_fmt</span><span class="p">);</span>
	<span class="n">out_fmt</span> <span class="o">=</span> <span class="n">format_to_colorspace</span><span class="p">(</span><span class="n">params</span><span class="o">-&gt;</span><span class="n">video</span><span class="p">.</span><span class="n">out_pixel_fmt</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Colourspace conversion unsupported yet - see _init_csc() in</span>
<span class="cm">	 * Freescale sources</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">in_fmt</span> <span class="o">!=</span> <span class="n">out_fmt</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Colourspace conversion unsupported!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EOPNOTSUPP</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">IC_PRP_ENC_RSC</span><span class="p">);</span>

	<span class="n">ic_conf</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">src_is_csi</span><span class="p">)</span>
		<span class="n">ic_conf</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IC_CONF_RWS_EN</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">ic_conf</span> <span class="o">|=</span> <span class="n">IC_CONF_RWS_EN</span><span class="p">;</span>

	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">ic_conf</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">dma_param_addr</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">dma_ch</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Channel Parameter Memory */</span>
	<span class="k">return</span> <span class="mh">0x10000</span> <span class="o">|</span> <span class="p">(</span><span class="n">dma_ch</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_channel_set_priority</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">,</span> <span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">,</span>
				     <span class="n">bool</span> <span class="n">prio</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_PRI</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">prio</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">);</span>

	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">IDMAC_CHA_PRI</span><span class="p">);</span>

	<span class="n">dump_idmac_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">ipu_channel_conf_mask</span><span class="p">(</span><span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">mask</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IPU_CONF_CSI_EN</span> <span class="o">|</span> <span class="n">IPU_CONF_IC_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_SDC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_1</span>:
		<span class="n">mask</span> <span class="o">=</span> <span class="n">IPU_CONF_SDC_EN</span> <span class="o">|</span> <span class="n">IPU_CONF_DI_EN</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">mask</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_enable_channel() - enable an IPU channel.</span>
<span class="cm"> * @idmac:	IPU DMAC context.</span>
<span class="cm"> * @ichan:	IDMAC channel.</span>
<span class="cm"> * @return:	0 on success or negative error code on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_enable_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Reset to buffer 0 */</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">,</span> <span class="n">IPU_CHA_CUR_BUF</span><span class="p">);</span>
	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_ENABLED</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_SDC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_1</span>:
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">ipu_channel_set_priority</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_EN</span><span class="p">);</span>

	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">),</span> <span class="n">IDMAC_CHA_EN</span><span class="p">);</span>

	<span class="n">ipu_ic_enable_task</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_init_channel_buffer() - initialize a buffer for logical IPU channel.</span>
<span class="cm"> * @ichan:	IDMAC channel.</span>
<span class="cm"> * @pixel_fmt:	pixel format of buffer. Pixel format is a FOURCC ASCII code.</span>
<span class="cm"> * @width:	width of buffer in pixels.</span>
<span class="cm"> * @height:	height of buffer in pixels.</span>
<span class="cm"> * @stride:	stride length of buffer in pixels.</span>
<span class="cm"> * @rot_mode:	rotation mode of buffer. A rotation setting other than</span>
<span class="cm"> *		IPU_ROTATE_VERT_FLIP should only be used for input buffers of</span>
<span class="cm"> *		rotation channels.</span>
<span class="cm"> * @phyaddr_0:	buffer 0 physical address.</span>
<span class="cm"> * @phyaddr_1:	buffer 1 physical address. Setting this to a value other than</span>
<span class="cm"> *		NULL enables double buffering mode.</span>
<span class="cm"> * @return:	0 on success or negative error code on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_init_channel_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">pixel_fmt</span> <span class="n">pixel_fmt</span><span class="p">,</span>
				   <span class="kt">uint16_t</span> <span class="n">width</span><span class="p">,</span> <span class="kt">uint16_t</span> <span class="n">height</span><span class="p">,</span>
				   <span class="kt">uint32_t</span> <span class="n">stride</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">ipu_rotate_mode</span> <span class="n">rot_mode</span><span class="p">,</span>
				   <span class="n">dma_addr_t</span> <span class="n">phyaddr_0</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">phyaddr_1</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="k">union</span> <span class="n">chan_param_mem</span> <span class="n">params</span> <span class="o">=</span> <span class="p">{};</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">stride_bytes</span><span class="p">;</span>

	<span class="n">stride_bytes</span> <span class="o">=</span> <span class="n">stride</span> <span class="o">*</span> <span class="n">bytes_per_pixel</span><span class="p">(</span><span class="n">pixel_fmt</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">stride_bytes</span> <span class="o">%</span> <span class="mi">4</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;Stride length must be 32-bit aligned, stride = %d, bytes = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">stride</span><span class="p">,</span> <span class="n">stride_bytes</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* IC channel&#39;s stride must be a multiple of 8 pixels */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">channel</span> <span class="o">&lt;=</span> <span class="n">IDMAC_IC_13</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">stride</span> <span class="o">%</span> <span class="mi">8</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Stride must be 8 pixel multiple</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Build parameter memory data for DMA channel */</span>
	<span class="n">ipu_ch_param_set_size</span><span class="p">(</span><span class="o">&amp;</span><span class="n">params</span><span class="p">,</span> <span class="n">pixel_fmt</span><span class="p">,</span> <span class="n">width</span><span class="p">,</span> <span class="n">height</span><span class="p">,</span> <span class="n">stride_bytes</span><span class="p">);</span>
	<span class="n">ipu_ch_param_set_buffer</span><span class="p">(</span><span class="o">&amp;</span><span class="n">params</span><span class="p">,</span> <span class="n">phyaddr_0</span><span class="p">,</span> <span class="n">phyaddr_1</span><span class="p">);</span>
	<span class="n">ipu_ch_param_set_rotation</span><span class="p">(</span><span class="o">&amp;</span><span class="n">params</span><span class="p">,</span> <span class="n">rot_mode</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ipu_write_param_mem</span><span class="p">(</span><span class="n">dma_param_addr</span><span class="p">(</span><span class="n">channel</span><span class="p">),</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">params</span><span class="p">,</span> <span class="mi">10</span><span class="p">);</span>

	<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">phyaddr_1</span><span class="p">)</span>
		<span class="n">reg</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">);</span>

	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_READY</span><span class="p">;</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_select_buffer() - mark a channel&#39;s buffer as ready.</span>
<span class="cm"> * @channel:	channel ID.</span>
<span class="cm"> * @buffer_n:	buffer number to mark ready.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_select_buffer</span><span class="p">(</span><span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span><span class="p">,</span> <span class="kt">int</span> <span class="n">buffer_n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* No locking - this is a write-one-to-set register, cleared by IPU */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">buffer_n</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="cm">/* Mark buffer 0 as ready. */</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">,</span> <span class="n">IPU_CHA_BUF0_RDY</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="cm">/* Mark buffer 1 as ready. */</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">,</span> <span class="n">IPU_CHA_BUF1_RDY</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_update_channel_buffer() - update physical address of a channel buffer.</span>
<span class="cm"> * @ichan:	IDMAC channel.</span>
<span class="cm"> * @buffer_n:	buffer number to update.</span>
<span class="cm"> *		0 or 1 are the only valid values.</span>
<span class="cm"> * @phyaddr:	buffer physical address.</span>
<span class="cm"> */</span>
<span class="cm">/* Called under spin_lock(_irqsave)(&amp;ichan-&gt;lock) */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_update_channel_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
				      <span class="kt">int</span> <span class="n">buffer_n</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">phyaddr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">buffer_n</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_BUF0_RDY</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ipu_ic_disable_task</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_READY</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* 44.3.3.1.9 - Row Number 1 (WORD1, offset 0) */</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">dma_param_addr</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span>
				   <span class="mh">0x0008UL</span><span class="p">,</span> <span class="n">IPU_IMA_ADDR</span><span class="p">);</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">phyaddr</span><span class="p">,</span> <span class="n">IPU_IMA_DATA</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_BUF1_RDY</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ipu_ic_disable_task</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_READY</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Check if double-buffering is already enabled */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">)))</span>
			<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">reg</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">),</span>
					   <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>

		<span class="cm">/* 44.3.3.1.9 - Row Number 1 (WORD1, offset 1) */</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">dma_param_addr</span><span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="o">+</span>
				   <span class="mh">0x0009UL</span><span class="p">,</span> <span class="n">IPU_IMA_ADDR</span><span class="p">);</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">phyaddr</span><span class="p">,</span> <span class="n">IPU_IMA_DATA</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Called under spin_lock_irqsave(&amp;ichan-&gt;lock) */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_submit_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">,</span> <span class="kt">int</span> <span class="n">buf_idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan_id</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">async_tx_test_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">))</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINTR</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * On first invocation this shouldn&#39;t be necessary, the call to</span>
<span class="cm">	 * ipu_init_channel_buffer() above will set addresses for us, so we</span>
<span class="cm">	 * could make it conditional on status &gt;= IPU_CHANNEL_ENABLED, but</span>
<span class="cm">	 * doing it again shouldn&#39;t hurt either.</span>
<span class="cm">	 */</span>
	<span class="n">ipu_update_channel_buffer</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">buf_idx</span><span class="p">,</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">));</span>

	<span class="n">ipu_select_buffer</span><span class="p">(</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">buf_idx</span><span class="p">);</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Updated sg %p on channel 0x%x buffer %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">sg</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">,</span> <span class="n">buf_idx</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Called under spin_lock_irqsave(&amp;ichan-&gt;lock) */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_submit_channel_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">sg</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span> <span class="o">&amp;&amp;</span> <span class="n">sg</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">])</span> <span class="p">{</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">sg</span><span class="p">;</span>

			<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_submit_buffer</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">desc</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
				<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

			<span class="n">sg</span> <span class="o">=</span> <span class="n">sg_next</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">dma_cookie_t</span> <span class="nf">idmac_tx_submit</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">tx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">to_tx_desc</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">tx</span><span class="o">-&gt;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
	<span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* Sanity check */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* The descriptor doesn&#39;t belong to client */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Descriptor %p not prepared!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tx</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">async_tx_clear_ack</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&lt;</span> <span class="n">IPU_CHANNEL_READY</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">idmac_video_param</span> <span class="o">*</span><span class="n">video</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">.</span><span class="n">video</span><span class="p">;</span>
		<span class="cm">/*</span>
<span class="cm">		 * Initial buffer assignment - the first two sg-entries from</span>
<span class="cm">		 * the descriptor will end up in the IDMAC buffers</span>
<span class="cm">		 */</span>
		<span class="n">dma_addr_t</span> <span class="n">dma_1</span> <span class="o">=</span> <span class="n">sg_is_last</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">)</span> <span class="o">?</span> <span class="mi">0</span> <span class="o">:</span>
			<span class="n">sg_dma_address</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

		<span class="n">WARN_ON</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]);</span>

		<span class="n">cookie</span> <span class="o">=</span> <span class="n">ipu_init_channel_buffer</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span>
						 <span class="n">video</span><span class="o">-&gt;</span><span class="n">out_pixel_fmt</span><span class="p">,</span>
						 <span class="n">video</span><span class="o">-&gt;</span><span class="n">out_width</span><span class="p">,</span>
						 <span class="n">video</span><span class="o">-&gt;</span><span class="n">out_height</span><span class="p">,</span>
						 <span class="n">video</span><span class="o">-&gt;</span><span class="n">out_stride</span><span class="p">,</span>
						 <span class="n">IPU_ROTATE_NONE</span><span class="p">,</span>
						 <span class="n">sg_dma_address</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]),</span>
						 <span class="n">dma_1</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Submitting sg %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]);</span>

	<span class="n">cookie</span> <span class="o">=</span> <span class="n">dma_cookie_assign</span><span class="p">(</span><span class="n">tx</span><span class="p">);</span>

	<span class="cm">/* ipu-&gt;lock can be taken under ichan-&gt;lock, but not v.v. */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="cm">/* submit_buffers() atomically verifies and fills empty sg slots */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_submit_channel_buffers</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">desc</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cookie</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">dequeue</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&lt;</span> <span class="n">IPU_CHANNEL_ENABLED</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_enable_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cookie</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
			<span class="k">goto</span> <span class="n">dequeue</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">dump_idmac_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">);</span>

<span class="nl">dequeue:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">tx</span><span class="o">-&gt;</span><span class="n">cookie</span> <span class="o">=</span> <span class="n">cookie</span><span class="p">;</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">cookie</span> <span class="o">=</span> <span class="n">cookie</span><span class="p">;</span>
	<span class="p">}</span>

<span class="nl">out:</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">cookie</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Called with ichan-&gt;chan_mutex held */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">idmac_desc_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span> <span class="kt">int</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">vmalloc</span><span class="p">(</span><span class="n">n</span> <span class="o">*</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_tx_desc</span><span class="p">));</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">device</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">desc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* No interrupts, just disable the tasklet for a moment */</span>
	<span class="n">tasklet_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">n_tx_desc</span> <span class="o">=</span> <span class="n">n</span><span class="p">;</span>
	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="n">n</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>

		<span class="n">memset</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">txd</span><span class="p">));</span>
		<span class="n">dma_async_tx_descriptor_init</span><span class="p">(</span><span class="n">txd</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">);</span>
		<span class="n">txd</span><span class="o">-&gt;</span><span class="n">tx_submit</span>		<span class="o">=</span> <span class="n">idmac_tx_submit</span><span class="p">;</span>

		<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

		<span class="n">desc</span><span class="o">++</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tasklet_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_init_channel() - initialize an IPU channel.</span>
<span class="cm"> * @idmac:	IPU DMAC context.</span>
<span class="cm"> * @ichan:	pointer to the channel object.</span>
<span class="cm"> * @return      0 on success or negative error code on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_init_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">ipu_channel_param</span> <span class="o">*</span><span class="n">params</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">params</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ipu_conf</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">n_desc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;init channel = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">channel</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_0</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">channel</span> <span class="o">!=</span> <span class="n">IDMAC_IC_7</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">n_desc</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">IC_CONF_CSI_MEM_WR_EN</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
		<span class="n">n_desc</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_FS_PROC_FLOW</span><span class="p">);</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">FS_ENC_IN_VALID</span><span class="p">,</span> <span class="n">IPU_FS_PROC_FLOW</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_ic_init_prpenc</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">params</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_SDC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_1</span>:
		<span class="n">n_desc</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel_init_mask</span> <span class="o">|=</span> <span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">;</span>

	<span class="cm">/* Enable IPU sub module */</span>
	<span class="n">ipu_conf</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CONF</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">ipu_channel_conf_mask</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">ipu_conf</span><span class="p">,</span> <span class="n">IPU_CONF</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">n_desc</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">idmac_desc_alloc</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">n_desc</span><span class="p">);</span>

	<span class="n">dump_idmac_reg</span><span class="p">(</span><span class="n">ipu</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_uninit_channel() - uninitialize an IPU channel.</span>
<span class="cm"> * @idmac:	IPU DMAC context.</span>
<span class="cm"> * @ichan:	pointer to the channel object.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_uninit_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">chan_mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">ipu_conf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel_init_mask</span> <span class="o">&amp;</span> <span class="n">chan_mask</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Channel already uninitialized %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">channel</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Reset the double buffer */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chan_mask</span><span class="p">,</span> <span class="n">IPU_CHA_DB_MODE_SEL</span><span class="p">);</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sec_chan_en</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">channel</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_7</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">IC_CONF_RWS_EN</span> <span class="o">|</span> <span class="n">IC_CONF_PRPENC_EN</span><span class="p">),</span>
			     <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_IC_0</span>:
		<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">IC_CONF_PRPENC_EN</span> <span class="o">|</span> <span class="n">IC_CONF_PRPENC_CSC1</span><span class="p">),</span>
				  <span class="n">IC_CONF</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">IDMAC_SDC_0</span>:
	<span class="k">case</span> <span class="n">IDMAC_SDC_1</span>:
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel_init_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1L</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">);</span>

	<span class="n">ipu_conf</span> <span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CONF</span><span class="p">)</span> <span class="o">&amp;</span>
		<span class="o">~</span><span class="n">ipu_channel_conf_mask</span><span class="p">(</span><span class="n">channel</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">ipu_conf</span><span class="p">,</span> <span class="n">IPU_CONF</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">n_tx_desc</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">vfree</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">);</span>
	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * ipu_disable_channel() - disable an IPU channel.</span>
<span class="cm"> * @idmac:		IPU DMAC context.</span>
<span class="cm"> * @ichan:		channel object pointer.</span>
<span class="cm"> * @wait_for_stop:	flag to set whether to wait for channel end of frame or</span>
<span class="cm"> *			return immediately.</span>
<span class="cm"> * @return:		0 on success or negative error code on failure.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">ipu_disable_channel</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
			       <span class="n">bool</span> <span class="n">wait_for_stop</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">enum</span> <span class="n">ipu_channel</span> <span class="n">channel</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">chan_mask</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">channel</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_stop</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_1</span> <span class="o">&amp;&amp;</span> <span class="n">channel</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">timeout</span> <span class="o">=</span> <span class="mi">40</span><span class="p">;</span>
		<span class="cm">/* This waiting always fails. Related to spurious irq problem */</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_BUSY</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">chan_mask</span><span class="p">)</span> <span class="o">||</span>
		       <span class="p">(</span><span class="n">ipu_channel_status</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">channel</span><span class="p">)</span> <span class="o">==</span> <span class="n">TASK_STAT_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">timeout</span><span class="o">--</span><span class="p">;</span>
			<span class="n">msleep</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">timeout</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;Warning: timeout waiting for channel %u to &quot;</span>
					<span class="s">&quot;stop: buf0_rdy = 0x%08X, buf1_rdy = 0x%08X, &quot;</span>
					<span class="s">&quot;busy = 0x%08X, tstat = 0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">channel</span><span class="p">,</span>
					<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_BUF0_RDY</span><span class="p">),</span>
					<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_CHA_BUF1_RDY</span><span class="p">),</span>
					<span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_BUSY</span><span class="p">),</span>
					<span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IPU_TASKS_STAT</span><span class="p">));</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;timeout = %d * 10ms</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="mi">40</span> <span class="o">-</span> <span class="n">timeout</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* SDC BG and FG must be disabled before DMA is disabled */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wait_for_stop</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">channel</span> <span class="o">==</span> <span class="n">IDMAC_SDC_0</span> <span class="o">||</span>
			      <span class="n">channel</span> <span class="o">==</span> <span class="n">IDMAC_SDC_1</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">timeout</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span>
		     <span class="n">timeout</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ipu_irq_status</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_irq</span><span class="p">);</span> <span class="n">timeout</span><span class="o">--</span><span class="p">)</span>
			<span class="n">msleep</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Disable IC task */</span>
	<span class="n">ipu_ic_disable_task</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">channel</span><span class="p">);</span>

	<span class="cm">/* Disable DMA channel(s) */</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">idmac_read_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">IDMAC_CHA_EN</span><span class="p">);</span>
	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chan_mask</span><span class="p">,</span> <span class="n">IDMAC_CHA_EN</span><span class="p">);</span>

	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="nf">idmac_sg_next</span><span class="p">(</span><span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span><span class="p">,</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">**</span><span class="n">desc</span><span class="p">,</span> <span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgnew</span> <span class="o">=</span> <span class="n">sg</span> <span class="o">?</span> <span class="n">sg_next</span><span class="p">(</span><span class="n">sg</span><span class="p">)</span> <span class="o">:</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sgnew</span><span class="p">)</span>
		<span class="cm">/* next sg-element in this list */</span>
		<span class="k">return</span> <span class="n">sgnew</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="o">*</span><span class="n">desc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span>
		<span class="cm">/* No more descriptors on the queue */</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* Fetch next descriptor */</span>
	<span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">((</span><span class="o">*</span><span class="n">desc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_tx_desc</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
	<span class="k">return</span> <span class="p">(</span><span class="o">*</span><span class="n">desc</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We have several possibilities here:</span>
<span class="cm"> * current BUF		next BUF</span>
<span class="cm"> *</span>
<span class="cm"> * not last sg		next not last sg</span>
<span class="cm"> * not last sg		next last sg</span>
<span class="cm"> * last sg		first sg from next descriptor</span>
<span class="cm"> * last sg		NULL</span>
<span class="cm"> *</span>
<span class="cm"> * Besides, the descriptor queue might be empty or not. We process all these</span>
<span class="cm"> * cases carefully.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">idmac_interrupt</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chan_id</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">**</span><span class="n">sg</span><span class="p">,</span> <span class="o">*</span><span class="n">sgnext</span><span class="p">,</span> <span class="o">*</span><span class="n">sgnew</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="cm">/* Next transfer descriptor */</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">,</span> <span class="o">*</span><span class="n">descnew</span><span class="p">;</span>
	<span class="n">dma_async_tx_callback</span> <span class="n">callback</span><span class="p">;</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">callback_param</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">done</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">ready0</span><span class="p">,</span> <span class="n">ready1</span><span class="p">,</span> <span class="n">curbuf</span><span class="p">,</span> <span class="n">err</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* IDMAC has cleared the respective BUFx_RDY bit, we manage the buffer */</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IDMAC irq %d, buf %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">irq</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">ready0</span>	<span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_BUF0_RDY</span><span class="p">);</span>
	<span class="n">ready1</span>	<span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_BUF1_RDY</span><span class="p">);</span>
	<span class="n">curbuf</span>	<span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_CHA_CUR_BUF</span><span class="p">);</span>
	<span class="n">err</span>	<span class="o">=</span> <span class="n">idmac_read_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">IPU_INT_STAT_4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">err</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chan_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">chan_id</span><span class="p">,</span> <span class="n">IPU_INT_STAT_4</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		 * Doing this</span>
<span class="cm">		 * ichan-&gt;sg[0] = ichan-&gt;sg[1] = NULL;</span>
<span class="cm">		 * you can force channel re-enable on the next tx_submit(), but</span>
<span class="cm">		 * this is dirty - think about descriptors with multiple</span>
<span class="cm">		 * sg elements.</span>
<span class="cm">		 */</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;NFB4EOF on channel %d, ready %x, %x, cur %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			 <span class="n">chan_id</span><span class="p">,</span> <span class="n">ready0</span><span class="p">,</span> <span class="n">ready1</span><span class="p">,</span> <span class="n">curbuf</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/* Other interrupts do not interfere with this channel */</span>
	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">((</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ready1</span> <span class="o">&gt;&gt;</span> <span class="n">chan_id</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">ready0</span> <span class="o">&gt;&gt;</span> <span class="n">chan_id</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		     <span class="p">))</span> <span class="p">{</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IRQ with active buffer still ready on channel %x, &quot;</span>
			<span class="s">&quot;active %d, ready %x, %x!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">,</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">,</span> <span class="n">ready0</span><span class="p">,</span> <span class="n">ready1</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;IRQ without queued buffers on channel %x, active %d, &quot;</span>
			<span class="s">&quot;ready %x, %x!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">,</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">,</span> <span class="n">ready0</span><span class="p">,</span> <span class="n">ready1</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * active_buffer is a software flag, it shows which buffer we are</span>
<span class="cm">	 * currently expecting back from the hardware, IDMAC should be</span>
<span class="cm">	 * processing the other buffer already</span>
<span class="cm">	 */</span>
	<span class="n">sg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">];</span>
	<span class="n">sgnext</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!*</span><span class="n">sg</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">desc</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">.</span><span class="n">next</span><span class="p">,</span> <span class="k">struct</span> <span class="n">idmac_tx_desc</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>
	<span class="n">descnew</span> <span class="o">=</span> <span class="n">desc</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IDMAC irq %d, dma 0x%08x, next dma 0x%08x, current %d, curbuf 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">irq</span><span class="p">,</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="o">*</span><span class="n">sg</span><span class="p">),</span> <span class="n">sgnext</span> <span class="o">?</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sgnext</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">,</span> <span class="n">curbuf</span><span class="p">);</span>

	<span class="cm">/* Find the descriptor of sgnext */</span>
	<span class="n">sgnew</span> <span class="o">=</span> <span class="n">idmac_sg_next</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">descnew</span><span class="p">,</span> <span class="o">*</span><span class="n">sg</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sgnext</span> <span class="o">!=</span> <span class="n">sgnew</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Submitted buffer %p, next buffer %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">sgnext</span><span class="p">,</span> <span class="n">sgnew</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * if sgnext == NULL sg must be the last element in a scatterlist and</span>
<span class="cm">	 * queue must be empty</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">sgnext</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">WARN_ON</span><span class="p">(</span><span class="n">sg_next</span><span class="p">(</span><span class="o">*</span><span class="n">sg</span><span class="p">)))</span>
			<span class="n">dev_dbg</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Underrun on channel %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">);</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">]</span> <span class="o">=</span> <span class="n">sgnew</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">sgnew</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ipu_submit_buffer</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">descnew</span><span class="p">,</span> <span class="n">sgnew</span><span class="p">,</span> <span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">ipu_ic_disable_task</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">chan_id</span><span class="p">);</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_READY</span><span class="p">;</span>
			<span class="cm">/* Continue to check for complete descriptor */</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Calculate and submit the next sg element */</span>
	<span class="n">sgnew</span> <span class="o">=</span> <span class="n">idmac_sg_next</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">descnew</span><span class="p">,</span> <span class="n">sgnew</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="o">!</span><span class="n">sg_next</span><span class="p">(</span><span class="o">*</span><span class="n">sg</span><span class="p">))</span> <span class="o">||</span> <span class="o">!</span><span class="n">sgnext</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*</span>
<span class="cm">		 * Last element in scatterlist done, remove from the queue,</span>
<span class="cm">		 * _init for debugging</span>
<span class="cm">		 */</span>
		<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">done</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="o">*</span><span class="n">sg</span> <span class="o">=</span> <span class="n">sgnew</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">sgnew</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">ipu_submit_buffer</span><span class="p">(</span><span class="n">ichan</span><span class="p">,</span> <span class="n">descnew</span><span class="p">,</span> <span class="n">sgnew</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">)</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">callback</span> <span class="o">=</span> <span class="n">descnew</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">callback</span><span class="p">;</span>
		<span class="n">callback_param</span> <span class="o">=</span> <span class="n">descnew</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">callback_param</span><span class="p">;</span>
		<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">descnew</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>
		<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">callback</span><span class="p">)</span>
			<span class="n">callback</span><span class="p">(</span><span class="n">callback_param</span><span class="p">);</span>
		<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Flip the active buffer - even if update above failed */</span>
	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span> <span class="o">=</span> <span class="o">!</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">done</span><span class="p">)</span>
		<span class="n">dma_cookie_complete</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">);</span>

	<span class="n">callback</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">callback</span><span class="p">;</span>
	<span class="n">callback_param</span> <span class="o">=</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">callback_param</span><span class="p">;</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">done</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">DMA_PREP_INTERRUPT</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">callback</span><span class="p">)</span>
		<span class="n">callback</span><span class="p">(</span><span class="n">callback_param</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">ipu_gc_tasklet</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_CHANNELS_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">;</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">j</span><span class="p">,</span> <span class="n">k</span><span class="p">;</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">n_tx_desc</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">desc</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">+</span> <span class="n">j</span><span class="p">;</span>
			<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">async_tx_test_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">list_move</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>
				<span class="n">for_each_sg</span><span class="p">(</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg_len</span><span class="p">,</span> <span class="n">k</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">sg</span><span class="p">)</span>
						<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">==</span> <span class="n">sg</span><span class="p">)</span>
						<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="n">async_tx_clear_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Allocate and initialise a transfer descriptor. */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="nf">idmac_prep_slave_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sgl</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sg_len</span><span class="p">,</span>
		<span class="k">enum</span> <span class="n">dma_transfer_direction</span> <span class="n">direction</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tx_flags</span><span class="p">,</span>
		<span class="kt">void</span> <span class="o">*</span><span class="n">context</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_async_tx_descriptor</span> <span class="o">*</span><span class="n">txd</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* We only can handle these three channels so far */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_0</span> <span class="o">&amp;&amp;</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">!=</span> <span class="n">IDMAC_SDC_1</span> <span class="o">&amp;&amp;</span>
	    <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">!=</span> <span class="n">IDMAC_IC_7</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">direction</span> <span class="o">!=</span> <span class="n">DMA_DEV_TO_MEM</span> <span class="o">&amp;&amp;</span> <span class="n">direction</span> <span class="o">!=</span> <span class="n">DMA_MEM_TO_DEV</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Invalid DMA direction %d!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">direction</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">desc</span> <span class="o">=</span> <span class="n">list_entry</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">.</span><span class="n">next</span><span class="p">,</span>
				  <span class="k">struct</span> <span class="n">idmac_tx_desc</span><span class="p">,</span> <span class="n">list</span><span class="p">);</span>

		<span class="n">list_del_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">);</span>

		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg_len</span>	<span class="o">=</span> <span class="n">sg_len</span><span class="p">;</span>
		<span class="n">desc</span><span class="o">-&gt;</span><span class="n">sg</span>	<span class="o">=</span> <span class="n">sgl</span><span class="p">;</span>
		<span class="n">txd</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">;</span>
		<span class="n">txd</span><span class="o">-&gt;</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">tx_flags</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">to_ipu</span><span class="p">(</span><span class="n">to_idmac</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">))</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">txd</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Re-select the current buffer and re-activate the channel */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">idmac_issue_pending</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="cm">/* This is not always needed, but doesn&#39;t hurt either */</span>
	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">ipu_select_buffer</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">active_buffer</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Might need to perform some parts of initialisation from</span>
<span class="cm">	 * ipu_enable_channel(), but not all, we do not want to reset to buffer</span>
<span class="cm">	 * 0, don&#39;t need to set priority again either, but re-enabling the task</span>
<span class="cm">	 * and the channel might be a good idea.</span>
<span class="cm">	 */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">__idmac_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
			   <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="o">*</span><span class="n">list</span><span class="p">,</span> <span class="o">*</span><span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">cmd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DMA_PAUSE</span>:
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">ipu_ic_disable_task</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>

		<span class="cm">/* Return all descriptors into &quot;prepared&quot; state */</span>
		<span class="n">list_for_each_safe</span><span class="p">(</span><span class="n">list</span><span class="p">,</span> <span class="n">tmp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span>
			<span class="n">list_del_init</span><span class="p">(</span><span class="n">list</span><span class="p">);</span>

		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_INITIALIZED</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DMA_TERMINATE_ALL</span>:
		<span class="n">ipu_disable_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">,</span>
				    <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&gt;=</span> <span class="n">IPU_CHANNEL_ENABLED</span><span class="p">);</span>

		<span class="n">tasklet_disable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

		<span class="cm">/* ichan-&gt;queue is modified in ISR, have to spinlock */</span>
		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
		<span class="n">list_splice_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span><span class="p">)</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">n_tx_desc</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">struct</span> <span class="n">idmac_tx_desc</span> <span class="o">*</span><span class="n">desc</span> <span class="o">=</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">desc</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">list_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">))</span>
					<span class="cm">/* Descriptor was prepared, but not submitted */</span>
					<span class="n">list_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">list</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">free_list</span><span class="p">);</span>

				<span class="n">async_tx_clear_ack</span><span class="p">(</span><span class="o">&amp;</span><span class="n">desc</span><span class="o">-&gt;</span><span class="n">txd</span><span class="p">);</span>
			<span class="p">}</span>

		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

		<span class="n">tasklet_enable</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>

		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_INITIALIZED</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOSYS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">idmac_control</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_ctrl_cmd</span> <span class="n">cmd</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">arg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">__idmac_control</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">cmd</span><span class="p">,</span> <span class="n">arg</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef DEBUG</span>
<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ic_sof_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Got SOF IRQ %d on Channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">irq</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">);</span>
	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">ic_eof_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">dev_id</span><span class="p">;</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_DEBUG</span> <span class="s">&quot;Got EOF IRQ %d on Channel %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
	       <span class="n">irq</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">.</span><span class="n">chan_id</span><span class="p">);</span>
	<span class="n">disable_irq_nosync</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">ic_sof</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">,</span> <span class="n">ic_eof</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">idmac_alloc_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/* dmaengine.c now guarantees to only offer free channels */</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">client_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">WARN_ON</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">!=</span> <span class="n">IPU_CHANNEL_FREE</span><span class="p">);</span>

	<span class="n">dma_cookie_init</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_irq_map</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">eimap</span><span class="p">;</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_irq</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * Important to first disable the channel, because maybe someone</span>
<span class="cm">	 * used it before us, e.g., the bootloader</span>
<span class="cm">	 */</span>
	<span class="n">ipu_disable_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_init_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">eichan</span><span class="p">;</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">request_irq</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_irq</span><span class="p">,</span> <span class="n">idmac_interrupt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
			  <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_name</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">erirq</span><span class="p">;</span>

<span class="cp">#ifdef DEBUG</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">==</span> <span class="n">IDMAC_IC_7</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ic_sof</span> <span class="o">=</span> <span class="n">ipu_irq_map</span><span class="p">(</span><span class="mi">69</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ic_sof</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">request_irq</span><span class="p">(</span><span class="n">ic_sof</span><span class="p">,</span> <span class="n">ic_sof_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;IC SOF&quot;</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
		<span class="n">ic_eof</span> <span class="o">=</span> <span class="n">ipu_irq_map</span><span class="p">(</span><span class="mi">70</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ic_eof</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
			<span class="n">request_irq</span><span class="p">(</span><span class="n">ic_eof</span><span class="p">,</span> <span class="n">ic_eof_irq</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="s">&quot;IC EOF&quot;</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
	<span class="p">}</span>
<span class="cp">#endif</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_INITIALIZED</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">,</span> <span class="s">&quot;Found channel 0x%x, irq %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">,</span> <span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_irq</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>

<span class="nl">erirq:</span>
	<span class="n">ipu_uninit_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
<span class="nl">eichan:</span>
	<span class="n">ipu_irq_unmap</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>
<span class="nl">eimap:</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">idmac_free_chan_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">to_idmac_chan</span><span class="p">(</span><span class="n">chan</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="n">to_idmac</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">);</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">__idmac_control</span><span class="p">(</span><span class="n">chan</span><span class="p">,</span> <span class="n">DMA_TERMINATE_ALL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">&gt;</span> <span class="n">IPU_CHANNEL_FREE</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#ifdef DEBUG</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span> <span class="o">==</span> <span class="n">IDMAC_IC_7</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ic_sof</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">free_irq</span><span class="p">(</span><span class="n">ic_sof</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
				<span class="n">ipu_irq_unmap</span><span class="p">(</span><span class="mi">69</span><span class="p">);</span>
				<span class="n">ic_sof</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ic_eof</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">free_irq</span><span class="p">(</span><span class="n">ic_eof</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
				<span class="n">ipu_irq_unmap</span><span class="p">(</span><span class="mi">70</span><span class="p">);</span>
				<span class="n">ic_eof</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
<span class="cp">#endif</span>
		<span class="n">free_irq</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_irq</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>
		<span class="n">ipu_irq_unmap</span><span class="p">(</span><span class="n">chan</span><span class="o">-&gt;</span><span class="n">chan_id</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span> <span class="o">=</span> <span class="n">IPU_CHANNEL_FREE</span><span class="p">;</span>

	<span class="n">ipu_uninit_channel</span><span class="p">(</span><span class="n">idmac</span><span class="p">,</span> <span class="n">ichan</span><span class="p">);</span>

	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

	<span class="n">tasklet_schedule</span><span class="p">(</span><span class="o">&amp;</span><span class="n">to_ipu</span><span class="p">(</span><span class="n">idmac</span><span class="p">)</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">enum</span> <span class="n">dma_status</span> <span class="nf">idmac_tx_status</span><span class="p">(</span><span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">chan</span><span class="p">,</span>
		       <span class="n">dma_cookie_t</span> <span class="n">cookie</span><span class="p">,</span> <span class="k">struct</span> <span class="n">dma_tx_state</span> <span class="o">*</span><span class="n">txstate</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">dma_set_tx_state</span><span class="p">(</span><span class="n">txstate</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">completed_cookie</span><span class="p">,</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">cookie</span> <span class="o">!=</span> <span class="n">chan</span><span class="o">-&gt;</span><span class="n">cookie</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">DMA_ERROR</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">DMA_SUCCESS</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ipu_idmac_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">idmac</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dma_device</span> <span class="o">*</span><span class="n">dma</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">idmac</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_SLAVE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>
	<span class="n">dma_cap_set</span><span class="p">(</span><span class="n">DMA_PRIVATE</span><span class="p">,</span> <span class="n">dma</span><span class="o">-&gt;</span><span class="n">cap_mask</span><span class="p">);</span>

	<span class="cm">/* Compulsory common fields */</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">dev</span>				<span class="o">=</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_alloc_chan_resources</span>	<span class="o">=</span> <span class="n">idmac_alloc_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_free_chan_resources</span>		<span class="o">=</span> <span class="n">idmac_free_chan_resources</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_tx_status</span>			<span class="o">=</span> <span class="n">idmac_tx_status</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_issue_pending</span>		<span class="o">=</span> <span class="n">idmac_issue_pending</span><span class="p">;</span>

	<span class="cm">/* Compulsory for DMA_SLAVE fields */</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_prep_slave_sg</span>		<span class="o">=</span> <span class="n">idmac_prep_slave_sg</span><span class="p">;</span>
	<span class="n">dma</span><span class="o">-&gt;</span><span class="n">device_control</span>			<span class="o">=</span> <span class="n">idmac_control</span><span class="p">;</span>

	<span class="n">INIT_LIST_HEAD</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_CHANNELS_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">dma_chan</span> <span class="o">*</span><span class="n">dma_chan</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">;</span>

		<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">mutex_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">chan_mutex</span><span class="p">);</span>

		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">status</span>		<span class="o">=</span> <span class="n">IPU_CHANNEL_FREE</span><span class="p">;</span>
		<span class="n">ichan</span><span class="o">-&gt;</span><span class="n">sec_chan_en</span>	<span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">snprintf</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_name</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">eof_name</span><span class="p">),</span> <span class="s">&quot;IDMAC EOF %d&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>

		<span class="n">dma_chan</span><span class="o">-&gt;</span><span class="n">device</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">idmac</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">;</span>
		<span class="n">dma_cookie_init</span><span class="p">(</span><span class="n">dma_chan</span><span class="p">);</span>
		<span class="n">dma_chan</span><span class="o">-&gt;</span><span class="n">chan_id</span>	<span class="o">=</span> <span class="n">i</span><span class="p">;</span>
		<span class="n">list_add_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dma_chan</span><span class="o">-&gt;</span><span class="n">device_node</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma</span><span class="o">-&gt;</span><span class="n">channels</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">idmac_write_icreg</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="mh">0x00000070</span><span class="p">,</span> <span class="n">IDMAC_CONF</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">dma_async_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">idmac</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">ipu_idmac_exit</span><span class="p">(</span><span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">idmac</span> <span class="o">*</span><span class="n">idmac</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">idmac</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">IPU_CHANNELS_NUM</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">idmac_channel</span> <span class="o">*</span><span class="n">ichan</span> <span class="o">=</span> <span class="n">ipu</span><span class="o">-&gt;</span><span class="n">channel</span> <span class="o">+</span> <span class="n">i</span><span class="p">;</span>

		<span class="n">idmac_control</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ichan</span><span class="o">-&gt;</span><span class="n">dma_chan</span><span class="p">,</span> <span class="n">DMA_TERMINATE_ALL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">dma_async_device_unregister</span><span class="p">(</span><span class="o">&amp;</span><span class="n">idmac</span><span class="o">-&gt;</span><span class="n">dma</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*****************************************************************************</span>
<span class="cm"> * IPU common probe / remove</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ipu_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu_platform_data</span> <span class="o">*</span><span class="n">pdata</span> <span class="o">=</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">platform_data</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">mem_ipu</span><span class="p">,</span> <span class="o">*</span><span class="n">mem_ic</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">mem_ipu</span>	<span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mem_ic</span>	<span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pdata</span> <span class="o">||</span> <span class="o">!</span><span class="n">mem_ipu</span> <span class="o">||</span> <span class="o">!</span><span class="n">mem_ic</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_noirq</span><span class="p">;</span>

	<span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_fn</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_get_irq</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_noirq</span><span class="p">;</span>

	<span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_err</span> <span class="o">=</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_base</span> <span class="o">=</span> <span class="n">pdata</span><span class="o">-&gt;</span><span class="n">irq_base</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;fn irq %u, err irq %u, irq-base %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		<span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_fn</span><span class="p">,</span> <span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_err</span><span class="p">,</span> <span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_base</span><span class="p">);</span>

	<span class="cm">/* Remap IPU common registers */</span>
	<span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ipu</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem_ipu</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem_ipu</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ipu</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_ioremap_ipu</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Remap Image Converter and Image DMA Controller registers */</span>
	<span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ic</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">mem_ic</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">mem_ic</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ic</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_ioremap_ic</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Get IPU clock */</span>
	<span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">PTR_ERR</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_clk_get</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Make sure IPU HSP clock is running */</span>
	<span class="n">clk_prepare_enable</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span><span class="p">);</span>

	<span class="cm">/* Disable all interrupts */</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPU_INT_CTRL_1</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPU_INT_CTRL_2</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPU_INT_CTRL_3</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPU_INT_CTRL_4</span><span class="p">);</span>
	<span class="n">idmac_write_ipureg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">IPU_INT_CTRL_5</span><span class="p">);</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;%s @ 0x%08lx, fn irq %u, err irq %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">name</span><span class="p">,</span>
		<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">mem_ipu</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_fn</span><span class="p">,</span> <span class="n">ipu_data</span><span class="p">.</span><span class="n">irq_err</span><span class="p">);</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_irq_attach_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_attach_irq</span><span class="p">;</span>

	<span class="cm">/* Initialize DMA engine */</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">ipu_idmac_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err_idmac_init</span><span class="p">;</span>

	<span class="n">tasklet_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">tasklet</span><span class="p">,</span> <span class="n">ipu_gc_tasklet</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">);</span>

	<span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>

	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IPU initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err_idmac_init:</span>
<span class="nl">err_attach_irq:</span>
	<span class="n">ipu_irq_detach_irq</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_data</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">ipu_clk</span><span class="p">);</span>
<span class="nl">err_clk_get:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ic</span><span class="p">);</span>
<span class="nl">err_ioremap_ic:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ipu_data</span><span class="p">.</span><span class="n">reg_ipu</span><span class="p">);</span>
<span class="nl">err_ioremap_ipu:</span>
<span class="nl">err_noirq:</span>
	<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to probe IPU: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ret</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__exit</span> <span class="nf">ipu_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ipu</span> <span class="o">*</span><span class="n">ipu</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">ipu_idmac_exit</span><span class="p">(</span><span class="n">ipu</span><span class="p">);</span>
	<span class="n">ipu_irq_detach_irq</span><span class="p">(</span><span class="n">ipu</span><span class="p">,</span> <span class="n">pdev</span><span class="p">);</span>
	<span class="n">clk_disable_unprepare</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">ipu_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">ipu_clk</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ic</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">reg_ipu</span><span class="p">);</span>
	<span class="n">tasklet_kill</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu</span><span class="o">-&gt;</span><span class="n">tasklet</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * We need two MEM resources - with IPU-common and Image Converter registers,</span>
<span class="cm"> * including PF_CONF and IDMAC_* registers, and two IRQs - function and error</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">ipu_platform_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">driver</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;ipu-core&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__exit_p</span><span class="p">(</span><span class="n">ipu_remove</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">ipu_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">platform_driver_probe</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ipu_platform_driver</span><span class="p">,</span> <span class="n">ipu_probe</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">subsys_initcall</span><span class="p">(</span><span class="n">ipu_init</span><span class="p">);</span>

<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;IPU core driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL v2&quot;</span><span class="p">);</span>
<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Guennadi Liakhovetski &lt;lg@denx.de&gt;&quot;</span><span class="p">);</span>
<span class="n">MODULE_ALIAS</span><span class="p">(</span><span class="s">&quot;platform:ipu-core&quot;</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
