<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="X86 architecture,16-bit,24-bit,32-bit,386BSD,3DNow!,3D computer graphics,5k86,64-bit,80186,80286" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>X86 architecture - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "X86_architecture";
			var wgTitle = "X86 architecture";
			var wgArticleId = 34198;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">X86 architecture</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub">(Redirected from <a  title="IA-16">IA-16</a>)</div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<dl>
<dd><span class="plainlinks"><i>The correct title of this article is <b>x86 architecture</b>. The initial letter is capitalized due to <a  title="Wikipedia:Naming conventions (technical restrictions)">technical restrictions</a>.</i></span></dd>
</dl>
<p><b>x86</b> or <b>80x86</b> is the generic name of a <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessor</a> architecture first developed and manufactured by <a href="/wiki/Intel.html" title="Intel">Intel</a>. The x86 architecture has dominated the desktop computer, portable computer, and small server markets since the 1980s <a href="/wiki/IBM_PC.html" title="IBM PC">IBM PC</a>, running primarily versions of <a href="/wiki/Microsoft_Windows.html" title="Microsoft Windows">Microsoft Windows</a> and <a href="/wiki/Unix.html" title="Unix">Unix</a> variant <a href="/wiki/Operating_system.html" title="Operating system">operating systems</a>. Although more modern architectures such as <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> have challenged the x86 as a replacement for many niches, none have so far supplanted the x86 for its core markets.</p>
<div class="thumb tright">
<div style="width:182px;"><a  class="internal" title="An Intel Pentium 4 chip; early Northwood build"><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/9/9b/Pentium4_northwood.png/180px-Pentium4_northwood.png" alt="An Intel Pentium 4 chip; early Northwood build" width="180" height="161" longdesc="/wiki/Image:Pentium4_northwood.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
An Intel Pentium 4 chip; early Northwood build</div>
</div>
</div>
<p>The architecture is called <b>x86</b> because the earliest processors in this family were identified by model numbers ending in the sequence "86": the <a href="/wiki/8086.html" title="8086">8086</a>, the <a href="/wiki/80186.html" title="80186">80186</a>, the <a href="/wiki/80286.html" title="80286">80286</a>, the <a href="/wiki/Intel_80386.html" title="Intel 80386">386</a>, and the <a href="/wiki/Intel_80486.html" title="Intel 80486">486</a>. Because one cannot establish <a href="/wiki/Trademark.html" title="Trademark">trademark</a> rights on numbers, Intel and most of its competitors began to use trademark-acceptable names such as <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> for subsequent generations of processors, but the earlier naming scheme remains as a term for the entire family.</p>
<p>Minicomputers during the late 1970s were running up against the 16 bit 64k byte address limit as memory became cheaper to install. Most minicomputer companies redesigned their processors to fully handle 32 bits addressing and data. But the Intel 8086 would instead adopt a much criticized stopgap concept of segment registers which effectively raised the memory address limit by 4 bits from 16 bits / 64K to 20 bits / 1 megabyte. Data and code could be managed within "near" 16-bit segments within a larger 1M address space, or a compiler could operate in a "far" mode using both segment and offset. While that limit would also prove to be too small by the mid 1980s, it was ideal for the emerging PC market, and made it very simple to translate software from the older 8080 to the newer processor.</p>
<p>As hardware has evolved, the architecture has twice been extended to a larger <a href="/wiki/Word_%28computer_science%29.html" title="Word (computer science)">word size</a>. In 1985, Intel released the 32-bit 386 to replace the 16-bit 286. The 32-bit architecture is called <b>x86-32</b> or <b><a href="/wiki/IA-32.html" title="IA-32">IA-32</a></b> (an abbreviation for <b>I</b>ntel <b>A</b>rchitecture, 32-bit). In 2003, <a href="/wiki/AMD.html" title="AMD">AMD</a> introduced the <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>, which implemented a further extension to the architecture to 64 bits, variously called <a href="/wiki/AMD64.html" title="AMD64">x86-64</a>, <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> (AMD), <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> or <a href="/wiki/IA-32e.html" title="IA-32e">IA-32e</a> (Intel), and <a href="/wiki/X64.html" title="X64">x64</a> (<a href="/wiki/Microsoft.html" title="Microsoft">Microsoft</a>), not to be confused with <a href="/wiki/IA-64.html" title="IA-64">IA-64</a>.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">Design</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">2.1</span> <span class="toctext">Real mode</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.2</span> <span class="toctext">16-bit protected mode</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.3</span> <span class="toctext">32-bit protected mode</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.4</span> <span class="toctext">MMX and beyond</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.5</span> <span class="toctext">3DNow!</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.6</span> <span class="toctext">SSE</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.7</span> <span class="toctext">SSE2</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.8</span> <span class="toctext">SSE3</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.9</span> <span class="toctext">64-bit</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.10</span> <span class="toctext">Virtualization</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">2.11</span> <span class="toctext">System-on-a-chip (SOC)</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Manufacturers</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">List of x86 generations</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<p>The x86 architecture first appeared inside the Intel <a href="/wiki/Intel_8086.html" title="Intel 8086">8086</a> <a href="/wiki/Central_processing_unit.html" title="Central processing unit">CPU</a> in 1978; the 8086 was a development of the <a href="/wiki/Intel_8080.html" title="Intel 8080">Intel 8080</a> processor (which itself followed the <a href="/wiki/Intel_4004.html" title="Intel 4004">4004</a> and <a href="/wiki/Intel_8008.html" title="Intel 8008">8008</a>), and programs in 8080 assembler language could be mechanically translated to equivalent programs in 8086 assembler language. It was adopted (in the externally simpler 8-bit bus <a href="/wiki/Intel_8088.html" title="Intel 8088">8088</a> version) three years later as the standard CPU of the <a href="/wiki/IBM_PC.html" title="IBM PC">IBM PC</a>. The ubiquity of the PC platform has resulted in the x86 becoming numerically the most successful CPU architecture ever. (Another successful CPU design, based on an instruction-set compatible at the machine-language binary level with the 8080, is the <a href="/wiki/Zilog_Z80.html" title="Zilog Z80">Zilog Z80</a> architecture.)</p>
<p>Companies such as <a href="/wiki/Cyrix.html" title="Cyrix">Cyrix</a>, <a href="/wiki/NEC_Corporation.html" title="NEC Corporation">NEC Corporation</a>, <a href="/wiki/IBM.html" title="IBM">IBM</a>, <a href="/wiki/Integrated_Device_Technology.html" title="Integrated Device Technology">IDT</a> and <a href="/wiki/Transmeta.html" title="Transmeta">Transmeta</a> have manufactured <a href="/wiki/Central_processing_unit.html" title="Central processing unit">CPUs</a> conforming to the x86 architecture. The most successful of the clone manufacturers is <a href="/wiki/AMD.html" title="AMD">AMD</a>, whose <a href="/wiki/Athlon.html" title="Athlon">Athlon</a> series, while not as popular as the <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> series, has a significant marketshare.</p>
<p>Intel introduced the <a href="/wiki/IA-64.html" title="IA-64">IA-64</a>, a separate 64-bit architecture used in its <a href="/wiki/Itanium.html" title="Itanium">Itanium</a> processors and Itanium Processor Family (IPF). IA-64 is a completely new system that bears no resemblance to the x86 architecture, which might affect its marketplace acceptance; it should not be confused with <a href="/wiki/IA-32.html" title="IA-32">IA-32</a>, which is synonymous with the 32-bit version of x86.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Design">edit</a>]</div>
<p><a name="Design" id="Design"></a></p>
<h2>Design</h2>
<p>The x86 architecture is a variable instruction length <a href="/wiki/Complex_instruction_set_computer.html" title="Complex instruction set computer">CISC</a> design with emphasis on <a href="/wiki/Backward_compatibility.html" title="Backward compatibility">backward compatibility</a>. Word sized memory access is allowed to unaligned memory addresses. Words are stored in the <a href="/wiki/Endianness.html" title="Endianness">little-endian</a> order. During <a href="/wiki/Execution.html" title="Execution">execution</a>, current x86 processors employ a few extra decoding steps to split most instructions into smaller pieces, micro-ops, which are readily executed by a <a href="/wiki/RISC.html" title="RISC">RISC</a>-like <a href="/wiki/Micro-architecture.html" title="Micro-architecture">micro-architecture</a>.</p>
<p>The Intel 8086 and 8088 have 14 16-<a href="/wiki/Bit.html" title="Bit">bit</a> <a href="/wiki/Processor_register.html" title="Processor register">registers</a>. Four of them (AX, BX, CX, DX) are general purpose (although each have an additional purpose; for example only CX can be used as a counter with the <i>loop</i> instruction). Each can be accessed as two separate bytes (thus BX's high byte can be accessed as BH and low byte as BL). Four segment registers (CS, DS, SS and ES) are used to form a memory address. There are two pointer registers. SP points to the bottom of the stack and BP which is used to point at some other place in the stack or the memory. Two registers (SI and DI) are for array indexing.The <a href="/wiki/FLAGS_register_%28computing%29.html" title="FLAGS register (computing)">FLAGS register</a> contains <a href="/wiki/Flag_%28computing%29.html" title="Flag (computing)">flags</a> such as <a href="/wiki/Carry.html" title="Carry">carry</a>, <a href="/wiki/Overflow.html" title="Overflow">overflow</a> and zero. Finally, the instruction pointer (IP) points to the current instruction.</p>
<p>The 8086 has 64 <a href="/wiki/Kilobyte.html" title="Kilobyte">KB</a> of 8-bit (or alternatively 32 K-word of 16-bit) <a href="/wiki/I/O.html" title="I/O">I/O</a> space, and a 64 KB (one segment) <a href="/wiki/Stack_%28data_structure%29.html" title="Stack (data structure)">stack</a> in memory supported by <a href="/wiki/Hardware.html" title="Hardware">hardware</a>. Only words (2 bytes) can be pushed to the stack. The stack grows downwards (toward numerically lower addresses), its bottom being pointed by SS:SP. There are 256 <a href="/wiki/Interrupt.html" title="Interrupt">interrupts</a>, which can be invoked by both hardware and software. The interrupts can cascade, using the stack to store the return address.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Real mode">edit</a>]</div>
<p><a name="Real_mode" id="Real_mode"></a></p>
<h3>Real mode</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Real_mode.html" title="Real mode">Real mode</a></i></div>
</dd>
</dl>
<p>Real mode is an operating mode of <a href="/wiki/80286.html" title="80286">80286</a> and later <a href="/wiki/X86.html" title="X86">x86</a>-compatible <a href="/wiki/Central_processing_unit.html" title="Central processing unit">CPUs</a>. Real mode is characterized by a 20 bit segmented memory address space (meaning that only 1 <a href="/wiki/MB.html" title="MB">MB</a> of memory can be addressed), direct software access to <a href="/wiki/BIOS.html" title="BIOS">BIOS</a> routines and peripheral hardware, and no concept of <a href="/wiki/Memory_protection.html" title="Memory protection">memory protection</a> or <a href="/wiki/Computer_multitasking.html" title="Computer multitasking">multitasking</a> at the hardware level. All x86 CPUs in the <a href="/wiki/80286.html" title="80286">80286</a> series and later start up in real mode at power-on; <a href="/wiki/80186.html" title="80186">80186</a> CPUs and earlier had only one operational mode, which is equivalent to real mode in later chips.</p>
<p>In real mode, memory access is <i>segmented</i>. This is done by shifting the segment address left by 4 bits and adding an offset in order to receive a final 20-bit address. For example, if DS is A000h and SI is 5677h, DS:SI will point at the absolute address DS × 16 + SI = A5677h. Thus the total address space in real mode is 2<sup>20</sup> bytes, or 1 <a href="/wiki/Mebibyte.html" title="Mebibyte">MiB</a>, quite an impressive figure for 1978. All memory addresses consist of both a segment and offset; every type of access (code, data, or stack) has a default segment register associated with it (for data the register is usually DS, for code it is CS, and for stack it is SS). For data accesses, the segment register can be explicitly specified (using a segment override prefix) to use any of the four segment registers.</p>
<p>In this scheme, two different segment/offset pairs can point at a single absolute location. Thus, if DS is A111h and SI is 4567h, DS:SI will point at the same A5677h as above. This scheme makes it impossible to use more than four segments at once. CS and SS are vital for the correct functioning of the program, so that only DS and ES can be used to point to data segments outside the program (or, more precisely, outside the currently-executing segment of the program) or the stack. This scheme was intended as a compatibility measure with the <a href="/wiki/Intel_8085.html" title="Intel 8085">Intel 8085</a>.</p>
<p>The segmented nature can make programming and compilers design difficult because the use of near and far pointers affect performance. The introduction of bank switching schemes such as EEMS made programming even more complicated before the adoption of 32 bit addressing methods with later processors.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 16-bit protected mode">edit</a>]</div>
<p><a name="16-bit_protected_mode"></a></p>
<h3>16-bit protected mode</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Protected_mode.html" title="Protected mode">Protected mode</a></i></div>
</dd>
</dl>
<p>In additon to real mode, the Intel 80286 supports protected mode, expanding addressable <a href="/wiki/Physical_memory.html" title="Physical memory">physical memory</a> to 16<a href="/wiki/MB.html" title="MB">MB</a> and addressable <a href="/wiki/Virtual_memory.html" title="Virtual memory">virtual memory</a> to 1<a href="/wiki/Gigabyte.html" title="Gigabyte">GB</a>. This is done by using the segment registers only for storing an index to a segment table. There were two such tables, the <a href="/wiki/GDT.html" title="GDT">GDT</a> and the <a href="/wiki/LDT.html" title="LDT">LDT</a>, each holding up to 8192 segment descriptors, each segment giving access to 64 KB of memory. The segment table provided a 24-bit <a href="/wiki/Base_address.html" title="Base address">base address</a>, which can be added to the desired offset to create an absolute address. Each segment can be assigned one of four <a href="/wiki/Ring_%28computer_security%29.html" title="Ring (computer security)">ring</a> levels used for hardware-based <a href="/wiki/Computer_security.html" title="Computer security">computer security</a>.</p>
<p>Because real mode <a href="/wiki/DOS.html" title="DOS">DOS</a> programs may do direct hardware access or perform segment arithmetic, both incompatible with protected mode, an operating system (OS) is limited in its ability to run these applications as <a href="/wiki/Process_%28computing%29.html" title="Process (computing)">processes</a>. To overcome these difficulties, Intel introduced the 80386 with <a href="/wiki/Virtual_8086_mode.html" title="Virtual 8086 mode">virtual 8086 mode</a>. While still subject to paging, it uses real mode to form linear addresses and allows the OS to <a href="/wiki/Exception_handling.html" title="Exception handling">trap</a> both I/O and memory access. By design, protected mode programs do not assume a relation between selector values and physical addresses.</p>
<p>Operating systems like <a href="/wiki/OS/2.html" title="OS/2">OS/2</a> try to switch the processor between protected and real modes. This is both slow and unsafe, because a real mode program can easily <a href="/wiki/Crash_%28computing%29.html" title="Crash (computing)">crash</a> a computer. OS/2 defines restrictive programming rules allowing a <i>Family API</i> or <i>bound</i> program to run in either real or protected mode.</p>
<p><a href="/wiki/Windows_3.0.html" title="Windows 3.0">Windows 3.0</a> should run real mode programs in 16-bit protected mode. If a Windows 1.x or 2.x program is written properly and avoids segment arithmetic, it will run indifferently in both real and protected modes. Windows programs generally avoid segment arithmetic because Windows implements a software virtual memory scheme, moving program code and data in memory when programs are not running, so manipulating absolute addresses is dangerous; programs should only keep <a href="/wiki/Smart_pointer.html" title="Smart pointer">handles</a> to memory blocks when not running. Starting an old program while Windows 3.0 is running in protected mode triggers a warning dialog, suggesting to either run Windows in real mode or to obtain an updated version of the application. Updating well-behaved programs using a special tool avoids this dialog. It is not possible to have some GUI programs running in 16-bit protected mode and other GUI programs running in real mode. In <a href="/wiki/Windows_3.1.html" title="Windows 3.1">Windows 3.1</a> real mode disappeared.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 32-bit protected mode">edit</a>]</div>
<p><a name="32-bit_protected_mode"></a></p>
<h3>32-bit protected mode</h3>
<p>The <a href="/wiki/Intel_80386.html" title="Intel 80386">Intel 80386</a> introduced a significant advance in x86 architecture: an all <a href="/wiki/32-bit.html" title="32-bit">32-bit</a> design supporting <a href="/wiki/Paging.html" title="Paging">paging</a>. All of the registers, instructions, I/O space and memory are 32-bit. Memory is accessed through a 32-bit extension of protected mode. As in the 286, segment registers are used to index a segment table describing the division of memory. With a 32-bit offset, every application may access up to 4 <a href="/wiki/Gigabyte.html" title="Gigabyte">GB</a> (or more with <a href="/wiki/Memory_segment.html" title="Memory segment">memory segments</a>). In addition, 32-bit protected mode supports <a href="/wiki/Paging.html" title="Paging">paging</a>, a mechanism making it possible to use <a href="/wiki/Virtual_memory.html" title="Virtual memory">virtual memory</a>. An exception to this design is the <a href="/wiki/Intel_80386SX.html" title="Intel 80386SX">Intel 80386SX</a>, which is 32-bit with <a href="/wiki/24-bit.html" title="24-bit">24-bit</a> addressing and a <a href="/wiki/16-bit.html" title="16-bit">16-bit</a> <a href="/wiki/Data_bus.html" title="Data bus">data bus</a>.</p>
<p>No new general-purpose registers were added. All 16-bit registers except the segment registers were expanded to 32 bits. This is represented by prefixing an "<b>E</b>" (for <b>Extended</b>) to the register <a href="/wiki/Opcode.html" title="Opcode">opcodes</a> (thus the expanded AX became EAX, SI became ESI and so on). With a greater number of registers, instructions and operands, the <a href="/wiki/Machine_code.html" title="Machine code">machine code</a> format was expanded. To provide backward compatibility, segments with executable code can be marked as containing either 16 or 32 bit instructions. Special prefixes allow inclusion of 32-bit instructions in a 16-bit segment or vice versa.</p>
<p>Paging and segmented memory access are required for modern multitasking operating systems. <a href="/wiki/Linux.html" title="Linux">Linux</a>, <a href="/wiki/386BSD.html" title="386BSD">386BSD</a> and <a href="/wiki/Windows_NT.html" title="Windows NT">Windows NT</a> were developed for the 386 because it was the first CPU to support paging and 32-bit segment offsets. The 386 architecture became the basis of all further development in the x86 series. The success of Windows 3.1, the first widely accepted version, was largely because of compatibility with the 386 processor, even though it was used mainly to run multiple sessions rather than to take advantage of the native 32-bit <a href="/wiki/Instruction_set.html" title="Instruction set">instruction set</a>.</p>
<p>The <a href="/wiki/Intel_80387.html" title="Intel 80387">Intel 80387</a> <a href="/wiki/Math_co-processor.html" title="Math co-processor">math co-processor</a> was integrated into the next CPU in the series, the Intel 80486 (the 486SX, sold as a budget processor, had its co-processor disabled or removed). The new <a href="/wiki/Floating_point_unit.html" title="Floating point unit">floating point unit</a> (FPU) makes <a href="/wiki/Floating_point.html" title="Floating point">floating point</a> calculations, important for scientific applications and graphic design.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: MMX and beyond">edit</a>]</div>
<p><a name="MMX_and_beyond" id="MMX_and_beyond"></a></p>
<h3>MMX and beyond</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/MMX.html" title="MMX">MMX</a></i></div>
</dd>
</dl>
<p>MMX is a <a href="/wiki/SIMD.html" title="SIMD">SIMD</a> instruction set designed by Intel, introduced in 1997 for <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> MMX microprocessors. It developed out of a similar unit first used on the <a href="/wiki/Intel_i860.html" title="Intel i860">Intel i860</a>. It is supported on most subsequent IA-32 processors by Intel and other vendors. MMX is typically used for video applications.</p>
<p>MMX added 8 new <a href="/wiki/64-bit.html" title="64-bit">64-bit</a> registers to the architecture, known as MM0 through MM7 (generically MMn). In reality, these new registers are aliases for the existing x87 FPU stack registers. Hence, anything done to the floating point stack also affects the MMX registers. Unlike the floating point stack, these MMn registers are <a href="/wiki/Random_access.html" title="Random access">randomly accessible</a>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 3DNow!">edit</a>]</div>
<p><a name="3DNow.21"></a></p>
<h3>3DNow!</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/3DNow%21.html" title="3DNow!">3DNow!</a></i></div>
</dd>
</dl>
<p>In 1997 AMD introduced 3DNow! which consisted of SIMD floating point instruction enhancements to MMX. The introduction of this technology coincided with the rise of <a href="/wiki/3D_computer_graphics.html" title="3D computer graphics">3D</a> entertainment applications and was designed to improve the CPU's <a href="/wiki/Vector_processing.html" title="Vector processing">vector processing</a> performance of graphic-intensive applications. 3D video game developers and 3D graphics hardware vendors use 3DNow! to enhance their performance on AMD's <a href="/wiki/AMD_K6.html" title="AMD K6">K6</a> and <a href="/wiki/Athlon.html" title="Athlon">Athlon</a> series of processors.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: SSE">edit</a>]</div>
<p><a name="SSE" id="SSE"></a></p>
<h3>SSE</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/Streaming_SIMD_Extensions.html" title="Streaming SIMD Extensions">Streaming SIMD Extensions</a></i></div>
</dd>
</dl>
<p>In 1999, Intel introduced the Streaming SIMD Extensions (SSE) <a href="/wiki/Instruction_set.html" title="Instruction set">instruction set</a> which added eight new 128 bit registers (not overlaid with other registers) and 70 floating point instructions.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: SSE2">edit</a>]</div>
<p><a name="SSE2" id="SSE2"></a></p>
<h3>SSE2</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/SSE2.html" title="SSE2">SSE2</a></i></div>
</dd>
</dl>
<p>In 2000 Intel introduced the SSE2 instruction set, adding a complete complement of integer instructions (analogous to MMX) to the original SSE registers and 64-bit SIMD floating point instructions to the original SSE registers. The first addition made MMX almost obsolete, and the second allowed the instructions to be realistically targeted by conventional compilers.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: SSE3">edit</a>]</div>
<p><a name="SSE3" id="SSE3"></a></p>
<h3>SSE3</h3>
<dl>
<dd>
<div class="noprint"><i>Main article: <a href="/wiki/SSE3.html" title="SSE3">SSE3</a></i></div>
</dd>
</dl>
<p>Introduced in 2004 along with the <a href="/wiki/Pentium_4#Prescott.html" title="Pentium 4"><i>Prescott</i></a> revision of the <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> processor, SSE3 added specific memory and <a href="/wiki/Thread_%28software_engineering%29.html" title="Thread (software engineering)">thread</a>-handling instructions to boost the performance of Intel's <a href="/wiki/HyperThreading.html" title="HyperThreading">HyperThreading</a> technology. AMD licensed the SSE3 instruction set for its latest (E) revision Athlon 64 processors. The Athlon 64 does not support HyperThreading and lacks those instructions.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 64-bit">edit</a>]</div>
<p><a name="64-bit"></a></p>
<h3>64-bit</h3>
<p>By 2002, it was obvious that the 32-bit address space of the x86 architecture was limiting its performance in applications requiring large data sets. A 32-bit address space would allow the processor to directly address only 4 GB of data, a size surpassed by applications such as <a href="/wiki/Video_editing_software.html" title="Video editing software">video processing</a> and <a href="/wiki/Database_engine.html" title="Database engine">database engines</a>.</p>
<p>Intel introduced the <a href="/wiki/IA-64.html" title="IA-64">IA-64</a> architecture, the basis for its <a href="/wiki/Itanium.html" title="Itanium">Itanium</a> line of processors. IA-64 provides a backward compatibility for older 32-bit x86 in emulation mode only; however, this mode of operation is exceedingly slow.</p>
<p><a href="/wiki/AMD.html" title="AMD">AMD</a>, which traditionally would follow the lead of Intel, took the initiative of extending the 32-bit x86 to <a href="/wiki/64-bit.html" title="64-bit">64-bit</a>. The <a href="/wiki/Opteron.html" title="Opteron">Opteron</a> and <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a> family of processors are based on this <a href="/wiki/AMD64.html" title="AMD64">AMD64</a> architecture. The success of the AMD64 line of processors coupled with the lukewarm reception of the IA-64 architecture prompted Intel to reverse-engineer and adopt the AMD64 instruction set, adding new extensions of its own and branding it the <a href="/wiki/EM64T.html" title="EM64T">EM64T</a> architecture. In its literature and product version names, Microsoft refers to this processor architecture as x64; other systems, in particular <a href="/wiki/Linux.html" title="Linux">Linux</a>, sometimes use "x86_64" or "amd64" instead of "x64". By 2006, it was mainly used in high end servers, though the small additional cost and performance as a 32 bit processor with growth potential made it a competitive offering in desktop and laptop PCs as well.</p>
<p>This was the first time that a major upgrade of the x86 architecture was initiated and originated by a manufacturer other than Intel. Perhaps more importantly, it was the first time that Intel actually accepted technology of this nature from an outside source.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Virtualization">edit</a>]</div>
<p><a name="Virtualization" id="Virtualization"></a></p>
<h3>Virtualization</h3>
<p>x86 <a href="/wiki/Virtual_machine.html" title="Virtual machine">virtualization</a> is difficult because the architecture does not meet the <a href="/wiki/Popek_and_Goldberg_virtualization_requirements.html" title="Popek and Goldberg virtualization requirements">Popek and Goldberg requirements</a>. Nevertheless, there are several commercial <a href="/wiki/X86_virtualization.html" title="X86 virtualization">x86 virtualization</a> products, such as <a href="/wiki/VMware.html" title="VMware">VMware</a>, <a href="/wiki/Parallels_Workstation.html" title="Parallels Workstation">Parallels</a> and <a href="/wiki/Virtual_PC.html" title="Virtual PC">Microsoft Virtual PC</a>, as well as <a href="/wiki/Open_source.html" title="Open source">open source</a> virtualization projects like <a href="/wiki/Xen.html" title="Xen">Xen</a> and <a href="/wiki/Qemu.html" title="Qemu">Qemu</a>. Intel and AMD introduced x86 processors, code named "Vanderpool" (Intel), "Silvervale" (Intel) and "Pacifica" (AMD), with enhancements to facilitate virtualization. All Athlon64 AM2 processors support Pacifica.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: System-on-a-chip (SOC)">edit</a>]</div>
<p><a name="System-on-a-chip_.28SOC.29" id="System-on-a-chip_.28SOC.29"></a></p>
<h3><a href="/wiki/System-on-a-chip.html" title="System-on-a-chip">System-on-a-chip</a> (SOC)</h3>
<p>An x86 system-on-a-chip is a combination of an x86 CPU <a href="/wiki/Core.html" title="Core">core</a> with a <a href="/wiki/Northbridge_%28computing%29.html" title="Northbridge (computing)">northbridge</a> (<a href="/wiki/Memory_controller.html" title="Memory controller">memory controller</a>) and a <a href="/wiki/Southbridge_%28computing%29.html" title="Southbridge (computing)">southbridge</a> (input/output (I/O) controller) in a single <a href="/wiki/Integrated_circuit.html" title="Integrated circuit">integrated circuit</a> (IC).</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Manufacturers">edit</a>]</div>
<p><a name="Manufacturers" id="Manufacturers"></a></p>
<h2>Manufacturers</h2>
<p>x86 and compatibles have been designed, manufactured and sold by a number of companies, including:</p>
<table cellspacing="0" cellpadding="0" class="" style="background-color: transparent; width: 100%">
<tr>
<td width="" align="left" valign="top" style="padding-left:;">
<ul>
<li><a href="/wiki/Intel.html" title="Intel">Intel</a></li>
<li><a href="/wiki/AMD.html" title="AMD">AMD</a></li>
<li><a href="/wiki/Chips_and_Technologies.html" title="Chips and Technologies">Chips and Technologies</a></li>
<li><a href="/wiki/Cyrix.html" title="Cyrix">Cyrix</a></li>
</ul>
</td>
<td width="" align="left" valign="top" style="padding-left:;">
<ul>
<li><a href="/wiki/IBM.html" title="IBM">IBM</a></li>
<li><a href="/wiki/Integrated_Device_Technology.html" title="Integrated Device Technology">IDT</a></li>
<li><a href="/wiki/National_Semiconductor.html" title="National Semiconductor">National Semiconductor</a></li>
<li><a href="/wiki/Nippon_Electric_Corporation.html" title="Nippon Electric Corporation">NEC</a></li>
</ul>
</td>
<td width="" align="left" valign="top" style="padding-left:;">
<ul>
<li><a href="/wiki/NexGen.html" title="NexGen">NexGen</a></li>
<li><a href="/wiki/Rise_Technology.html" title="Rise Technology">Rise Technology</a></li>
<li><a href="/wiki/STMicroelectronics.html" title="STMicroelectronics">SGS-Thomson</a></li>
<li><a href="/wiki/SiS.html" title="SiS">SiS</a></li>
</ul>
</td>
<td width="" align="left" valign="top" style="padding-left:;">
<ul>
<li><a href="/wiki/Texas_Instruments.html" title="Texas Instruments">Texas Instruments</a></li>
<li><a href="/wiki/Transmeta.html" title="Transmeta">Transmeta</a></li>
<li><a href="/wiki/United_Microelectronics_Corporation.html" title="United Microelectronics Corporation">UMC</a></li>
<li><a href="/wiki/VIA_Technologies.html" title="VIA Technologies">VIA</a></li>
</ul>
</td>
</tr>
</table>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: List of x86 generations">edit</a>]</div>
<p><a name="List_of_x86_generations" id="List_of_x86_generations"></a></p>
<h2>List of x86 generations</h2>
<ul>
<li><a href="/wiki/8086.html" title="8086">8086</a> - first member is <a href="/wiki/Intel_8086.html" title="Intel 8086">Intel 8086</a> (and derivates), later multiple clones appeared.</li>
<li><a href="/wiki/80186.html" title="80186">80186</a> - first member is <a href="/wiki/Intel_80186.html" title="Intel 80186">Intel 80186</a> (and derivates), later multiple clones appeared.</li>
<li><a href="/wiki/80286.html" title="80286">80286</a> - first member is <a href="/wiki/Intel_80286.html" title="Intel 80286">Intel 80286</a>, later multiple clones appeared.</li>
<li><a href="/wiki/80386.html" title="80386">80386</a> - first member is <a href="/wiki/Intel_80386.html" title="Intel 80386">Intel 80386</a> (and derivates), later multiple clones appeared.</li>
<li><a href="/wiki/80486.html" title="80486">80486</a> - first member is <a href="/wiki/Intel_80486.html" title="Intel 80486">Intel 80486</a> (and derivates), later multiple clones appeared</li>
<li><a href="/wiki/80586.html" title="80586">80586</a> - first member is <a href="/wiki/Pentium.html" title="Pentium">Pentium</a> (and derivates), later appeared <a href="/wiki/Nx586.html" title="Nx586">Nx586</a>, <a href="/wiki/Cyrix_5x86.html" title="Cyrix 5x86">5x86</a>, <a href="/wiki/5k86.html" title="5k86">5k86</a>, <a href="/wiki/WinChip.html" title="WinChip">WinChip</a>, <a href="/wiki/MP6.html" title="MP6">mP6</a></li>
<li><a href="/wiki/80686.html" title="80686">80686</a> - first member is <a href="/wiki/Pentium_Pro.html" title="Pentium Pro">Pentium Pro</a> (and derivates, incl. <a href="/wiki/Pentium_M.html" title="Pentium M">Pentium M</a> and <a href="/wiki/Intel_Core.html" title="Intel Core">Core</a>), later appeared <a href="/wiki/Cyrix_6x86.html" title="Cyrix 6x86">6x86</a>, <a href="/wiki/AMD_K6.html" title="AMD K6">K6</a>, <a href="/wiki/VIA_C3.html" title="VIA C3">C3</a>, <a href="/wiki/Crusoe.html" title="Crusoe">Crusoe</a></li>
<li><a href="/wiki/80786.html" title="80786">80786</a> - first member is <a href="/wiki/Athlon.html" title="Athlon">Athlon</a> (and derivates), later appeared <a href="/wiki/Pentium_4.html" title="Pentium 4">Pentium 4</a> (and derivates), <a href="/wiki/VIA_C7.html" title="VIA C7">C7</a>, <a href="/wiki/Efficeon.html" title="Efficeon">Efficeon</a></li>
<li><a href="/wiki/80886.html" title="80886">80886</a> - first member is <a href="/wiki/Opteron.html" title="Opteron">Opteron</a> (and derivates, incl. <a href="/wiki/Athlon_64.html" title="Athlon 64">Athlon 64</a>), later appeared <a href="/wiki/Core_2.html" title="Core 2">Core 2</a> (and derivates)</li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: See also">edit</a>]</div>
<p><a name="See_also" id="See_also"></a></p>
<h2>See also</h2>
<ul>
<li><a href="/wiki/IA-32.html" title="IA-32">IA-32</a></li>
<li><a href="/wiki/X86_assembly_language.html" title="X86 assembly language">x86 assembly language</a></li>
<li><a href="/wiki/X86_instruction_listings.html" title="X86 instruction listings">x86 instruction listings</a></li>
<li><a href="/wiki/X87.html" title="X87">x87</a></li>
<li><a href="/wiki/Real_mode.html" title="Real mode">Real mode</a> — <a href="/wiki/Unreal_mode.html" title="Unreal mode">Unreal mode</a> — <a href="/wiki/Virtual_8086_mode.html" title="Virtual 8086 mode">Virtual 8086 mode</a> — <a href="/wiki/Protected_mode.html" title="Protected mode">Protected mode</a> — <a href="/wiki/Long_mode.html" title="Long mode">Long mode</a></li>
</ul>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://home.comcast.net/~fbui/intel.html">8086/80186/80286/80386/80486 Instruction Set</a></li>
<li><a  class="external text" title="http://mixeurpc.free.fr/SITE_Guide_CPU/accueil.php?new_langue=en">x86 cpus' guide</a></li>
<li><a  class="external text" title="http://sandpile.org">x86 and x86-64 Instruction Set at sandpile.org</a></li>
<li><a  class="external text" title="http://www.amd.com/us-en/Corporate/VirtualPressRoom/0,,51_104_572_573^10034,00.html">AMD Geode Series</a></li>
<li><a  class="external text" title="http://www.chiplist.com/">The ChipList</a> – By Adrian Offerman</li>
<li><a  class="external text" title="http://www.cpu-info.com/index.php">CPU-INFO: x86 processor information and indepth processor history</a></li>
<li><a  class="external text" title="http://www.eetimes.com/story/OEG19990805S0021">VIA bought IDT CPU division</a></li>
<li><a  class="external text" title="http://www.linuxdevices.com/articles/AT4313418436.html#x86">List of SOC</a> List of System-On-Chip (<a href="/wiki/SOC.html" title="SOC">SOC</a>) based on X86 core.</li>
<li><a  class="external text" title="http://www.national.com/news/item/0,1735,687,00.html">National Instrument Geode</a></li>
</ul>

<!-- 
Pre-expand include size: 16459 bytes
Post-expand include size: 1700 bytes
Template argument size: 1093 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:34198-0!1!0!default!!en!2 and timestamp 20060910144736 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:X86 architecture">X86 architecture</a></span> | <span dir='ltr'><a  title="Category:Intel">Intel</a></span> | <span dir='ltr'><a  title="Category:IBM PC compatibles">IBM PC compatibles</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/X86_architecture.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-bg"><a >Български</a></li>
				<li class="interwiki-ca"><a >Català</a></li>
				<li class="interwiki-cs"><a >Česky</a></li>
				<li class="interwiki-da"><a >Dansk</a></li>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-ko"><a >한국어</a></li>
				<li class="interwiki-id"><a >Bahasa Indonesia</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-he"><a >עברית</a></li>
				<li class="interwiki-hu"><a >Magyar</a></li>
				<li class="interwiki-nl"><a >Nederlands</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-no"><a >Norsk (bokmål)</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-pt"><a >Português</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-sk"><a >Slovenčina</a></li>
				<li class="interwiki-fi"><a >Suomi</a></li>
				<li class="interwiki-sv"><a >Svenska</a></li>
				<li class="interwiki-th"><a >ไทย</a></li>
				<li class="interwiki-uk"><a >Українська</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 12:41, 10 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv35 in 0.119 secs. --></body></html>
