void xge_setup_desc(struct xge_desc_ring *ring)\r\n{\r\nstruct xge_raw_desc *raw_desc;\r\ndma_addr_t dma_h, next_dma;\r\nu16 offset;\r\nint i;\r\nfor (i = 0; i < XGENE_ENET_NUM_DESC; i++) {\r\nraw_desc = &ring->raw_desc[i];\r\noffset = (i + 1) & (XGENE_ENET_NUM_DESC - 1);\r\nnext_dma = ring->dma_addr + (offset * XGENE_ENET_DESC_SIZE);\r\nraw_desc->m0 = cpu_to_le64(SET_BITS(E, 1) |\r\nSET_BITS(PKT_SIZE, SLOT_EMPTY));\r\ndma_h = upper_32_bits(next_dma);\r\nraw_desc->m1 = cpu_to_le64(SET_BITS(NEXT_DESC_ADDRL, next_dma) |\r\nSET_BITS(NEXT_DESC_ADDRH, dma_h));\r\n}\r\n}\r\nvoid xge_update_tx_desc_addr(struct xge_pdata *pdata)\r\n{\r\nstruct xge_desc_ring *ring = pdata->tx_ring;\r\ndma_addr_t dma_addr = ring->dma_addr;\r\nxge_wr_csr(pdata, DMATXDESCL, dma_addr);\r\nxge_wr_csr(pdata, DMATXDESCH, upper_32_bits(dma_addr));\r\nring->head = 0;\r\nring->tail = 0;\r\n}\r\nvoid xge_update_rx_desc_addr(struct xge_pdata *pdata)\r\n{\r\nstruct xge_desc_ring *ring = pdata->rx_ring;\r\ndma_addr_t dma_addr = ring->dma_addr;\r\nxge_wr_csr(pdata, DMARXDESCL, dma_addr);\r\nxge_wr_csr(pdata, DMARXDESCH, upper_32_bits(dma_addr));\r\nring->head = 0;\r\nring->tail = 0;\r\n}\r\nvoid xge_intr_enable(struct xge_pdata *pdata)\r\n{\r\nu32 data;\r\ndata = RX_PKT_RCVD | TX_PKT_SENT;\r\nxge_wr_csr(pdata, DMAINTRMASK, data);\r\n}\r\nvoid xge_intr_disable(struct xge_pdata *pdata)\r\n{\r\nxge_wr_csr(pdata, DMAINTRMASK, 0);\r\n}
