// Seed: 4287682303
module module_0 (
    output wor  id_0,
    input  tri0 id_1,
    output tri1 id_2,
    input  wire id_3
);
  wire id_5;
  assign id_0 = -1;
endmodule
module module_1 (
    input supply0 id_0,
    output logic id_1
    , id_9,
    output logic id_2,
    input tri id_3,
    output uwire id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7
);
  assign id_2 = id_6;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_4,
      id_0
  );
  if (1) assign id_9 = 1'h0;
  else begin : LABEL_0
    initial begin : LABEL_1
      id_1 <= id_9;
      id_2 <= id_6;
    end
    wire id_10;
  end
endmodule
