# EE2026 Tutorial 2 - Questions

## Page 1

EE2026
Digital Design
LOGIC GATES
Massimo ALIOTO
Dept of Electrical and Computer Engineering
Email: massimo.alioto@nus.edu.sg
Explore
Follow
Discover
more
Whatâ€™s
happening
Stay tuned
Be
connected
Communicate
Get to know the latest silicon system breakthroughs from our labs in 1-minute video demos

## Page 2

EE2026 Digital Design
Prof. Massimo Alioto
Outline
â€¢
Logic gate introduction
â—¦
AND/NAND, OR/NOR, NOT/buffer, XOR/XNOR
â€¢
Levels of abstraction: Boolean function, truth table, graphical, Verilog
â€¢
Implementation of Boolean function using gates
â€¢
Design simplification via algebraic manipulations
â€¢
Positive and negative logic
â€¢
Implementation of Boolean function with gate-level netlist
Page 2

## Page 3

EE2026 Digital Design

Prof. Massimo Alioto
Introduction to Logic Gates
â€¢
Logic gates are digital circuits implementing fundamental Boolean
operators or some simple combination of them
â—¦
Abstraction: actually made up of transistors (not shown here), closer to physical
implementation of digital systems
Page 3
logic
gate
symbol
function (F)
logic
gate
symbol
function (F)
AND
ğ´ğ´È‰ ğµğµ
NAND
ğ´ğ´È‰ ğµğµ
OR
ğ´ğ´+ ğµğµ
NOR
ğ´ğ´+ ğµğµ
NOT
Ì…ğ´ğ´
Buffer
ğ´ğ´
A
B
F
A
B
F
A
B
F
A
B
F

## Page 4

EE2026 Digital Design

Prof. Massimo Alioto
AND and NAND Gates
Page 4
AND
â€¢
F is 1 only when both A and B are 1
A
B
ğ‘¨ğ‘¨È‰ ğ‘©ğ‘©
ğ‘¨ğ‘¨È‰ ğ‘©ğ‘©
0
0
0
1
1
0
0
1
0
1
0
1
1
1
1
0
ğ‘­ğ‘­= ğ‘¨ğ‘¨È‰ ğ‘©ğ‘©
A
B
F
ğ‘­ğ‘­= ğ‘¨ğ‘¨È‰ ğ‘©ğ‘©
A
B
F
F
A
B
bubble = complement
module andgate(A, B, F);
input A, B;
output F;
assign F = A & B;
endmodule
NAND
â€¢
F is 0 only if both A and B are 1
module nandgate(A, B, F);
input A, B;
output F;
assign F = ~(A & B);
endmodule
Truth table (AND, NAND)

## Page 5

EE2026 Digital Design

Prof. Massimo Alioto
A
B
F
module norgate(A, B, F);
input A, B;
output F;
assign F = ~(A | B);
endmodule
module orgate(A, B, F);
input A, B;
output F;
assign F = A | B;
endmodule
A
B
ğ‘¨ğ‘¨+ ğ‘©ğ‘©
ğ‘¨ğ‘¨+ ğ‘©ğ‘©
0
0
0
1
1
0
1
0
0
1
1
0
1
1
1
0
ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘©
A
B
F
ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘©
A
B
F
OR and NOR Gates
Page 5
OR
â€¢
F is 1 when either A or B are 1
bubble = complement
NOR
â€¢
F is 1 only if both A and B are 0
Truth table (OR, NOR)

## Page 6

EE2026 Digital Design

Prof. Massimo Alioto
module xnorgate(A, B, F);
input A, B;
output F;
assign F = ~(A ^ B);
endmodule
module xorgate(A, B, F);
input A, B;
output F;
assign F = A ^ B;
endmodule
A
B
ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘©
ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘©
0
0
0
1
1
0
1
0
0
1
1
0
1
1
0
1
ğ‘­ğ‘­= ğ‘¨ğ‘¨ğ‘©ğ‘©+ ğ‘¨ğ‘¨ğ‘©ğ‘©= ğ‘¨ğ‘¨âŠ•ğ‘©ğ‘©
XOR and XNOR Gates
Page 6
â€¢
Logic gate that is not fundamental in Boolean algebra
â—¦
But very useful (e.g., arithmetic circuits â€“ see week 4)
XOR
â€¢
F is 1 when either A or B (exclusively) are 1,
or equivalently different from each other
A
B
F
bubble = complement
Truth Table (XOR, XNOR)
A
B
F
ğ‘­ğ‘­= ğ‘¨ğ‘¨+ ğ‘©ğ‘©
A
B
F
F
A
B
XNOR
â€¢
F is 1 when either A or B (exclusively) are 0,
or equivalently equal

## Page 7

EE2026 Digital Design

Prof. Massimo Alioto
Implementation of Boolean Functions with Logic Gates
Page 7
â€¢
Translate Boolean function into gate-level implementation
â—¦
Logic gates as building blocks of any digital system
â€¢
Start simple: SOP form â†’ gate-level design
â—¦
Example of SOP with constraint: max number of logic gate inputs is 4 (fan-in)
ğ¹ğ¹ğ‘¤ğ‘¤, ğ‘¥ğ‘¥, ğ‘¦ğ‘¦, ğ‘§ğ‘§= à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§+ à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤+ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥
à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§
à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥
ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤
ğ‘¥ğ‘¥ğ‘¦ğ‘¦ğ‘§ğ‘§
gate count = 7
if AND5 or more is needed: two-level ANDing (same for OR):
x1â‹…x2â‹…x3â‹…x4â‹…x5â‹…x6 = (x1â‹…x2â‹…x3â‹…x4)â‹…(x5â‹…x6)
x1
x2
x3
x4
x5
x6
module func(w,x,y,z,F);
input w, x, y, z;
output F;
assign F = ~w & ~x & z | ~w & x & z | w & y & z | x & y & z;
endmodule
parentheses (~w & x & z) not needed in
SOP, as precedence order is ~, &, ^, |

## Page 8

EE2026 Digital Design

Prof. Massimo Alioto
module func(a,b,c,d,F);
input a, b, c, d;
output F;
assign F = a & b & ~c | a & b & c | b & c & d | ~a & c & d | a & ~b & ~c & d;
endmodule
Implementation of Boolean Functions with Logic Gates
Page 8
â—¦
Another example of SOP with constraint: max number of logic gate inputs is 4
ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘= ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘à´¤ğ‘ğ‘ğ‘ğ‘ğ‘‘ğ‘‘
gate count = 11

## Page 9

EE2026 Digital Design

Prof. Massimo Alioto
module func(a,b,c,F);
input a, b, c;
output F;
assign F = (a | b | ~c) & (a | c) & (~a | ~b | c) & (a | ~b | ~c);
endmodule
gate count = 8
a
b
c
F
Implementation of Boolean Functions with Logic Gates
Page 9
â—¦
Example of POS with constraint: max number of logic gate inputs is 4
ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘= (ğ‘ğ‘+ ğ‘ğ‘+ Ì…ğ‘ğ‘)(ğ‘ğ‘+ ğ‘ğ‘)(à´¤ğ‘ğ‘+ à´¤ğ‘ğ‘+ ğ‘ğ‘)(ğ‘ğ‘+ à´¤ğ‘ğ‘+ ğ‘ğ‘)
parentheses needed in POS,
as precedence order is ~, &, ^, |

## Page 10

EE2026 Digital Design

Prof. Massimo Alioto
â€¢
To reduce the hardware cost, the Boolean function must be simplified
before gate-level implementation
â—¦
Eliminate redundancies, minimize gate count
Page 10
â€¢
Simplification can be carried out via
â—¦
Algebraic manipulations using postulates and theorems
â—¦
Karnaugh maps
ğ¹ğ¹2 ğ´ğ´, ğµğµ, ğ¶ğ¶=
Ì…ğ´ğ´ğµğµÌ…ğ¶ğ¶+ A à´¤ğµğµ+ à´¤ğµğµğ¶ğ¶+ ğ´ğ´ğ´ğ´Ì…ğ¶ğ¶
terms
literals (variables, complemented or not)
â€¢
Definition of simplified Boolean Function
â—¦
It contains a minimal number of terms and literals in each term, such that no other
expression with fewer literals and terms will represent the original function
ğ¹ğ¹2 ğ´ğ´, ğµğµ, ğ¶ğ¶= ğ´ğ´+ ğµğµ+ ğ¶ğ¶â‹…ğ´ğ´+ à´¤ğµğµ+
Ì…ğ¶ğ¶
terms
literals
Boolean Function Simplification

## Page 11

EE2026 Digital Design

Prof. Massimo Alioto
Boolean Function Simplification using Algebraic Manipulations
â—¦
Example: SOP
Page 11
(ğ´ğ´+
Ì…ğ´ğ´= 1)
(ğ´ğ´+
Ì…ğ´ğ´= 1)
Before simplification
gate count = 8
After simplification
gate count = 3
(62.5% reduction!)
= à´¤ğ‘ğ‘Ì…ğ‘ğ‘
= à´¤ğ‘ğ‘Ì…ğ‘ğ‘à´¤ğ‘ğ‘+ ğ‘ğ‘
= à´¤ğ‘ğ‘à´¤ğ‘ğ‘Ì…ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘
Ì…ğ‘‘ğ‘‘+ ğ‘‘ğ‘‘
ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘= à´¤ğ‘ğ‘à´¤ğ‘ğ‘Ì…ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘Ì…ğ‘‘ğ‘‘+ à´¤ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘
(ğ´ğ´+
Ì…ğ´ğ´= 1)

## Page 12

EE2026 Digital Design

Prof. Massimo Alioto
After simplification
gate count = 4
(43% reduction!)
gate count = 7
Before simplification
Boolean Function Simplification using Algebraic Manipulations
â—¦
Another example: SOP
Page 12
ğ¹ğ¹ğ‘¥ğ‘¥, ğ‘¦ğ‘¦, ğ‘§ğ‘§= à´¥ğ‘¤ğ‘¤Ì…ğ‘¥ğ‘¥ğ‘§ğ‘§+ à´¥ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤ğ‘¤
(ğ´ğ´+
Ì…ğ´ğ´= 1)
(ğ´ğ´ğµğµ+
Ì…ğ´ğ´ğ¶ğ¶+ ğµğµğ¶ğ¶= ğ´ğ´ğ´ğ´+
Ì…ğ´ğ´ğ¶ğ¶) - consensus
= à´¥ğ‘¤ğ‘¤ğ‘§ğ‘§
Ì…ğ‘¥ğ‘¥+ ğ‘¥ğ‘¥+ ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘§ğ‘§ğ‘¥ğ‘¥ğ‘¥ğ‘¥
= à´¥ğ‘¤ğ‘¤ğ‘§ğ‘§+ ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥+ ğ‘§ğ‘§ğ‘¥ğ‘¥ğ‘¥ğ‘¥
= à´¥ğ‘¤ğ‘¤ğ‘§ğ‘§+ ğ‘¤ğ‘¤ğ‘¥ğ‘¥ğ‘¥ğ‘¥
(ğ´ğ´+
Ì…ğ´ğ´= 1)

## Page 13

EE2026 Digital Design

Prof. Massimo Alioto
gate count = 11
Before simplification
Boolean Function Simplification using Algebraic Manipulations
â—¦
Another example: SOP
Page 13
(ğ´ğ´+
Ì…ğ´ğ´= 1)
(ğ´ğ´ğµğµ+
Ì…ğ´ğ´ğ¶ğ¶+ ğµğµğ¶ğ¶= ğ´ğ´ğ´ğ´+
Ì…ğ´ğ´ğ¶ğ¶) - consensus
ğ¹ğ¹ğ‘ğ‘, ğ‘ğ‘, ğ‘ğ‘, ğ‘‘ğ‘‘= ğ‘ğ‘ğ‘ğ‘Ì…ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘à´¤ğ‘ğ‘ğ‘ğ‘ğ‘‘ğ‘‘
(ğ´ğ´+
Ì…ğ´ğ´È‰ ğµğµ= ğ´ğ´+ ğµğµ)
= ğ‘ğ‘ğ‘ğ‘
Ì…ğ‘ğ‘+ ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘à´¤ğ‘ğ‘ğ‘ğ‘ğ‘‘ğ‘‘
= ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘
Ì…ğ‘ğ‘ğ‘‘ğ‘‘
+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘
= ğ‘ğ‘ğ‘ğ‘+ Ì…ğ‘ğ‘ğ‘‘ğ‘‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘
= ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘
+ ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘
= ğ‘ğ‘ğ‘ğ‘+ à´¤ğ‘ğ‘ğ‘ğ‘ğ‘ğ‘+ ğ‘ğ‘Ì…ğ‘ğ‘ğ‘‘ğ‘‘
gate count = 6
After simplification
(45.5% reduction!)

## Page 14

EE2026 Digital Design

Prof. Massimo Alioto
â€¢
Proposed procedure to somewhat minimize Boolean functions using
algebraic manipulations
1) ğ´ğ´ğ´ğ´+ ğ´ğ´à´¤ğµğµ= ğ´ğ´           (Logical adjacency)
2) ğ´ğ´+
Ì…ğ´ğ´È‰ ğµğµ= ğ´ğ´+ ğµğµ
3) ğ´ğ´ğ´ğ´+
Ì…ğ´ğ´ğ¶ğ¶+ ğµğµğµğµ= ğ´ğ´ğ´ğ´+
Ì…ğ´ğ´ğ¶ğ¶    (Consensus)
Boolean Function Simplification using Algebraic Manipulations
â€¢
Disadvantage of algebraic manipulations: not systematic, tedious, no
guarantee of minimal function
Page 14
â—¦
Apply (1) until it cannot be applied further
â—¦
Apply (2) until it cannot be applied further
â—¦
Go back to (1) and then (2) until they can no longer be applied
â—¦
Apply (3) until it cannot be applied further
â—¦
Go back to (1), (2) and then (3) until none of them can be applied

## Page 15

EE2026 Digital Design

Prof. Massimo Alioto
Interfaces and Legacy Systems: Negative Logic
Page 15
â€¢
Physical logic gates: voltage input and output levels low (L) and high (H)
â—¦
Binary values 0 and 1 can be mapped in two ways
â—¦
positive logic (â€œactive highâ€): ex. X.H
â—¦
negative logic (â€œactive lowâ€): ex. X.L
â—¦
convert one to another via simple inverter
voltage level
positive logic
value (X.H)
negative logic
value (X.L)
H
1
0
L
0
1
â—¦
Today (including FPGAs), no preference
â—¦
think in terms of positive logic, negate any active-low input/output signal if necessary
ğ‘‹ğ‘‹. ğ¿ğ¿
ğ‘‹ğ‘‹. ğ»ğ»
existing
system
system
under
design
ğ‘‹ğ‘‹. ğ»ğ»
ğ‘‹ğ‘‹. ğ¿ğ¿
existing
system
system
under
design
A.L
B.L
F.L
A.L
B.L
F.L
â—¦
graphically add â€œbubbleâ€ to signals to remind about the complement
â—¦
In the (distant) past, active-low preferred because of lower power in H level
â—¦
normally-off signals (e.g., reset) were set to H (e.g., TTL logic, open-collector)
â—¦
it was easier to merge normally-off signals into one occasionally-on signal
â—¦
today used only in system resets, interrupts and I2C busses
I1
Rpull-up
I2
In
...
VDD

## Page 16

EE2026 Digital Design

Prof. Massimo Alioto
Bubble Pushing Rule
Page 16
â€¢
Graphical interpretation of De Morganâ€™s law(s), useful to
â—¦
Manipulate gate-level netlists directly without Boolean expressions (tedious)
â—¦
Transform logic gates from one type (e.g., NAND) into another one (NOR)
â€¢
Graphically, bubble = complement
â—¦
If a bubble is needed, it can always be created anywhere (but in pairs)
ğ´ğ´= ğ´ğ´
ğ´ğ´= ğ´ğ´
â—¦
Vice versa, two adjacent bubbles can always be dissolved
â—¦
Bubbles at input of AND gate can be â€œpushedâ€ at its output, and the
gate is transformed into a NOR gate (similarly, NAND becomes OR)
ğ´ğ´â‹…ğµğµ= ğ´ğ´+ ğµğµ
ğ´ğ´+ ğµğµ= ğ´ğ´â‹…ğµğµ
A.L
B.L
F.L
A.L
B.L
F.L
and vice versa
(push from
output to input)

## Page 17

EE2026 Digital Design

Prof. Massimo Alioto
Bubble Pushing Rule
Page 17
â—¦
Example: implement Boolean function using only NOR gates and inverter gates
ğ¹ğ¹= ğ´ğ´È‰ ğµğµ+ ğ´ğ´È‰ ğ¶ğ¶
Step 1: place logic gates
A
B
A
C
Step 2: add bubbles
and connect
(add the complement
where needed for
the correct function)
A
B
A
C
Step 3: bubble pushing
(i) Replace gates with targeted ones
(ii) balance the bubbles using inverters
to maintain the correct functionality
already NOR, no
change needed
need to change
to NOR
A
B
A
C
F
F
F
Step 4: simplify
(eliminate redundant pairs of bubbles)
A
B
A
C
F
A
B ğ‘¨ğ‘¨+ ğ‘©ğ‘©
0
0
1
1
1
0
A
B
ğ‘¨ğ‘¨â‹…ğ‘©ğ‘©
0
0
1
1
1
0

## Page 18

EE2026 Digital Design

Prof. Massimo Alioto
Bubble Pushing Rule
Page 18
â—¦
Another example: implement Boolean function with logic gates with active-low
output, using only NAND gates (no inverter gates)

## Page 19

EE2026 Digital Design

Prof. Massimo Alioto
In Summary
Page 19
â€¢
Logic gates
â—¦
Building blocks of any digital system
â—¦
Different levels of abstraction (Boolean, truth table, graphical, Verilog)
â€¢
Implementation of Boolean function using gates
â€¢
Design simplification via algebraic manipulations (limitations motivate
introduction of K-maps)
â€¢
Positive â†’ negative logic conversion for legacy systems
â€¢
Bubble pushing for direct manipulation of gate-level netlists (with no
intermediate Boolean manipulations)