#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000024772008b30 .scope module, "testbench1_2" "testbench1_2" 2 12;
 .timescale 0 0;
v0000024772122c20_0 .var "A", 0 0;
v0000024772122cc0_0 .var "B", 0 0;
v0000024772122d60_0 .var "C", 0 0;
v0000024772122e00_0 .net "Z", 0 0, L_0000024772153f60;  1 drivers
S_0000024772008cc0 .scope module, "tb1" "circuit1_1" 2 15, 2 1 0, S_0000024772008b30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /INPUT 1 "C";
    .port_info 3 /OUTPUT 1 "X";
L_0000024772007cc0 .functor NOT 1, v0000024772122c20_0, C4<0>, C4<0>, C4<0>;
L_0000024772153860 .functor XOR 1, v0000024772122cc0_0, v0000024772122d60_0, C4<0>, C4<0>;
L_00000247721538d0 .functor AND 1, L_0000024772153860, v0000024772122c20_0, C4<1>, C4<1>;
L_0000024772153f60 .functor NOR 1, L_00000247721538d0, L_0000024772007cc0, C4<0>, C4<0>;
v0000024772008e50_0 .net "A", 0 0, v0000024772122c20_0;  1 drivers
v000002477200ade0_0 .net "B", 0 0, v0000024772122cc0_0;  1 drivers
v000002477200ae80_0 .net "C", 0 0, v0000024772122d60_0;  1 drivers
v000002477200af20_0 .net "X", 0 0, L_0000024772153f60;  alias, 1 drivers
v0000024772122a40_0 .net "wire1", 0 0, L_0000024772153860;  1 drivers
v0000024772122ae0_0 .net "wire2", 0 0, L_0000024772007cc0;  1 drivers
v0000024772122b80_0 .net "wire3", 0 0, L_00000247721538d0;  1 drivers
    .scope S_0000024772008b30;
T_0 ;
    %vpi_call 2 19 "$dumpfile", "exercise1_2.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb11111111111111111111111111111111, S_0000024772008cc0 {0 0 0};
    %vpi_call 2 21 "$write", "%b", v0000024772122e00_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000024772008b30;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %vpi_call 2 28 "$display", "Simulating output for circuit1_1" {0 0 0};
    %vpi_call 2 29 "$display", $time, " ", " ", "A=%b B=%b C=%b Z=%b", v0000024772122c20_0, v0000024772122cc0_0, v0000024772122d60_0, v0000024772122e00_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122c20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024772122d60_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "exercise1_2.v";
