// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module softmax (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        data_V_address0,
        data_V_ce0,
        data_V_q0,
        res_V_address0,
        res_V_ce0,
        res_V_we0,
        res_V_d0
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [3:0] data_V_address0;
output   data_V_ce0;
input  [11:0] data_V_q0;
output  [3:0] res_V_address0;
output   res_V_ce0;
output   res_V_we0;
output  [11:0] res_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg data_V_ce0;
reg res_V_ce0;
reg res_V_we0;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [9:0] exp_table2_address0;
reg    exp_table2_ce0;
wire   [17:0] exp_table2_q0;
wire   [9:0] invert_table3_address0;
reg    invert_table3_ce0;
wire   [13:0] invert_table3_q0;
wire   [3:0] i_1_fu_181_p2;
reg   [3:0] i_1_reg_489;
wire    ap_CS_fsm_state2;
wire   [63:0] tmp_4_fu_187_p1;
reg   [63:0] tmp_4_reg_494;
wire   [0:0] tmp_fu_175_p2;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state5;
wire    grp_reduce_2_fu_170_ap_ready;
wire    grp_reduce_2_fu_170_ap_done;
wire  signed [31:0] tmp_3_cast_cast_fu_222_p1;
reg  signed [31:0] tmp_3_cast_cast_reg_514;
wire    ap_CS_fsm_state6;
wire   [3:0] i_2_fu_232_p2;
reg   [3:0] i_2_reg_522;
wire    ap_CS_fsm_state7;
wire   [63:0] tmp_8_fu_238_p1;
reg   [63:0] tmp_8_reg_527;
wire   [0:0] tmp_7_fu_226_p2;
wire   [17:0] exp_res_V_q0;
reg  signed [17:0] exp_res_V_load_reg_537;
wire    ap_CS_fsm_state8;
wire  signed [31:0] r_V_fu_479_p2;
reg  signed [31:0] r_V_reg_542;
wire    ap_CS_fsm_state9;
reg   [0:0] p_Result_s_reg_551;
reg   [0:0] tmp_10_reg_557;
reg   [3:0] exp_res_V_address0;
reg    exp_res_V_ce0;
reg    exp_res_V_we0;
wire    grp_reduce_2_fu_170_ap_start;
wire    grp_reduce_2_fu_170_ap_idle;
wire   [3:0] grp_reduce_2_fu_170_x_V_address0;
wire    grp_reduce_2_fu_170_x_V_ce0;
wire   [17:0] grp_reduce_2_fu_170_ap_return;
reg   [3:0] i_reg_148;
wire    ap_CS_fsm_state4;
reg    ap_block_state1;
reg   [3:0] i3_reg_159;
wire    ap_CS_fsm_state10;
reg    grp_reduce_2_fu_170_ap_start_reg;
wire   [63:0] tmp_5_fu_202_p1;
wire   [63:0] tmp_2_fu_217_p1;
wire   [9:0] y_V_fu_192_p4;
wire   [9:0] y_V_2_fu_207_p4;
wire   [11:0] p_Val2_1_fu_260_p4;
wire   [11:0] tmp_11_cast_fu_276_p1;
wire   [11:0] p_Val2_2_fu_279_p2;
wire   [0:0] tmp_11_fu_285_p3;
wire   [0:0] p_Result_5_fu_269_p3;
wire   [0:0] rev_fu_293_p2;
wire   [4:0] tmp_6_fu_313_p4;
wire   [5:0] tmp_9_fu_328_p4;
wire   [0:0] carry_1_fu_299_p2;
wire   [0:0] Range1_all_ones_fu_337_p2;
wire   [0:0] Range1_all_zeros_fu_343_p2;
wire   [0:0] tmp_13_fu_357_p3;
wire   [0:0] Range2_all_ones_fu_322_p2;
wire   [0:0] rev1_fu_364_p2;
wire   [0:0] p_s_fu_370_p2;
wire   [0:0] deleted_zeros_fu_349_p3;
wire   [0:0] p_Result_6_fu_305_p3;
wire   [0:0] p_not_fu_390_p2;
wire   [0:0] brmerge_fu_396_p2;
wire   [0:0] tmp_s_fu_402_p2;
wire   [0:0] deleted_ones_fu_376_p3;
wire   [0:0] phitmp_demorgan_fu_384_p2;
wire   [0:0] brmerge192_demorgan_fu_413_p2;
wire   [0:0] tmp1_demorgan_fu_419_p2;
wire   [0:0] tmp1_fu_425_p2;
wire   [0:0] underflow_fu_431_p2;
wire   [0:0] overflow_fu_407_p2;
wire   [0:0] tmp2_fu_442_p2;
wire   [0:0] brmerge2_fu_436_p2;
wire   [0:0] p_197_not_fu_448_p2;
wire   [11:0] p_mux_fu_454_p3;
wire   [11:0] p_3_fu_462_p3;
wire  signed [13:0] r_V_fu_479_p1;
reg   [9:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 10'd1;
#0 grp_reduce_2_fu_170_ap_start_reg = 1'b0;
end

softmax_exp_table2 #(
    .DataWidth( 18 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
exp_table2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_table2_address0),
    .ce0(exp_table2_ce0),
    .q0(exp_table2_q0)
);

softmax_invert_table3 #(
    .DataWidth( 14 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
invert_table3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(invert_table3_address0),
    .ce0(invert_table3_ce0),
    .q0(invert_table3_q0)
);

softmax_exp_res_V #(
    .DataWidth( 18 ),
    .AddressRange( 10 ),
    .AddressWidth( 4 ))
exp_res_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(exp_res_V_address0),
    .ce0(exp_res_V_ce0),
    .we0(exp_res_V_we0),
    .d0(exp_table2_q0),
    .q0(exp_res_V_q0)
);

reduce_2 grp_reduce_2_fu_170(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reduce_2_fu_170_ap_start),
    .ap_done(grp_reduce_2_fu_170_ap_done),
    .ap_idle(grp_reduce_2_fu_170_ap_idle),
    .ap_ready(grp_reduce_2_fu_170_ap_ready),
    .x_V_address0(grp_reduce_2_fu_170_x_V_address0),
    .x_V_ce0(grp_reduce_2_fu_170_x_V_ce0),
    .x_V_q0(exp_res_V_q0),
    .ap_return(grp_reduce_2_fu_170_ap_return)
);

myproject_mul_mul_18s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_18s_14s_32_1_1_U95(
    .din0(exp_res_V_load_reg_537),
    .din1(r_V_fu_479_p1),
    .dout(r_V_fu_479_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state7) & (tmp_7_fu_226_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reduce_2_fu_170_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_fu_175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_reduce_2_fu_170_ap_start_reg <= 1'b1;
        end else if ((grp_reduce_2_fu_170_ap_ready == 1'b1)) begin
            grp_reduce_2_fu_170_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i3_reg_159 <= i_2_reg_522;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i3_reg_159 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_148 <= 4'd0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_reg_148 <= i_1_reg_489;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        exp_res_V_load_reg_537 <= exp_res_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_1_reg_489 <= i_1_fu_181_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        i_2_reg_522 <= i_2_fu_232_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_Result_s_reg_551 <= r_V_fu_479_p2[32'd30];
        r_V_reg_542 <= r_V_fu_479_p2;
        tmp_10_reg_557 <= r_V_fu_479_p2[32'd13];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_3_cast_cast_reg_514 <= tmp_3_cast_cast_fu_222_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_fu_175_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_4_reg_494[3 : 0] <= tmp_4_fu_187_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_7_fu_226_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state7))) begin
        tmp_8_reg_527[3 : 0] <= tmp_8_fu_238_p1[3 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_7_fu_226_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) & (tmp_7_fu_226_p2 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        data_V_ce0 = 1'b1;
    end else begin
        data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        exp_res_V_address0 = tmp_8_fu_238_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        exp_res_V_address0 = tmp_4_reg_494;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        exp_res_V_address0 = grp_reduce_2_fu_170_x_V_address0;
    end else begin
        exp_res_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state7))) begin
        exp_res_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        exp_res_V_ce0 = grp_reduce_2_fu_170_x_V_ce0;
    end else begin
        exp_res_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        exp_res_V_we0 = 1'b1;
    end else begin
        exp_res_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        exp_table2_ce0 = 1'b1;
    end else begin
        exp_table2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_reduce_2_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        invert_table3_ce0 = 1'b1;
    end else begin
        invert_table3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        res_V_ce0 = 1'b1;
    end else begin
        res_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        res_V_we0 = 1'b1;
    end else begin
        res_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((tmp_fu_175_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_reduce_2_fu_170_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (tmp_7_fu_226_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Range1_all_ones_fu_337_p2 = ((tmp_9_fu_328_p4 == 6'd63) ? 1'b1 : 1'b0);

assign Range1_all_zeros_fu_343_p2 = ((tmp_9_fu_328_p4 == 6'd0) ? 1'b1 : 1'b0);

assign Range2_all_ones_fu_322_p2 = ((tmp_6_fu_313_p4 == 5'd31) ? 1'b1 : 1'b0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

assign brmerge192_demorgan_fu_413_p2 = (p_Result_6_fu_305_p3 & deleted_ones_fu_376_p3);

assign brmerge2_fu_436_p2 = (underflow_fu_431_p2 | overflow_fu_407_p2);

assign brmerge_fu_396_p2 = (p_not_fu_390_p2 | p_Result_6_fu_305_p3);

assign carry_1_fu_299_p2 = (rev_fu_293_p2 & p_Result_5_fu_269_p3);

assign data_V_address0 = tmp_4_fu_187_p1;

assign deleted_ones_fu_376_p3 = ((carry_1_fu_299_p2[0:0] === 1'b1) ? p_s_fu_370_p2 : Range1_all_ones_fu_337_p2);

assign deleted_zeros_fu_349_p3 = ((carry_1_fu_299_p2[0:0] === 1'b1) ? Range1_all_ones_fu_337_p2 : Range1_all_zeros_fu_343_p2);

assign exp_table2_address0 = tmp_5_fu_202_p1;

assign grp_reduce_2_fu_170_ap_start = grp_reduce_2_fu_170_ap_start_reg;

assign i_1_fu_181_p2 = (i_reg_148 + 4'd1);

assign i_2_fu_232_p2 = (i3_reg_159 + 4'd1);

assign invert_table3_address0 = tmp_2_fu_217_p1;

assign overflow_fu_407_p2 = (tmp_s_fu_402_p2 & brmerge_fu_396_p2);

assign p_197_not_fu_448_p2 = (tmp2_fu_442_p2 | phitmp_demorgan_fu_384_p2);

assign p_3_fu_462_p3 = ((underflow_fu_431_p2[0:0] === 1'b1) ? 12'd2048 : p_Val2_2_fu_279_p2);

assign p_Result_5_fu_269_p3 = r_V_reg_542[32'd25];

assign p_Result_6_fu_305_p3 = p_Val2_2_fu_279_p2[32'd11];

assign p_Val2_1_fu_260_p4 = {{r_V_reg_542[25:14]}};

assign p_Val2_2_fu_279_p2 = (p_Val2_1_fu_260_p4 + tmp_11_cast_fu_276_p1);

assign p_mux_fu_454_p3 = ((brmerge2_fu_436_p2[0:0] === 1'b1) ? 12'd2047 : p_Val2_2_fu_279_p2);

assign p_not_fu_390_p2 = (deleted_zeros_fu_349_p3 ^ 1'd1);

assign p_s_fu_370_p2 = (rev1_fu_364_p2 & Range2_all_ones_fu_322_p2);

assign phitmp_demorgan_fu_384_p2 = (carry_1_fu_299_p2 & Range1_all_ones_fu_337_p2);

assign r_V_fu_479_p1 = tmp_3_cast_cast_reg_514;

assign res_V_address0 = tmp_8_reg_527;

assign res_V_d0 = ((p_197_not_fu_448_p2[0:0] === 1'b1) ? p_mux_fu_454_p3 : p_3_fu_462_p3);

assign rev1_fu_364_p2 = (tmp_13_fu_357_p3 ^ 1'd1);

assign rev_fu_293_p2 = (tmp_11_fu_285_p3 ^ 1'd1);

assign tmp1_demorgan_fu_419_p2 = (phitmp_demorgan_fu_384_p2 | brmerge192_demorgan_fu_413_p2);

assign tmp1_fu_425_p2 = (tmp1_demorgan_fu_419_p2 ^ 1'd1);

assign tmp2_fu_442_p2 = (tmp_s_fu_402_p2 | brmerge192_demorgan_fu_413_p2);

assign tmp_11_cast_fu_276_p1 = tmp_10_reg_557;

assign tmp_11_fu_285_p3 = p_Val2_2_fu_279_p2[32'd11];

assign tmp_13_fu_357_p3 = r_V_reg_542[32'd26];

assign tmp_2_fu_217_p1 = y_V_2_fu_207_p4;

assign tmp_3_cast_cast_fu_222_p1 = $signed(invert_table3_q0);

assign tmp_4_fu_187_p1 = i_reg_148;

assign tmp_5_fu_202_p1 = y_V_fu_192_p4;

assign tmp_6_fu_313_p4 = {{r_V_reg_542[31:27]}};

assign tmp_7_fu_226_p2 = ((i3_reg_159 == 4'd10) ? 1'b1 : 1'b0);

assign tmp_8_fu_238_p1 = i3_reg_159;

assign tmp_9_fu_328_p4 = {{r_V_reg_542[31:26]}};

assign tmp_fu_175_p2 = ((i_reg_148 == 4'd10) ? 1'b1 : 1'b0);

assign tmp_s_fu_402_p2 = (p_Result_s_reg_551 ^ 1'd1);

assign underflow_fu_431_p2 = (tmp1_fu_425_p2 & p_Result_s_reg_551);

assign y_V_2_fu_207_p4 = {{grp_reduce_2_fu_170_ap_return[17:8]}};

assign y_V_fu_192_p4 = {{data_V_q0[11:2]}};

always @ (posedge ap_clk) begin
    tmp_4_reg_494[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    tmp_8_reg_527[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //softmax
