[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Rggen/slpp_all/surelog.log".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv:1:1: No timescale set for "rggen_rtl_pkg".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv:1:1: No timescale set for "rggen_or_reducer".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv:1:1: No timescale set for "rggen_mux".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv:1:1: No timescale set for "rggen_bit_field_if".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv:1:1: No timescale set for "rggen_bit_field".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv:1:1: No timescale set for "rggen_bit_field_w01trg".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv:1:1: No timescale set for "rggen_register_if".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv:1:1: No timescale set for "rggen_address_decoder".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv:1:1: No timescale set for "rggen_register_common".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv:1:1: No timescale set for "rggen_default_register".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv:1:1: No timescale set for "rggen_external_register".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv:1:1: No timescale set for "rggen_indirect_register".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv:1:1: No timescale set for "rggen_bus_if".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv:1:1: No timescale set for "rggen_adapter_common".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv:1:1: No timescale set for "rggen_apb_if".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv:1:1: No timescale set for "rggen_apb_adapter".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv:1:1: No timescale set for "rggen_apb_bridge".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv:22:1: No timescale set for "block_0".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv:22:1: No timescale set for "block_1".
[WRN:PA0205] ${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv:11:1: No timescale set for "rggen".
[INF:CP0300] Compilation...
[INF:CP0301] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv:1:1: Compile package "rggen_rtl_pkg".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv:22:1: Compile module "work@block_0".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv:22:1: Compile module "work@block_1".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv:11:1: Compile module "work@rggen".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv:1:1: Compile module "work@rggen_adapter_common".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv:1:1: Compile module "work@rggen_address_decoder".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv:1:1: Compile module "work@rggen_apb_adapter".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv:1:1: Compile module "work@rggen_apb_bridge".
[INF:CP0304] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv:1:1: Compile interface "work@rggen_apb_if".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv:1:1: Compile module "work@rggen_bit_field".
[INF:CP0304] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv:1:1: Compile interface "work@rggen_bit_field_if".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv:1:1: Compile module "work@rggen_bit_field_w01trg".
[INF:CP0304] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv:1:1: Compile interface "work@rggen_bus_if".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv:1:1: Compile module "work@rggen_default_register".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv:1:1: Compile module "work@rggen_external_register".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv:1:1: Compile module "work@rggen_indirect_register".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv:1:1: Compile module "work@rggen_mux".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv:1:1: Compile module "work@rggen_or_reducer".
[INF:CP0303] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv:1:1: Compile module "work@rggen_register_common".
[INF:CP0304] ${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv:1:1: Compile interface "work@rggen_register_if".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
always                                                19
array_typespec                                         5
array_var                                              3
assignment                                           161
begin                                                125
bit_select                                           160
bit_typespec                                         116
bit_var                                                8
case_item                                             16
case_stmt                                              3
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                            2391
cont_assign                                          492
design                                                 1
enum_const                                            30
enum_typespec                                          6
enum_var                                               1
event_control                                         14
for_stmt                                               6
func_call                                             18
function                                              24
gen_if                                               105
gen_if_else                                           13
gen_region                                            29
hier_path                                            963
if_else                                               31
if_stmt                                               10
import_typespec                                       12
indexed_part_select                                  226
int_typespec                                         158
int_var                                               14
integer_typespec                                       1
interface_inst                                         4
interface_typespec                                    38
io_decl                                              153
logic_net                                            353
logic_typespec                                       388
logic_var                                             27
modport                                               12
module_array                                           3
module_inst                                           18
module_typespec                                        3
named_begin                                          127
operation                                            440
package                                                2
param_assign                                         196
parameter                                            220
part_select                                           16
port                                                1337
range                                                472
ref_module                                           182
ref_obj                                             3021
ref_typespec                                         798
return_stmt                                           19
sys_func_call                                          3
task                                                   9
unsupported_typespec                                   1
var_select                                             2
while_stmt                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Rggen/slpp_all/surelog.uhdm ...
[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/Rggen/slpp_all/checker/surelog.chk.html ...
[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/Rggen/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: builtin (builtin::)
  |vpiParent:
  \_design: (unnamed)
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiDefName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::any_sverilog_class)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiClassDefn:
  \_class_defn: (builtin::array)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system)
    |vpiParent:
    \_package: builtin (builtin::)
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallPackages:
\_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:rggen_rtl_pkg
  |vpiFullName:rggen_rtl_pkg::
  |vpiParameter:
  \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT
  |vpiParameter:
  \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (rggen_rtl_pkg)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:rggen_rtl_pkg
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (rggen_rtl_pkg)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:rggen_rtl_pkg
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiName:rggen_rtl_pkg::rggen_access
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiBaseTypespec:
    \_ref_typespec: (rggen_rtl_pkg::rggen_rtl_pkg::rggen_access)
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
      |vpiFullName:rggen_rtl_pkg::rggen_rtl_pkg::rggen_access
      |vpiActual:
      \_logic_typespec: , line:2:16, endln:2:27
    |vpiEnumConst:
    \_enum_const: (RGGEN_READ), line:3:5, endln:3:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
      |vpiName:RGGEN_READ
      |BIN:10
      |vpiDecompile:2'b10
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (RGGEN_POSTED_WRITE), line:4:5, endln:4:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
      |vpiName:RGGEN_POSTED_WRITE
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE), line:5:5, endln:5:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
      |vpiName:RGGEN_WRITE
      |BIN:11
      |vpiDecompile:2'b11
      |vpiSize:2
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
    |vpiParent:
    \_parameter: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY), line:11:33, endln:11:57
    |vpiName:rggen_rtl_pkg::rggen_polarity
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiBaseTypespec:
    \_ref_typespec: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY.rggen_rtl_pkg::rggen_polarity)
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
      |vpiFullName:work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY.rggen_rtl_pkg::rggen_polarity
      |vpiActual:
      \_logic_typespec: , line:23:16, endln:23:21
    |vpiEnumConst:
    \_enum_const: (RGGEN_ACTIVE_LOW), line:24:5, endln:24:29
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
      |vpiName:RGGEN_ACTIVE_LOW
      |BIN:0
      |vpiDecompile:1'b0
      |vpiSize:1
    |vpiEnumConst:
    \_enum_const: (RGGEN_ACTIVE_HIGH), line:25:5, endln:25:29
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
      |vpiName:RGGEN_ACTIVE_HIGH
      |BIN:1
      |vpiDecompile:1'b1
      |vpiSize:1
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
    |vpiParent:
    \_parameter: (work@rggen_adapter_common.DEFAULT_STATUS), line:128:29, endln:128:43
    |vpiName:rggen_rtl_pkg::rggen_status
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiBaseTypespec:
    \_ref_typespec: (work@rggen_adapter_common.DEFAULT_STATUS.rggen_rtl_pkg::rggen_status)
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiFullName:work@rggen_adapter_common.DEFAULT_STATUS.rggen_rtl_pkg::rggen_status
      |vpiActual:
      \_logic_typespec: , line:11:16, endln:11:27
    |vpiEnumConst:
    \_enum_const: (RGGEN_OKAY), line:12:5, endln:12:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiName:RGGEN_OKAY
      |BIN:00
      |vpiDecompile:2'b00
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (RGGEN_EXOKAY), line:13:5, endln:13:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiName:RGGEN_EXOKAY
      |BIN:01
      |vpiDecompile:2'b01
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (RGGEN_SLAVE_ERROR), line:14:5, endln:14:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiName:RGGEN_SLAVE_ERROR
      |BIN:10
      |vpiDecompile:2'b10
      |vpiSize:2
    |vpiEnumConst:
    \_enum_const: (RGGEN_DECODE_ERROR), line:15:5, endln:15:32
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiName:RGGEN_DECODE_ERROR
      |BIN:11
      |vpiDecompile:2'b11
      |vpiSize:2
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
    |vpiParent:
    \_parameter: (work@rggen_bit_field.SW_WRITE_ACTION), line:8:33, endln:8:48
    |vpiName:rggen_rtl_pkg::rggen_sw_action
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiBaseTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_WRITE_ACTION.rggen_rtl_pkg::rggen_sw_action)
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiFullName:work@rggen_bit_field.SW_WRITE_ACTION.rggen_rtl_pkg::rggen_sw_action
      |vpiActual:
      \_logic_typespec: , line:28:16, endln:28:27
    |vpiEnumConst:
    \_enum_const: (RGGEN_READ_NONE), line:29:5, endln:29:20
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_READ_NONE
      |INT:0
      |vpiDecompile:0
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_READ_DEFAULT), line:30:5, endln:30:23
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_READ_DEFAULT
      |INT:1
      |vpiDecompile:1
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_READ_CLEAR), line:31:5, endln:31:21
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_READ_CLEAR
      |INT:2
      |vpiDecompile:2
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_READ_SET), line:32:5, endln:32:19
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_READ_SET
      |INT:3
      |vpiDecompile:3
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_NONE), line:33:5, endln:33:21
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_NONE
      |INT:4
      |vpiDecompile:4
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_DEFAULT), line:34:5, endln:34:24
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_DEFAULT
      |INT:5
      |vpiDecompile:5
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_0_CLEAR), line:35:5, endln:35:24
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_0_CLEAR
      |INT:6
      |vpiDecompile:6
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_1_CLEAR), line:36:5, endln:36:24
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_1_CLEAR
      |INT:7
      |vpiDecompile:7
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_CLEAR), line:37:5, endln:37:22
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_CLEAR
      |INT:8
      |vpiDecompile:8
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_0_SET), line:38:5, endln:38:22
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_0_SET
      |INT:9
      |vpiDecompile:9
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_1_SET), line:39:5, endln:39:22
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_1_SET
      |INT:10
      |vpiDecompile:10
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_SET), line:40:5, endln:40:20
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_SET
      |INT:11
      |vpiDecompile:11
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_0_TOGGLE), line:41:5, endln:41:25
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_0_TOGGLE
      |INT:12
      |vpiDecompile:12
      |vpiSize:4
    |vpiEnumConst:
    \_enum_const: (RGGEN_WRITE_1_TOGGLE), line:42:5, endln:42:25
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
      |vpiName:RGGEN_WRITE_1_TOGGLE
      |INT:13
      |vpiDecompile:13
      |vpiSize:4
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
    |vpiParent:
    \_parameter: (work@rggen_bit_field.PRECEDENCE_ACCESS), line:6:33, endln:6:50
    |vpiName:rggen_rtl_pkg::rggen_sw_hw_access
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiBaseTypespec:
    \_ref_typespec: (work@rggen_bit_field.PRECEDENCE_ACCESS.rggen_rtl_pkg::rggen_sw_hw_access)
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
      |vpiFullName:work@rggen_bit_field.PRECEDENCE_ACCESS.rggen_rtl_pkg::rggen_sw_hw_access
      |vpiActual:
      \_logic_typespec: , line:18:16, endln:18:21
    |vpiEnumConst:
    \_enum_const: (RGGEN_SW_ACCESS), line:19:5, endln:19:20
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
      |vpiName:RGGEN_SW_ACCESS
      |INT:0
      |vpiDecompile:0
      |vpiSize:1
    |vpiEnumConst:
    \_enum_const: (RGGEN_HW_ACCESS), line:20:5, endln:20:20
      |vpiParent:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
      |vpiName:RGGEN_HW_ACCESS
      |INT:1
      |vpiDecompile:1
      |vpiSize:1
  |vpiDefName:rggen_rtl_pkg
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
    |vpiParent:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
    |vpiName:rggen_clip_width
    |vpiFullName:rggen_rtl_pkg::rggen_clip_width
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (rggen_rtl_pkg::rggen_clip_width), line:45:22, endln:45:25
      |vpiParent:
      \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
      |vpiTypespec:
      \_ref_typespec: (rggen_rtl_pkg::rggen_clip_width)
        |vpiParent:
        \_int_var: (rggen_rtl_pkg::rggen_clip_width), line:45:22, endln:45:25
        |vpiFullName:rggen_rtl_pkg::rggen_clip_width
        |vpiActual:
        \_int_typespec: , line:45:22, endln:45:25
      |vpiFullName:rggen_rtl_pkg::rggen_clip_width
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (width), line:45:47, endln:45:52
      |vpiParent:
      \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
      |vpiDirection:1
      |vpiName:width
      |vpiTypedef:
      \_ref_typespec: (rggen_rtl_pkg::rggen_clip_width::width)
        |vpiParent:
        \_io_decl: (width), line:45:47, endln:45:52
        |vpiFullName:rggen_rtl_pkg::rggen_clip_width::width
        |vpiActual:
        \_int_typespec: , line:45:43, endln:45:46
    |vpiStmt:
    \_return_stmt: , line:46:5, endln:46:11
      |vpiParent:
      \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
      |vpiCondition:
      \_operation: , line:46:12, endln:46:35
        |vpiParent:
        \_return_stmt: , line:46:5, endln:46:11
        |vpiOpType:32
        |vpiOperand:
        \_operation: , line:46:13, endln:46:22
          |vpiParent:
          \_operation: , line:46:12, endln:46:35
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (rggen_rtl_pkg::rggen_clip_width::width), line:46:13, endln:46:18
            |vpiParent:
            \_operation: , line:46:13, endln:46:22
            |vpiName:width
            |vpiFullName:rggen_rtl_pkg::rggen_clip_width::width
            |vpiActual:
            \_io_decl: (width), line:45:47, endln:45:52
          |vpiOperand:
          \_constant: , line:46:21, endln:46:22
            |vpiParent:
            \_operation: , line:46:13, endln:46:22
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiOperand:
        \_ref_obj: (rggen_rtl_pkg::rggen_clip_width::width), line:46:26, endln:46:31
          |vpiParent:
          \_operation: , line:46:12, endln:46:35
          |vpiName:width
          |vpiFullName:rggen_rtl_pkg::rggen_clip_width::width
          |vpiActual:
          \_io_decl: (width), line:45:47, endln:45:52
        |vpiOperand:
        \_constant: , line:46:34, endln:46:35
          |vpiParent:
          \_operation: , line:46:12, endln:46:35
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiInstance:
    \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
|uhdmallClasses:
\_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:3:5, endln:4:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@mailbox::new), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::new)
        |vpiParent:
        \_class_var: (work@mailbox::new), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@mailbox::new
    |vpiIODecl:
    \_io_decl: (bound), line:3:23, endln:3:28
      |vpiParent:
      \_function: (work@mailbox::new), line:3:5, endln:4:16
      |vpiDirection:1
      |vpiName:bound
      |vpiExpr:
      \_constant: , line:3:31, endln:3:32
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@mailbox::new::bound)
        |vpiParent:
        \_io_decl: (bound), line:3:23, endln:3:28
        |vpiFullName:work@mailbox::new::bound
        |vpiActual:
        \_int_typespec: , line:3:19, endln:3:22
  |vpiMethod:
  \_function: (work@mailbox::num), line:6:5, endln:7:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::num), line:6:14, endln:6:17
      |vpiParent:
      \_function: (work@mailbox::num), line:6:5, endln:7:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::num)
        |vpiParent:
        \_int_var: (work@mailbox::num), line:6:14, endln:6:17
        |vpiFullName:work@mailbox::num
        |vpiActual:
        \_int_typespec: , line:6:14, endln:6:17
      |vpiFullName:work@mailbox::num
      |vpiSigned:1
  |vpiMethod:
  \_task: (work@mailbox::put), line:9:5, endln:10:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:9:15, endln:9:22
      |vpiParent:
      \_task: (work@mailbox::put), line:9:5, endln:10:12
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:12:5, endln:13:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_logic_var: (work@mailbox::try_put)
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), line:12:23, endln:12:30
      |vpiParent:
      \_function: (work@mailbox::try_put), line:12:5, endln:13:16
      |vpiDirection:1
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::get), line:15:5, endln:16:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:15:19, endln:15:26
      |vpiParent:
      \_task: (work@mailbox::get), line:15:5, endln:16:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:18:5, endln:19:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_get)
        |vpiParent:
        \_int_var: (work@mailbox::try_get), line:18:14, endln:18:17
        |vpiFullName:work@mailbox::try_get
        |vpiActual:
        \_int_typespec: , line:18:14, endln:18:17
      |vpiFullName:work@mailbox::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:18:31, endln:18:38
      |vpiParent:
      \_function: (work@mailbox::try_get), line:18:5, endln:19:16
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_task: (work@mailbox::peek), line:21:5, endln:22:12
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (message), line:21:20, endln:21:27
      |vpiParent:
      \_task: (work@mailbox::peek), line:21:5, endln:22:12
      |vpiDirection:6
      |vpiName:message
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
    |vpiParent:
    \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiTypespec:
      \_ref_typespec: (work@mailbox::try_peek)
        |vpiParent:
        \_int_var: (work@mailbox::try_peek), line:24:14, endln:24:17
        |vpiFullName:work@mailbox::try_peek
        |vpiActual:
        \_int_typespec: , line:24:14, endln:24:17
      |vpiFullName:work@mailbox::try_peek
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (message), line:24:31, endln:24:38
      |vpiParent:
      \_function: (work@mailbox::try_peek), line:24:5, endln:25:16
      |vpiDirection:6
      |vpiName:message
|uhdmallClasses:
\_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@process
  |vpiTypedef:
  \_enum_typespec: (state), line:32:5, endln:32:74
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:32:20, endln:32:28
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:FINISHED
      |INT:0
      |vpiDecompile:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:32:30, endln:32:37
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:RUNNING
      |INT:1
      |vpiDecompile:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:32:39, endln:32:46
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:WAITING
      |INT:2
      |vpiDecompile:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:32:48, endln:32:57
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:SUSPENDED
      |INT:3
      |vpiDecompile:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:32:59, endln:32:65
      |vpiParent:
      \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiName:KILLED
      |INT:4
      |vpiDecompile:4
      |vpiSize:64
  |vpiMethod:
  \_function: (work@process::self), line:34:5, endln:34:11
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_class_var: (work@process::self), line:34:21, endln:34:28
      |vpiParent:
      \_function: (work@process::self), line:34:5, endln:34:11
      |vpiTypespec:
      \_ref_typespec: (work@process::self)
        |vpiParent:
        \_class_var: (work@process::self), line:34:21, endln:34:28
        |vpiFullName:work@process::self
        |vpiActual:
        \_class_typespec: , line:34:21, endln:34:28
      |vpiFullName:work@process::self
  |vpiMethod:
  \_function: (work@process::status), line:37:5, endln:38:16
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_enum_var: (work@process::status), line:37:14, endln:37:19
      |vpiParent:
      \_function: (work@process::status), line:37:5, endln:38:16
      |vpiTypespec:
      \_ref_typespec: (work@process::status)
        |vpiParent:
        \_enum_var: (work@process::status), line:37:14, endln:37:19
        |vpiFullName:work@process::status
        |vpiActual:
        \_enum_typespec: (state), line:32:5, endln:32:74
      |vpiFullName:work@process::status
  |vpiMethod:
  \_task: (work@process::kill), line:40:5, endln:41:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::await), line:43:5, endln:44:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::suspend), line:46:5, endln:47:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiMethod:1
    |vpiVisibility:1
  |vpiMethod:
  \_task: (work@process::resume), line:49:5, endln:50:12
    |vpiParent:
    \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiMethod:1
    |vpiVisibility:1
|uhdmallClasses:
\_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:57:5, endln:58:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiMethod:1
    |vpiReturn:
    \_class_var: (work@semaphore::new), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::new)
        |vpiParent:
        \_class_var: (work@semaphore::new), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new
        |vpiActual:
        \_class_typespec: 
      |vpiFullName:work@semaphore::new
    |vpiIODecl:
    \_io_decl: (keyCount), line:57:22, endln:57:30
      |vpiParent:
      \_function: (work@semaphore::new), line:57:5, endln:58:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:57:33, endln:57:34
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::new::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:57:22, endln:57:30
        |vpiFullName:work@semaphore::new::keyCount
        |vpiActual:
        \_int_typespec: , line:57:18, endln:57:21
  |vpiMethod:
  \_task: (work@semaphore::put), line:60:5, endln:61:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:60:18, endln:60:26
      |vpiParent:
      \_task: (work@semaphore::put), line:60:5, endln:61:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:60:29, endln:60:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::put::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:60:18, endln:60:26
        |vpiFullName:work@semaphore::put::keyCount
        |vpiActual:
        \_int_typespec: , line:60:14, endln:60:17
  |vpiMethod:
  \_task: (work@semaphore::get), line:63:5, endln:64:12
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:63:18, endln:63:26
      |vpiParent:
      \_task: (work@semaphore::get), line:63:5, endln:64:12
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:63:29, endln:63:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:63:18, endln:63:26
        |vpiFullName:work@semaphore::get::keyCount
        |vpiActual:
        \_int_typespec: , line:63:14, endln:63:17
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:66:5, endln:67:16
    |vpiParent:
    \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiMethod:1
    |vpiVisibility:1
    |vpiReturn:
    \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiTypespec:
      \_ref_typespec: (work@semaphore::try_get)
        |vpiParent:
        \_int_var: (work@semaphore::try_get), line:66:14, endln:66:17
        |vpiFullName:work@semaphore::try_get
        |vpiActual:
        \_int_typespec: , line:66:14, endln:66:17
      |vpiFullName:work@semaphore::try_get
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (keyCount), line:66:30, endln:66:38
      |vpiParent:
      \_function: (work@semaphore::try_get), line:66:5, endln:67:16
      |vpiDirection:1
      |vpiName:keyCount
      |vpiExpr:
      \_constant: , line:66:41, endln:66:42
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiTypedef:
      \_ref_typespec: (work@semaphore::try_get::keyCount)
        |vpiParent:
        \_io_decl: (keyCount), line:66:30, endln:66:38
        |vpiFullName:work@semaphore::try_get::keyCount
        |vpiActual:
        \_int_typespec: , line:66:26, endln:66:29
|uhdmallInterfaces:
\_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_apb_if
  |vpiParameter:
  \_parameter: (work@rggen_apb_if.ADDRESS_WIDTH), line:2:17, endln:2:30
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_if.ADDRESS_WIDTH), line:2:17, endln:2:30
      |vpiFullName:work@rggen_apb_if.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_apb_if.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_apb_if.BUS_WIDTH), line:3:17, endln:3:26
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_if.BUS_WIDTH), line:3:17, endln:3:26
      |vpiFullName:work@rggen_apb_if.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_apb_if.BUS_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiRhs:
    \_constant: , line:2:33, endln:2:35
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:35
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_if)
        |vpiParent:
        \_constant: , line:2:33, endln:2:35
        |vpiFullName:work@rggen_apb_if
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiRhs:
    \_constant: , line:3:33, endln:3:35
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:35
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_if)
        |vpiParent:
        \_constant: , line:3:33, endln:3:35
        |vpiFullName:work@rggen_apb_if
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiDefName:work@rggen_apb_if
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.psel), line:5:29, endln:5:33
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.psel)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.psel), line:5:29, endln:5:33
      |vpiFullName:work@rggen_apb_if.psel
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:8
    |vpiName:psel
    |vpiFullName:work@rggen_apb_if.psel
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.penable), line:6:29, endln:6:36
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.penable)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.penable), line:6:29, endln:6:36
      |vpiFullName:work@rggen_apb_if.penable
      |vpiActual:
      \_logic_typespec: , line:6:3, endln:6:8
    |vpiName:penable
    |vpiFullName:work@rggen_apb_if.penable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.paddr), line:7:29, endln:7:34
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.paddr)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.paddr), line:7:29, endln:7:34
      |vpiFullName:work@rggen_apb_if.paddr
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:28
    |vpiName:paddr
    |vpiFullName:work@rggen_apb_if.paddr
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pprot), line:8:29, endln:8:34
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pprot)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pprot), line:8:29, endln:8:34
      |vpiFullName:work@rggen_apb_if.pprot
      |vpiActual:
      \_logic_typespec: , line:8:3, endln:8:14
    |vpiName:pprot
    |vpiFullName:work@rggen_apb_if.pprot
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pwrite), line:9:29, endln:9:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pwrite)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pwrite), line:9:29, endln:9:35
      |vpiFullName:work@rggen_apb_if.pwrite
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:8
    |vpiName:pwrite
    |vpiFullName:work@rggen_apb_if.pwrite
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pstrb), line:10:29, endln:10:34
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pstrb)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pstrb), line:10:29, endln:10:34
      |vpiFullName:work@rggen_apb_if.pstrb
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:26
    |vpiName:pstrb
    |vpiFullName:work@rggen_apb_if.pstrb
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pwdata), line:11:29, endln:11:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pwdata)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pwdata), line:11:29, endln:11:35
      |vpiFullName:work@rggen_apb_if.pwdata
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:24
    |vpiName:pwdata
    |vpiFullName:work@rggen_apb_if.pwdata
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pready), line:12:29, endln:12:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pready)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pready), line:12:29, endln:12:35
      |vpiFullName:work@rggen_apb_if.pready
      |vpiActual:
      \_logic_typespec: , line:12:3, endln:12:8
    |vpiName:pready
    |vpiFullName:work@rggen_apb_if.pready
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.prdata), line:13:29, endln:13:35
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.prdata)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.prdata), line:13:29, endln:13:35
      |vpiFullName:work@rggen_apb_if.prdata
      |vpiActual:
      \_logic_typespec: , line:13:3, endln:13:24
    |vpiName:prdata
    |vpiFullName:work@rggen_apb_if.prdata
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_if.pslverr), line:14:29, endln:14:36
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_if.pslverr)
      |vpiParent:
      \_logic_net: (work@rggen_apb_if.pslverr), line:14:29, endln:14:36
      |vpiFullName:work@rggen_apb_if.pslverr
      |vpiActual:
      \_logic_typespec: , line:14:3, endln:14:8
    |vpiName:pslverr
    |vpiFullName:work@rggen_apb_if.pslverr
    |vpiNetType:36
  |vpiModport:
  \_modport: (master), line:16:11, endln:16:17
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiName:master
    |vpiIODecl:
    \_io_decl: (psel), line:17:13, endln:17:17
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:psel
    |vpiIODecl:
    \_io_decl: (penable), line:18:13, endln:18:20
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:penable
    |vpiIODecl:
    \_io_decl: (paddr), line:19:13, endln:19:18
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:paddr
    |vpiIODecl:
    \_io_decl: (pprot), line:20:13, endln:20:18
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:pprot
    |vpiIODecl:
    \_io_decl: (pwrite), line:21:13, endln:21:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:pwrite
    |vpiIODecl:
    \_io_decl: (pstrb), line:22:13, endln:22:18
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:pstrb
    |vpiIODecl:
    \_io_decl: (pwdata), line:23:13, endln:23:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:pwdata
    |vpiIODecl:
    \_io_decl: (pready), line:24:13, endln:24:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:pready
    |vpiIODecl:
    \_io_decl: (prdata), line:25:13, endln:25:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:prdata
    |vpiIODecl:
    \_io_decl: (pslverr), line:26:13, endln:26:20
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:pslverr
  |vpiModport:
  \_modport: (monitor), line:42:11, endln:42:18
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiName:monitor
    |vpiIODecl:
    \_io_decl: (psel), line:43:11, endln:43:15
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:psel
    |vpiIODecl:
    \_io_decl: (penable), line:44:11, endln:44:18
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:penable
    |vpiIODecl:
    \_io_decl: (paddr), line:45:11, endln:45:16
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:paddr
    |vpiIODecl:
    \_io_decl: (pprot), line:46:11, endln:46:16
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pprot
    |vpiIODecl:
    \_io_decl: (pwrite), line:47:11, endln:47:17
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pwrite
    |vpiIODecl:
    \_io_decl: (pstrb), line:48:11, endln:48:16
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pstrb
    |vpiIODecl:
    \_io_decl: (pwdata), line:49:11, endln:49:17
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pwdata
    |vpiIODecl:
    \_io_decl: (pready), line:50:11, endln:50:17
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pready
    |vpiIODecl:
    \_io_decl: (prdata), line:51:11, endln:51:17
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:prdata
    |vpiIODecl:
    \_io_decl: (pslverr), line:52:11, endln:52:18
      |vpiParent:
      \_modport: (monitor), line:42:11, endln:42:18
      |vpiDirection:1
      |vpiName:pslverr
  |vpiModport:
  \_modport: (slave), line:29:11, endln:29:16
    |vpiParent:
    \_interface_inst: work@rggen_apb_if (work@rggen_apb_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_if.sv, line:1:1, endln:54:13
    |vpiName:slave
    |vpiIODecl:
    \_io_decl: (psel), line:30:13, endln:30:17
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:psel
    |vpiIODecl:
    \_io_decl: (penable), line:31:13, endln:31:20
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:penable
    |vpiIODecl:
    \_io_decl: (paddr), line:32:13, endln:32:18
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:paddr
    |vpiIODecl:
    \_io_decl: (pprot), line:33:13, endln:33:18
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:pprot
    |vpiIODecl:
    \_io_decl: (pwrite), line:34:13, endln:34:19
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:pwrite
    |vpiIODecl:
    \_io_decl: (pstrb), line:35:13, endln:35:18
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:pstrb
    |vpiIODecl:
    \_io_decl: (pwdata), line:36:13, endln:36:19
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:1
      |vpiName:pwdata
    |vpiIODecl:
    \_io_decl: (pready), line:37:13, endln:37:19
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:2
      |vpiName:pready
    |vpiIODecl:
    \_io_decl: (prdata), line:38:13, endln:38:19
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:2
      |vpiName:prdata
    |vpiIODecl:
    \_io_decl: (pslverr), line:39:13, endln:39:20
      |vpiParent:
      \_modport: (slave), line:29:11, endln:29:16
      |vpiDirection:2
      |vpiName:pslverr
|uhdmallInterfaces:
\_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_bit_field_if
  |vpiParameter:
  \_parameter: (work@rggen_bit_field_if.WIDTH), line:2:17, endln:2:22
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bit_field_if.WIDTH), line:2:17, endln:2:22
      |vpiFullName:work@rggen_bit_field_if.WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_bit_field_if.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:27
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiRhs:
    \_constant: , line:2:25, endln:2:27
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:27
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field_if)
        |vpiParent:
        \_constant: , line:2:25, endln:2:27
        |vpiFullName:work@rggen_bit_field_if
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bit_field_if.WIDTH), line:2:17, endln:2:22
  |vpiDefName:work@rggen_bit_field_if
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.valid), line:4:21, endln:4:26
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.valid)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.valid), line:4:21, endln:4:26
      |vpiFullName:work@rggen_bit_field_if.valid
      |vpiActual:
      \_logic_typespec: , line:4:3, endln:4:8
    |vpiName:valid
    |vpiFullName:work@rggen_bit_field_if.valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.read_mask), line:5:21, endln:5:30
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.read_mask)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.read_mask), line:5:21, endln:5:30
      |vpiFullName:work@rggen_bit_field_if.read_mask
      |vpiActual:
      \_logic_typespec: , line:5:3, endln:5:20
    |vpiName:read_mask
    |vpiFullName:work@rggen_bit_field_if.read_mask
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.write_mask), line:6:21, endln:6:31
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.write_mask)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.write_mask), line:6:21, endln:6:31
      |vpiFullName:work@rggen_bit_field_if.write_mask
      |vpiActual:
      \_logic_typespec: , line:6:3, endln:6:20
    |vpiName:write_mask
    |vpiFullName:work@rggen_bit_field_if.write_mask
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.write_data), line:7:21, endln:7:31
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.write_data)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.write_data), line:7:21, endln:7:31
      |vpiFullName:work@rggen_bit_field_if.write_data
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:20
    |vpiName:write_data
    |vpiFullName:work@rggen_bit_field_if.write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.read_data), line:8:21, endln:8:30
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.read_data)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.read_data), line:8:21, endln:8:30
      |vpiFullName:work@rggen_bit_field_if.read_data
      |vpiActual:
      \_logic_typespec: , line:8:3, endln:8:20
    |vpiName:read_data
    |vpiFullName:work@rggen_bit_field_if.read_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_if.value), line:9:21, endln:9:26
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_if.value)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_if.value), line:9:21, endln:9:26
      |vpiFullName:work@rggen_bit_field_if.value
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:20
    |vpiName:value
    |vpiFullName:work@rggen_bit_field_if.value
    |vpiNetType:36
  |vpiModport:
  \_modport: (bit_field), line:20:11, endln:20:20
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiName:bit_field
    |vpiIODecl:
    \_io_decl: (valid), line:21:13, endln:21:18
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (read_mask), line:22:13, endln:22:22
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:1
      |vpiName:read_mask
    |vpiIODecl:
    \_io_decl: (write_mask), line:23:13, endln:23:23
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:1
      |vpiName:write_mask
    |vpiIODecl:
    \_io_decl: (write_data), line:24:13, endln:24:23
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (read_data), line:25:13, endln:25:22
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:2
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (value), line:26:13, endln:26:18
      |vpiParent:
      \_modport: (bit_field), line:20:11, endln:20:20
      |vpiDirection:2
      |vpiName:value
  |vpiModport:
  \_modport: (monitor), line:29:11, endln:29:18
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiName:monitor
    |vpiIODecl:
    \_io_decl: (valid), line:30:11, endln:30:16
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (read_mask), line:31:11, endln:31:20
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:read_mask
    |vpiIODecl:
    \_io_decl: (write_mask), line:32:11, endln:32:21
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:write_mask
    |vpiIODecl:
    \_io_decl: (write_data), line:33:11, endln:33:21
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (read_data), line:34:11, endln:34:20
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (value), line:35:11, endln:35:16
      |vpiParent:
      \_modport: (monitor), line:29:11, endln:29:18
      |vpiDirection:1
      |vpiName:value
  |vpiModport:
  \_modport: (register), line:11:11, endln:11:19
    |vpiParent:
    \_interface_inst: work@rggen_bit_field_if (work@rggen_bit_field_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_if.sv, line:1:1, endln:37:13
    |vpiName:register
    |vpiIODecl:
    \_io_decl: (valid), line:12:13, endln:12:18
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:2
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (read_mask), line:13:13, endln:13:22
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:2
      |vpiName:read_mask
    |vpiIODecl:
    \_io_decl: (write_mask), line:14:13, endln:14:23
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:2
      |vpiName:write_mask
    |vpiIODecl:
    \_io_decl: (write_data), line:15:13, endln:15:23
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:2
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (read_data), line:16:13, endln:16:22
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:1
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (value), line:17:13, endln:17:18
      |vpiParent:
      \_modport: (register), line:11:11, endln:11:19
      |vpiDirection:1
      |vpiName:value
|uhdmallInterfaces:
\_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_bus_if
  |vpiParameter:
  \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_bus_if.ADDRESS_WIDTH), line:2:17, endln:2:30
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bus_if.ADDRESS_WIDTH), line:2:17, endln:2:30
      |vpiFullName:work@rggen_bus_if.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_bus_if.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_bus_if.BUS_WIDTH), line:3:17, endln:3:26
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bus_if.BUS_WIDTH), line:3:17, endln:3:26
      |vpiFullName:work@rggen_bus_if.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_bus_if.BUS_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_bus_if
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_bus_if
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:35
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiRhs:
    \_constant: , line:2:33, endln:2:35
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:35
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if)
        |vpiParent:
        \_constant: , line:2:33, endln:2:35
        |vpiFullName:work@rggen_bus_if
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bus_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:35
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiRhs:
    \_constant: , line:3:33, endln:3:35
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:35
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bus_if)
        |vpiParent:
        \_constant: , line:3:33, endln:3:35
        |vpiFullName:work@rggen_bus_if
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bus_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:5:11, endln:5:27
  |vpiDefName:work@rggen_bus_if
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.valid), line:7:29, endln:7:34
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.valid)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.valid), line:7:29, endln:7:34
      |vpiFullName:work@rggen_bus_if.valid
      |vpiActual:
      \_logic_typespec: , line:7:3, endln:7:8
    |vpiName:valid
    |vpiFullName:work@rggen_bus_if.valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.access), line:8:29, endln:8:35
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.access)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.access), line:8:29, endln:8:35
      |vpiFullName:work@rggen_bus_if.access
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
    |vpiName:access
    |vpiFullName:work@rggen_bus_if.access
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.address), line:9:29, endln:9:36
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.address)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.address), line:9:29, endln:9:36
      |vpiFullName:work@rggen_bus_if.address
      |vpiActual:
      \_logic_typespec: , line:9:3, endln:9:28
    |vpiName:address
    |vpiFullName:work@rggen_bus_if.address
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.write_data), line:10:29, endln:10:39
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.write_data)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.write_data), line:10:29, endln:10:39
      |vpiFullName:work@rggen_bus_if.write_data
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:24
    |vpiName:write_data
    |vpiFullName:work@rggen_bus_if.write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.strobe), line:11:29, endln:11:35
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.strobe)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.strobe), line:11:29, endln:11:35
      |vpiFullName:work@rggen_bus_if.strobe
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:26
    |vpiName:strobe
    |vpiFullName:work@rggen_bus_if.strobe
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.ready), line:12:29, endln:12:34
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.ready)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.ready), line:12:29, endln:12:34
      |vpiFullName:work@rggen_bus_if.ready
      |vpiActual:
      \_logic_typespec: , line:12:3, endln:12:8
    |vpiName:ready
    |vpiFullName:work@rggen_bus_if.ready
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.status), line:13:29, endln:13:35
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.status)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.status), line:13:29, endln:13:35
      |vpiFullName:work@rggen_bus_if.status
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
    |vpiName:status
    |vpiFullName:work@rggen_bus_if.status
  |vpiNet:
  \_logic_net: (work@rggen_bus_if.read_data), line:14:29, endln:14:38
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bus_if.read_data)
      |vpiParent:
      \_logic_net: (work@rggen_bus_if.read_data), line:14:29, endln:14:38
      |vpiFullName:work@rggen_bus_if.read_data
      |vpiActual:
      \_logic_typespec: , line:14:3, endln:14:24
    |vpiName:read_data
    |vpiFullName:work@rggen_bus_if.read_data
    |vpiNetType:36
  |vpiModport:
  \_modport: (master), line:16:11, endln:16:17
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiName:master
    |vpiIODecl:
    \_io_decl: (valid), line:17:13, endln:17:18
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:18:13, endln:18:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:19:13, endln:19:20
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:20:13, endln:20:23
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:21:13, endln:21:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:2
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:22:13, endln:22:18
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:23:13, endln:23:19
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:24:13, endln:24:22
      |vpiParent:
      \_modport: (master), line:16:11, endln:16:17
      |vpiDirection:1
      |vpiName:read_data
  |vpiModport:
  \_modport: (monitor), line:38:11, endln:38:18
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiName:monitor
    |vpiIODecl:
    \_io_decl: (valid), line:39:11, endln:39:16
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:40:11, endln:40:17
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:41:11, endln:41:18
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:42:11, endln:42:21
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:43:11, endln:43:17
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:44:11, endln:44:16
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:45:11, endln:45:17
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:46:11, endln:46:20
      |vpiParent:
      \_modport: (monitor), line:38:11, endln:38:18
      |vpiDirection:1
      |vpiName:read_data
  |vpiModport:
  \_modport: (slave), line:27:11, endln:27:16
    |vpiParent:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
    |vpiName:slave
    |vpiIODecl:
    \_io_decl: (valid), line:28:13, endln:28:18
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:29:13, endln:29:19
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:1
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:30:13, endln:30:20
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:1
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:31:13, endln:31:23
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:32:13, endln:32:19
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:1
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:33:13, endln:33:18
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:2
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:34:13, endln:34:19
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:2
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:35:13, endln:35:22
      |vpiParent:
      \_modport: (slave), line:27:11, endln:27:16
      |vpiDirection:2
      |vpiName:read_data
|uhdmallInterfaces:
\_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_register_if
  |vpiParameter:
  \_parameter: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_register_if.ADDRESS_WIDTH), line:2:17, endln:2:30
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_if.ADDRESS_WIDTH), line:2:17, endln:2:30
      |vpiFullName:work@rggen_register_if.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_register_if.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_if.BUS_WIDTH), line:3:17, endln:3:26
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_if.BUS_WIDTH), line:3:17, endln:3:26
      |vpiFullName:work@rggen_register_if.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_register_if.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_if.VALUE_WIDTH), line:4:17, endln:4:28
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.VALUE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_if.VALUE_WIDTH), line:4:17, endln:4:28
      |vpiFullName:work@rggen_register_if.VALUE_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_register_if.VALUE_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_register_if
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_register_if
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiRhs:
    \_constant: , line:2:33, endln:2:35
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:35
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if)
        |vpiParent:
        \_constant: , line:2:33, endln:2:35
        |vpiFullName:work@rggen_register_if
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiRhs:
    \_constant: , line:3:33, endln:3:35
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:35
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_if)
        |vpiParent:
        \_constant: , line:3:33, endln:3:35
        |vpiFullName:work@rggen_register_if
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:42
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiRhs:
    \_ref_obj: (work@rggen_register_if.BUS_WIDTH), line:4:33, endln:4:42
      |vpiParent:
      \_param_assign: , line:4:17, endln:4:42
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_register_if.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_register_if.VALUE_WIDTH), line:4:17, endln:4:28
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:6:11, endln:6:27
  |vpiDefName:work@rggen_register_if
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@rggen_register_if.valid), line:8:29, endln:8:34
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.valid)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.valid), line:8:29, endln:8:34
      |vpiFullName:work@rggen_register_if.valid
      |vpiActual:
      \_logic_typespec: , line:8:3, endln:8:8
    |vpiName:valid
    |vpiFullName:work@rggen_register_if.valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.access), line:9:29, endln:9:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.access)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.access), line:9:29, endln:9:35
      |vpiFullName:work@rggen_register_if.access
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
    |vpiName:access
    |vpiFullName:work@rggen_register_if.access
  |vpiNet:
  \_logic_net: (work@rggen_register_if.address), line:10:29, endln:10:36
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.address)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.address), line:10:29, endln:10:36
      |vpiFullName:work@rggen_register_if.address
      |vpiActual:
      \_logic_typespec: , line:10:3, endln:10:28
    |vpiName:address
    |vpiFullName:work@rggen_register_if.address
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.write_data), line:11:29, endln:11:39
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.write_data)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.write_data), line:11:29, endln:11:39
      |vpiFullName:work@rggen_register_if.write_data
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:24
    |vpiName:write_data
    |vpiFullName:work@rggen_register_if.write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.strobe), line:12:29, endln:12:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.strobe)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.strobe), line:12:29, endln:12:35
      |vpiFullName:work@rggen_register_if.strobe
      |vpiActual:
      \_logic_typespec: , line:12:3, endln:12:26
    |vpiName:strobe
    |vpiFullName:work@rggen_register_if.strobe
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.ready), line:13:29, endln:13:34
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.ready)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.ready), line:13:29, endln:13:34
      |vpiFullName:work@rggen_register_if.ready
      |vpiActual:
      \_logic_typespec: , line:13:3, endln:13:8
    |vpiName:ready
    |vpiFullName:work@rggen_register_if.ready
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.status), line:14:29, endln:14:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.status)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.status), line:14:29, endln:14:35
      |vpiFullName:work@rggen_register_if.status
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
    |vpiName:status
    |vpiFullName:work@rggen_register_if.status
  |vpiNet:
  \_logic_net: (work@rggen_register_if.read_data), line:15:29, endln:15:38
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.read_data)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.read_data), line:15:29, endln:15:38
      |vpiFullName:work@rggen_register_if.read_data
      |vpiActual:
      \_logic_typespec: , line:15:3, endln:15:24
    |vpiName:read_data
    |vpiFullName:work@rggen_register_if.read_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.active), line:16:29, endln:16:35
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.active)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.active), line:16:29, endln:16:35
      |vpiFullName:work@rggen_register_if.active
      |vpiActual:
      \_logic_typespec: , line:16:3, endln:16:8
    |vpiName:active
    |vpiFullName:work@rggen_register_if.active
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_if.value), line:17:29, endln:17:34
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_if.value)
      |vpiParent:
      \_logic_net: (work@rggen_register_if.value), line:17:29, endln:17:34
      |vpiFullName:work@rggen_register_if.value
      |vpiActual:
      \_logic_typespec: , line:17:3, endln:17:26
    |vpiName:value
    |vpiFullName:work@rggen_register_if.value
    |vpiNetType:36
  |vpiModport:
  \_modport: (host), line:19:11, endln:19:15
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiName:host
    |vpiIODecl:
    \_io_decl: (valid), line:20:13, endln:20:18
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:2
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:21:13, endln:21:19
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:2
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:22:13, endln:22:20
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:2
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:23:13, endln:23:23
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:2
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:24:13, endln:24:19
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:2
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:25:13, endln:25:18
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:1
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:26:13, endln:26:19
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:1
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:27:13, endln:27:22
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:1
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (active), line:28:13, endln:28:19
      |vpiParent:
      \_modport: (host), line:19:11, endln:19:15
      |vpiDirection:1
      |vpiName:active
  |vpiModport:
  \_modport: (monitor), line:44:11, endln:44:18
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiName:monitor
    |vpiIODecl:
    \_io_decl: (valid), line:45:11, endln:45:16
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:46:11, endln:46:17
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:47:11, endln:47:18
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:48:11, endln:48:21
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:49:11, endln:49:17
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:50:11, endln:50:16
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:51:11, endln:51:17
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:52:11, endln:52:20
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (active), line:53:11, endln:53:17
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:active
    |vpiIODecl:
    \_io_decl: (value), line:54:11, endln:54:16
      |vpiParent:
      \_modport: (monitor), line:44:11, endln:44:18
      |vpiDirection:1
      |vpiName:value
  |vpiModport:
  \_modport: (register), line:31:11, endln:31:19
    |vpiParent:
    \_interface_inst: work@rggen_register_if (work@rggen_register_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_if.sv, line:1:1, endln:56:13
    |vpiName:register
    |vpiIODecl:
    \_io_decl: (valid), line:32:13, endln:32:18
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:1
      |vpiName:valid
    |vpiIODecl:
    \_io_decl: (access), line:33:13, endln:33:19
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:1
      |vpiName:access
    |vpiIODecl:
    \_io_decl: (address), line:34:13, endln:34:20
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:1
      |vpiName:address
    |vpiIODecl:
    \_io_decl: (write_data), line:35:13, endln:35:23
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:1
      |vpiName:write_data
    |vpiIODecl:
    \_io_decl: (strobe), line:36:13, endln:36:19
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:1
      |vpiName:strobe
    |vpiIODecl:
    \_io_decl: (ready), line:37:13, endln:37:18
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:2
      |vpiName:ready
    |vpiIODecl:
    \_io_decl: (status), line:38:13, endln:38:19
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:2
      |vpiName:status
    |vpiIODecl:
    \_io_decl: (read_data), line:39:13, endln:39:22
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:2
      |vpiName:read_data
    |vpiIODecl:
    \_io_decl: (active), line:40:13, endln:40:19
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:2
      |vpiName:active
    |vpiIODecl:
    \_io_decl: (value), line:41:13, endln:41:18
      |vpiParent:
      \_modport: (register), line:31:11, endln:31:19
      |vpiDirection:2
      |vpiName:value
|uhdmallModules:
\_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@block_0
  |vpiParameter:
  \_parameter: (work@block_0.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@block_0.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@block_0.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@block_0.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@block_0.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@block_0.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@block_0.ADDRESS_WIDTH), line:25:17, endln:25:30
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@block_0.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@block_0.ADDRESS_WIDTH), line:25:17, endln:25:30
      |vpiFullName:work@block_0.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:25:13, endln:25:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@block_0.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@block_0.PRE_DECODE), line:26:17, endln:26:27
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.PRE_DECODE)
      |vpiParent:
      \_parameter: (work@block_0.PRE_DECODE), line:26:17, endln:26:27
      |vpiFullName:work@block_0.PRE_DECODE
      |vpiActual:
      \_bit_typespec: , line:26:13, endln:26:16
    |vpiName:PRE_DECODE
    |vpiFullName:work@block_0.PRE_DECODE
  |vpiParameter:
  \_parameter: (work@block_0.BASE_ADDRESS), line:27:37, endln:27:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.BASE_ADDRESS)
      |vpiParent:
      \_parameter: (work@block_0.BASE_ADDRESS), line:27:37, endln:27:49
      |vpiFullName:work@block_0.BASE_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:27:13, endln:27:36
    |vpiName:BASE_ADDRESS
    |vpiFullName:work@block_0.BASE_ADDRESS
  |vpiParameter:
  \_parameter: (work@block_0.ERROR_STATUS), line:28:17, endln:28:29
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.ERROR_STATUS)
      |vpiParent:
      \_parameter: (work@block_0.ERROR_STATUS), line:28:17, endln:28:29
      |vpiFullName:work@block_0.ERROR_STATUS
      |vpiActual:
      \_bit_typespec: , line:28:13, endln:28:16
    |vpiName:ERROR_STATUS
    |vpiFullName:work@block_0.ERROR_STATUS
  |vpiParameter:
  \_parameter: (work@block_0.DEFAULT_READ_DATA), line:29:24, endln:29:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.DEFAULT_READ_DATA)
      |vpiParent:
      \_parameter: (work@block_0.DEFAULT_READ_DATA), line:29:24, endln:29:41
      |vpiFullName:work@block_0.DEFAULT_READ_DATA
      |vpiActual:
      \_bit_typespec: , line:29:13, endln:29:23
    |vpiName:DEFAULT_READ_DATA
    |vpiFullName:work@block_0.DEFAULT_READ_DATA
  |vpiParameter:
  \_parameter: (work@block_0.INSERT_SLICER), line:30:17, endln:30:30
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_0.INSERT_SLICER)
      |vpiParent:
      \_parameter: (work@block_0.INSERT_SLICER), line:30:17, endln:30:30
      |vpiFullName:work@block_0.INSERT_SLICER
      |vpiActual:
      \_bit_typespec: , line:30:13, endln:30:16
    |vpiName:INSERT_SLICER
    |vpiFullName:work@block_0.INSERT_SLICER
  |vpiParameter:
  \_parameter: (work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE), line:31:28, endln:31:65
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiTypespec:
    \_ref_typespec: (work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE)
      |vpiParent:
      \_parameter: (work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE), line:31:28, endln:31:65
      |vpiFullName:work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE
      |vpiActual:
      \_bit_typespec: , line:31:13, endln:31:27
    |vpiName:REGISTER_10_BIT_FIELD_1_INITIAL_VALUE
    |vpiFullName:work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@block_0
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@block_0.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@block_0.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@block_0.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@block_0
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@block_0.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@block_0.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:25:17, endln:25:34
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:25:33, endln:25:34
      |vpiParent:
      \_param_assign: , line:25:17, endln:25:34
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:25:33, endln:25:34
        |vpiFullName:work@block_0
        |vpiActual:
        \_int_typespec: , line:25:13, endln:25:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.ADDRESS_WIDTH), line:25:17, endln:25:30
  |vpiParamAssign:
  \_param_assign: , line:26:17, endln:26:31
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:26:30, endln:26:31
      |vpiParent:
      \_param_assign: , line:26:17, endln:26:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:26:30, endln:26:31
        |vpiFullName:work@block_0
        |vpiActual:
        \_bit_typespec: , line:26:13, endln:26:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.PRE_DECODE), line:26:17, endln:26:27
  |vpiParamAssign:
  \_param_assign: , line:27:37, endln:27:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:27:52, endln:27:54
      |vpiParent:
      \_param_assign: , line:27:37, endln:27:54
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:27:52, endln:27:54
        |vpiFullName:work@block_0
        |vpiActual:
        \_bit_typespec: , line:27:13, endln:27:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@block_0.BASE_ADDRESS), line:27:37, endln:27:49
  |vpiParamAssign:
  \_param_assign: , line:28:17, endln:28:33
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:28:32, endln:28:33
      |vpiParent:
      \_param_assign: , line:28:17, endln:28:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:28:32, endln:28:33
        |vpiFullName:work@block_0
        |vpiActual:
        \_bit_typespec: , line:28:13, endln:28:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.ERROR_STATUS), line:28:17, endln:28:29
  |vpiParamAssign:
  \_param_assign: , line:29:24, endln:29:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:29:44, endln:29:46
      |vpiParent:
      \_param_assign: , line:29:24, endln:29:46
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:29:44, endln:29:46
        |vpiFullName:work@block_0
        |vpiActual:
        \_bit_typespec: , line:29:13, endln:29:23
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@block_0.DEFAULT_READ_DATA), line:29:24, endln:29:41
  |vpiParamAssign:
  \_param_assign: , line:30:17, endln:30:34
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_constant: , line:30:33, endln:30:34
      |vpiParent:
      \_param_assign: , line:30:17, endln:30:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_0)
        |vpiParent:
        \_constant: , line:30:33, endln:30:34
        |vpiFullName:work@block_0
        |vpiActual:
        \_bit_typespec: , line:30:13, endln:30:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_0.INSERT_SLICER), line:30:17, endln:30:30
  |vpiParamAssign:
  \_param_assign: , line:31:28, endln:31:77
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiRhs:
    \_operation: , line:31:68, endln:31:77
      |vpiParent:
      \_param_assign: , line:31:28, endln:31:77
      |vpiOpType:34
      |vpiOperand:
      \_constant: , line:31:69, endln:31:70
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiOperand:
      \_operation: , line:31:70, endln:31:76
        |vpiParent:
        \_operation: , line:31:68, endln:31:77
        |vpiOpType:33
        |vpiOperand:
        \_constant: , line:31:71, endln:31:75
          |vpiDecompile:2'h0
          |vpiSize:2
          |HEX:0
          |vpiConstType:5
    |vpiLhs:
    \_parameter: (work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE), line:31:28, endln:31:65
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:23:10, endln:23:26
  |vpiDefName:work@block_0
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@block_0.i_clk), line:33:15, endln:33:20
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_clk
    |vpiFullName:work@block_0.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_rst_n), line:34:15, endln:34:22
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_rst_n
    |vpiFullName:work@block_0.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_0), line:36:22, endln:36:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_0
    |vpiFullName:work@block_0.o_register_0_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_1), line:37:22, endln:37:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_1
    |vpiFullName:work@block_0.o_register_0_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_2), line:38:16, endln:38:40
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_2
    |vpiFullName:work@block_0.o_register_0_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_3), line:39:22, endln:39:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_3
    |vpiFullName:work@block_0.o_register_0_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_4), line:40:22, endln:40:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_4
    |vpiFullName:work@block_0.o_register_0_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_5), line:41:22, endln:41:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_5
    |vpiFullName:work@block_0.o_register_0_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_0_bit_field_6), line:42:22, endln:42:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_6
    |vpiFullName:work@block_0.o_register_0_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_0_bit_field_6), line:43:21, endln:43:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_0_bit_field_6
    |vpiFullName:work@block_0.i_register_0_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_1), line:44:16, endln:44:28
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_1
    |vpiFullName:work@block_0.o_register_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_2_bit_field_0), line:45:21, endln:45:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_0
    |vpiFullName:work@block_0.i_register_2_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_2_bit_field_2_latch), line:46:15, endln:46:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_2_latch
    |vpiFullName:work@block_0.i_register_2_bit_field_2_latch
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_2_bit_field_2), line:47:21, endln:47:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_2
    |vpiFullName:work@block_0.i_register_2_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_2_bit_field_2), line:48:22, endln:48:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_2_bit_field_2
    |vpiFullName:work@block_0.o_register_2_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_2_bit_field_3), line:49:21, endln:49:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_3
    |vpiFullName:work@block_0.i_register_2_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_2_bit_field_3), line:50:22, endln:50:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_2_bit_field_3
    |vpiFullName:work@block_0.o_register_2_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_3_bit_field_0), line:51:22, endln:51:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_0
    |vpiFullName:work@block_0.o_register_3_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_3_bit_field_1), line:52:22, endln:52:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_1
    |vpiFullName:work@block_0.o_register_3_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_2_trigger
    |vpiFullName:work@block_0.o_register_3_bit_field_2_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_3_trigger
    |vpiFullName:work@block_0.o_register_3_bit_field_3_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_4_bit_field_0_set), line:55:21, endln:55:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_0_set
    |vpiFullName:work@block_0.i_register_4_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_4_bit_field_0), line:56:22, endln:56:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_0
    |vpiFullName:work@block_0.o_register_4_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_4_bit_field_1_set), line:57:21, endln:57:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_1_set
    |vpiFullName:work@block_0.i_register_4_bit_field_1_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_4_bit_field_1), line:58:22, endln:58:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_1
    |vpiFullName:work@block_0.o_register_4_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_1_unmasked
    |vpiFullName:work@block_0.o_register_4_bit_field_1_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_4_bit_field_3_clear), line:60:21, endln:60:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_3_clear
    |vpiFullName:work@block_0.i_register_4_bit_field_3_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_4_bit_field_3), line:61:22, endln:61:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_3
    |vpiFullName:work@block_0.o_register_4_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_0_clear), line:62:15, endln:62:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_0_clear
    |vpiFullName:work@block_0.i_register_5_bit_field_0_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_0), line:63:22, endln:63:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_0
    |vpiFullName:work@block_0.o_register_5_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_1), line:64:22, endln:64:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_1
    |vpiFullName:work@block_0.o_register_5_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_2_set), line:65:15, endln:65:43
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_2_set
    |vpiFullName:work@block_0.i_register_5_bit_field_2_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_2), line:66:21, endln:66:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_2
    |vpiFullName:work@block_0.i_register_5_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_2), line:67:22, endln:67:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_2
    |vpiFullName:work@block_0.o_register_5_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_3), line:68:21, endln:68:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_3
    |vpiFullName:work@block_0.i_register_5_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_3), line:69:22, endln:69:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_3
    |vpiFullName:work@block_0.o_register_5_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_4_enable), line:70:15, endln:70:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_4_enable
    |vpiFullName:work@block_0.i_register_5_bit_field_4_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_4), line:71:22, endln:71:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_4
    |vpiFullName:work@block_0.o_register_5_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_5), line:72:22, endln:72:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_5
    |vpiFullName:work@block_0.o_register_5_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_6), line:73:22, endln:73:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_6
    |vpiFullName:work@block_0.o_register_5_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_5_bit_field_7_lock), line:74:15, endln:74:44
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_7_lock
    |vpiFullName:work@block_0.i_register_5_bit_field_7_lock
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_7), line:75:22, endln:75:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_7
    |vpiFullName:work@block_0.o_register_5_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_8), line:76:22, endln:76:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_8
    |vpiFullName:work@block_0.o_register_5_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_5_bit_field_9), line:77:22, endln:77:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_9
    |vpiFullName:work@block_0.o_register_5_bit_field_9
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_0_set), line:78:21, endln:78:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_0_set
    |vpiFullName:work@block_0.i_register_6_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_0), line:79:22, endln:79:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_0
    |vpiFullName:work@block_0.o_register_6_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_1_set), line:80:21, endln:80:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_1_set
    |vpiFullName:work@block_0.i_register_6_bit_field_1_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_1), line:81:22, endln:81:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_1
    |vpiFullName:work@block_0.o_register_6_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_1_unmasked
    |vpiFullName:work@block_0.o_register_6_bit_field_1_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_3_set), line:83:21, endln:83:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_3_set
    |vpiFullName:work@block_0.i_register_6_bit_field_3_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_3), line:84:22, endln:84:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_3
    |vpiFullName:work@block_0.o_register_6_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_4_set), line:85:21, endln:85:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_4_set
    |vpiFullName:work@block_0.i_register_6_bit_field_4_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_4), line:86:22, endln:86:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_4
    |vpiFullName:work@block_0.o_register_6_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_4_unmasked
    |vpiFullName:work@block_0.o_register_6_bit_field_4_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_6_clear), line:88:21, endln:88:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_6_clear
    |vpiFullName:work@block_0.i_register_6_bit_field_6_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_6), line:89:22, endln:89:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_6
    |vpiFullName:work@block_0.o_register_6_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_6_bit_field_7_clear), line:90:21, endln:90:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_7_clear
    |vpiFullName:work@block_0.i_register_6_bit_field_7_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_7), line:91:22, endln:91:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_7
    |vpiFullName:work@block_0.o_register_6_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_8), line:92:22, endln:92:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_8
    |vpiFullName:work@block_0.o_register_6_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_6_bit_field_9), line:93:22, endln:93:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_9
    |vpiFullName:work@block_0.o_register_6_bit_field_9
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_7_bit_field_0), line:94:22, endln:94:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_0
    |vpiFullName:work@block_0.o_register_7_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_7_bit_field_1), line:95:22, endln:95:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_1
    |vpiFullName:work@block_0.o_register_7_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_7_bit_field_2), line:96:22, endln:96:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_2
    |vpiFullName:work@block_0.o_register_7_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_7_bit_field_3), line:97:22, endln:97:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_3
    |vpiFullName:work@block_0.o_register_7_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_8_bit_field_0_set), line:98:21, endln:98:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_0_set
    |vpiFullName:work@block_0.i_register_8_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_0), line:99:22, endln:99:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_0
    |vpiFullName:work@block_0.o_register_8_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_8_bit_field_1_clear), line:100:21, endln:100:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_1_clear
    |vpiFullName:work@block_0.i_register_8_bit_field_1_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_1), line:101:22, endln:101:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_1
    |vpiFullName:work@block_0.o_register_8_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_8_bit_field_2_set), line:102:21, endln:102:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_2_set
    |vpiFullName:work@block_0.i_register_8_bit_field_2_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_2), line:103:22, endln:103:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_2
    |vpiFullName:work@block_0.o_register_8_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_8_bit_field_3_clear), line:104:21, endln:104:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_3_clear
    |vpiFullName:work@block_0.i_register_8_bit_field_3_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_3), line:105:22, endln:105:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_3
    |vpiFullName:work@block_0.o_register_8_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_4), line:106:22, endln:106:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_4
    |vpiFullName:work@block_0.o_register_8_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_8_bit_field_5), line:107:22, endln:107:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_5
    |vpiFullName:work@block_0.o_register_8_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_0), line:108:22, endln:108:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0
    |vpiFullName:work@block_0.o_register_9_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0_write_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_0_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0_read_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_0_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_9_bit_field_1), line:111:21, endln:111:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_1
    |vpiFullName:work@block_0.i_register_9_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_1_read_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_1_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_2), line:113:22, endln:113:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_2
    |vpiFullName:work@block_0.o_register_9_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_2_write_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_2_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_3), line:115:22, endln:115:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3
    |vpiFullName:work@block_0.o_register_9_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_9_bit_field_3), line:116:21, endln:116:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_3
    |vpiFullName:work@block_0.i_register_9_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3_write_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_3_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3_read_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_3_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_9_bit_field_4), line:119:21, endln:119:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_4
    |vpiFullName:work@block_0.i_register_9_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_4_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_4_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_9_bit_field_5), line:121:21, endln:121:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_5
    |vpiFullName:work@block_0.i_register_9_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_5_trigger
    |vpiFullName:work@block_0.o_register_9_bit_field_5_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_10_bit_field_0), line:123:32, endln:123:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_0
    |vpiFullName:work@block_0.o_register_10_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_10_bit_field_1), line:124:32, endln:124:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_1
    |vpiFullName:work@block_0.o_register_10_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_10_bit_field_2), line:125:32, endln:125:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_2
    |vpiFullName:work@block_0.o_register_10_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_11_bit_field_0), line:126:37, endln:126:62
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_11_bit_field_0
    |vpiFullName:work@block_0.o_register_11_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_11_bit_field_1), line:127:37, endln:127:62
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_11_bit_field_1
    |vpiFullName:work@block_0.o_register_11_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_12_bit_field_0), line:128:16, endln:128:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_12_bit_field_0
    |vpiFullName:work@block_0.o_register_12_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_12_bit_field_1), line:129:16, endln:129:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_12_bit_field_1
    |vpiFullName:work@block_0.o_register_12_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_0), line:130:22, endln:130:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_0
    |vpiFullName:work@block_0.o_register_13_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_13_bit_field_1), line:131:21, endln:131:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_1
    |vpiFullName:work@block_0.i_register_13_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_2), line:132:22, endln:132:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_2
    |vpiFullName:work@block_0.o_register_13_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_3), line:133:22, endln:133:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3
    |vpiFullName:work@block_0.o_register_13_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3_write_trigger
    |vpiFullName:work@block_0.o_register_13_bit_field_3_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3_read_trigger
    |vpiFullName:work@block_0.o_register_13_bit_field_3_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_4), line:136:22, endln:136:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_4
    |vpiFullName:work@block_0.o_register_13_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_5), line:137:22, endln:137:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_5
    |vpiFullName:work@block_0.o_register_13_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_6), line:138:22, endln:138:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_6
    |vpiFullName:work@block_0.o_register_13_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_6_hw_clear
    |vpiFullName:work@block_0.i_register_13_bit_field_6_hw_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_7), line:140:22, endln:140:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_7
    |vpiFullName:work@block_0.o_register_13_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_7_hw_set
    |vpiFullName:work@block_0.i_register_13_bit_field_7_hw_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.o_register_13_bit_field_8), line:142:22, endln:142:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_8
    |vpiFullName:work@block_0.o_register_13_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_8_hw_write_enable
    |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_8_hw_write_data
    |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_0.apb_if), line:35:22, endln:35:28
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:apb_if
    |vpiFullName:work@block_0.apb_if
  |vpiNet:
  \_logic_net: (work@block_0.register_15_bus_if), line:145:23, endln:145:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:register_15_bus_if
    |vpiFullName:work@block_0.register_15_bus_if
  |vpiNet:
  \_logic_net: (work@block_0.u_adapter.register_if.register_if), line:163:20, endln:163:31
    |vpiParent:
    \_port: (register_if), line:163:5, endln:163:32
    |vpiName:register_if
    |vpiFullName:work@block_0.u_adapter.register_if.register_if
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:33:15, endln:33:20
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_clk.i_clk), line:33:15, endln:33:20
      |vpiParent:
      \_port: (i_clk), line:33:15, endln:33:20
      |vpiName:i_clk
      |vpiFullName:work@block_0.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@block_0.i_clk), line:33:15, endln:33:20
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_clk)
      |vpiParent:
      \_port: (i_clk), line:33:15, endln:33:20
      |vpiFullName:work@block_0.i_clk
      |vpiActual:
      \_logic_typespec: , line:33:9, endln:33:14
  |vpiPort:
  \_port: (i_rst_n), line:34:15, endln:34:22
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_rst_n.i_rst_n), line:34:15, endln:34:22
      |vpiParent:
      \_port: (i_rst_n), line:34:15, endln:34:22
      |vpiName:i_rst_n
      |vpiFullName:work@block_0.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@block_0.i_rst_n), line:34:15, endln:34:22
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:34:15, endln:34:22
      |vpiFullName:work@block_0.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:34:9, endln:34:14
  |vpiPort:
  \_port: (apb_if), line:35:22, endln:35:28
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:apb_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.apb_if.apb_if), line:35:22, endln:35:28
      |vpiParent:
      \_port: (apb_if), line:35:22, endln:35:28
      |vpiName:apb_if
      |vpiFullName:work@block_0.apb_if.apb_if
      |vpiActual:
      \_logic_net: (work@block_0.apb_if), line:35:22, endln:35:28
    |vpiTypedef:
    \_ref_typespec: (work@block_0.apb_if)
      |vpiParent:
      \_port: (apb_if), line:35:22, endln:35:28
      |vpiFullName:work@block_0.apb_if
      |vpiActual:
      \_interface_typespec: (slave), line:35:16, endln:35:21
  |vpiPort:
  \_port: (o_register_0_bit_field_0), line:36:22, endln:36:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_0.o_register_0_bit_field_0), line:36:22, endln:36:46
      |vpiParent:
      \_port: (o_register_0_bit_field_0), line:36:22, endln:36:46
      |vpiName:o_register_0_bit_field_0
      |vpiFullName:work@block_0.o_register_0_bit_field_0.o_register_0_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_0), line:36:22, endln:36:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_0)
      |vpiParent:
      \_port: (o_register_0_bit_field_0), line:36:22, endln:36:46
      |vpiFullName:work@block_0.o_register_0_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:36:10, endln:36:21
  |vpiPort:
  \_port: (o_register_0_bit_field_1), line:37:22, endln:37:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_1.o_register_0_bit_field_1), line:37:22, endln:37:46
      |vpiParent:
      \_port: (o_register_0_bit_field_1), line:37:22, endln:37:46
      |vpiName:o_register_0_bit_field_1
      |vpiFullName:work@block_0.o_register_0_bit_field_1.o_register_0_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_1), line:37:22, endln:37:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_1)
      |vpiParent:
      \_port: (o_register_0_bit_field_1), line:37:22, endln:37:46
      |vpiFullName:work@block_0.o_register_0_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:37:10, endln:37:21
  |vpiPort:
  \_port: (o_register_0_bit_field_2), line:38:16, endln:38:40
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_2.o_register_0_bit_field_2), line:38:16, endln:38:40
      |vpiParent:
      \_port: (o_register_0_bit_field_2), line:38:16, endln:38:40
      |vpiName:o_register_0_bit_field_2
      |vpiFullName:work@block_0.o_register_0_bit_field_2.o_register_0_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_2), line:38:16, endln:38:40
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_2)
      |vpiParent:
      \_port: (o_register_0_bit_field_2), line:38:16, endln:38:40
      |vpiFullName:work@block_0.o_register_0_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:38:10, endln:38:15
  |vpiPort:
  \_port: (o_register_0_bit_field_3), line:39:22, endln:39:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_3.o_register_0_bit_field_3), line:39:22, endln:39:46
      |vpiParent:
      \_port: (o_register_0_bit_field_3), line:39:22, endln:39:46
      |vpiName:o_register_0_bit_field_3
      |vpiFullName:work@block_0.o_register_0_bit_field_3.o_register_0_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_3), line:39:22, endln:39:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_3)
      |vpiParent:
      \_port: (o_register_0_bit_field_3), line:39:22, endln:39:46
      |vpiFullName:work@block_0.o_register_0_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:39:10, endln:39:21
  |vpiPort:
  \_port: (o_register_0_bit_field_4), line:40:22, endln:40:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_4.o_register_0_bit_field_4), line:40:22, endln:40:46
      |vpiParent:
      \_port: (o_register_0_bit_field_4), line:40:22, endln:40:46
      |vpiName:o_register_0_bit_field_4
      |vpiFullName:work@block_0.o_register_0_bit_field_4.o_register_0_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_4), line:40:22, endln:40:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_4)
      |vpiParent:
      \_port: (o_register_0_bit_field_4), line:40:22, endln:40:46
      |vpiFullName:work@block_0.o_register_0_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:40:10, endln:40:21
  |vpiPort:
  \_port: (o_register_0_bit_field_5), line:41:22, endln:41:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_5.o_register_0_bit_field_5), line:41:22, endln:41:46
      |vpiParent:
      \_port: (o_register_0_bit_field_5), line:41:22, endln:41:46
      |vpiName:o_register_0_bit_field_5
      |vpiFullName:work@block_0.o_register_0_bit_field_5.o_register_0_bit_field_5
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_5), line:41:22, endln:41:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_5)
      |vpiParent:
      \_port: (o_register_0_bit_field_5), line:41:22, endln:41:46
      |vpiFullName:work@block_0.o_register_0_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:41:10, endln:41:21
  |vpiPort:
  \_port: (o_register_0_bit_field_6), line:42:22, endln:42:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_0_bit_field_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_0_bit_field_6.o_register_0_bit_field_6), line:42:22, endln:42:46
      |vpiParent:
      \_port: (o_register_0_bit_field_6), line:42:22, endln:42:46
      |vpiName:o_register_0_bit_field_6
      |vpiFullName:work@block_0.o_register_0_bit_field_6.o_register_0_bit_field_6
      |vpiActual:
      \_logic_net: (work@block_0.o_register_0_bit_field_6), line:42:22, endln:42:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_0_bit_field_6)
      |vpiParent:
      \_port: (o_register_0_bit_field_6), line:42:22, endln:42:46
      |vpiFullName:work@block_0.o_register_0_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:42:10, endln:42:21
  |vpiPort:
  \_port: (i_register_0_bit_field_6), line:43:21, endln:43:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_0_bit_field_6
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_0_bit_field_6.i_register_0_bit_field_6), line:43:21, endln:43:45
      |vpiParent:
      \_port: (i_register_0_bit_field_6), line:43:21, endln:43:45
      |vpiName:i_register_0_bit_field_6
      |vpiFullName:work@block_0.i_register_0_bit_field_6.i_register_0_bit_field_6
      |vpiActual:
      \_logic_net: (work@block_0.i_register_0_bit_field_6), line:43:21, endln:43:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_0_bit_field_6)
      |vpiParent:
      \_port: (i_register_0_bit_field_6), line:43:21, endln:43:45
      |vpiFullName:work@block_0.i_register_0_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:43:9, endln:43:20
  |vpiPort:
  \_port: (o_register_1), line:44:16, endln:44:28
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_1.o_register_1), line:44:16, endln:44:28
      |vpiParent:
      \_port: (o_register_1), line:44:16, endln:44:28
      |vpiName:o_register_1
      |vpiFullName:work@block_0.o_register_1.o_register_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_1), line:44:16, endln:44:28
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_1)
      |vpiParent:
      \_port: (o_register_1), line:44:16, endln:44:28
      |vpiFullName:work@block_0.o_register_1
      |vpiActual:
      \_logic_typespec: , line:44:10, endln:44:15
  |vpiPort:
  \_port: (i_register_2_bit_field_0), line:45:21, endln:45:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_2_bit_field_0.i_register_2_bit_field_0), line:45:21, endln:45:45
      |vpiParent:
      \_port: (i_register_2_bit_field_0), line:45:21, endln:45:45
      |vpiName:i_register_2_bit_field_0
      |vpiFullName:work@block_0.i_register_2_bit_field_0.i_register_2_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.i_register_2_bit_field_0), line:45:21, endln:45:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_2_bit_field_0)
      |vpiParent:
      \_port: (i_register_2_bit_field_0), line:45:21, endln:45:45
      |vpiFullName:work@block_0.i_register_2_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:45:9, endln:45:20
  |vpiPort:
  \_port: (i_register_2_bit_field_2_latch), line:46:15, endln:46:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_2_latch
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_2_bit_field_2_latch.i_register_2_bit_field_2_latch), line:46:15, endln:46:45
      |vpiParent:
      \_port: (i_register_2_bit_field_2_latch), line:46:15, endln:46:45
      |vpiName:i_register_2_bit_field_2_latch
      |vpiFullName:work@block_0.i_register_2_bit_field_2_latch.i_register_2_bit_field_2_latch
      |vpiActual:
      \_logic_net: (work@block_0.i_register_2_bit_field_2_latch), line:46:15, endln:46:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_2_bit_field_2_latch)
      |vpiParent:
      \_port: (i_register_2_bit_field_2_latch), line:46:15, endln:46:45
      |vpiFullName:work@block_0.i_register_2_bit_field_2_latch
      |vpiActual:
      \_logic_typespec: , line:46:9, endln:46:14
  |vpiPort:
  \_port: (i_register_2_bit_field_2), line:47:21, endln:47:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_2_bit_field_2.i_register_2_bit_field_2), line:47:21, endln:47:45
      |vpiParent:
      \_port: (i_register_2_bit_field_2), line:47:21, endln:47:45
      |vpiName:i_register_2_bit_field_2
      |vpiFullName:work@block_0.i_register_2_bit_field_2.i_register_2_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.i_register_2_bit_field_2), line:47:21, endln:47:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_2_bit_field_2)
      |vpiParent:
      \_port: (i_register_2_bit_field_2), line:47:21, endln:47:45
      |vpiFullName:work@block_0.i_register_2_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:47:9, endln:47:20
  |vpiPort:
  \_port: (o_register_2_bit_field_2), line:48:22, endln:48:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_2_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_2_bit_field_2.o_register_2_bit_field_2), line:48:22, endln:48:46
      |vpiParent:
      \_port: (o_register_2_bit_field_2), line:48:22, endln:48:46
      |vpiName:o_register_2_bit_field_2
      |vpiFullName:work@block_0.o_register_2_bit_field_2.o_register_2_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_2_bit_field_2), line:48:22, endln:48:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_2_bit_field_2)
      |vpiParent:
      \_port: (o_register_2_bit_field_2), line:48:22, endln:48:46
      |vpiFullName:work@block_0.o_register_2_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:48:10, endln:48:21
  |vpiPort:
  \_port: (i_register_2_bit_field_3), line:49:21, endln:49:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_2_bit_field_3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_2_bit_field_3.i_register_2_bit_field_3), line:49:21, endln:49:45
      |vpiParent:
      \_port: (i_register_2_bit_field_3), line:49:21, endln:49:45
      |vpiName:i_register_2_bit_field_3
      |vpiFullName:work@block_0.i_register_2_bit_field_3.i_register_2_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.i_register_2_bit_field_3), line:49:21, endln:49:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_2_bit_field_3)
      |vpiParent:
      \_port: (i_register_2_bit_field_3), line:49:21, endln:49:45
      |vpiFullName:work@block_0.i_register_2_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:49:9, endln:49:20
  |vpiPort:
  \_port: (o_register_2_bit_field_3), line:50:22, endln:50:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_2_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_2_bit_field_3.o_register_2_bit_field_3), line:50:22, endln:50:46
      |vpiParent:
      \_port: (o_register_2_bit_field_3), line:50:22, endln:50:46
      |vpiName:o_register_2_bit_field_3
      |vpiFullName:work@block_0.o_register_2_bit_field_3.o_register_2_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_2_bit_field_3), line:50:22, endln:50:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_2_bit_field_3)
      |vpiParent:
      \_port: (o_register_2_bit_field_3), line:50:22, endln:50:46
      |vpiFullName:work@block_0.o_register_2_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:50:10, endln:50:21
  |vpiPort:
  \_port: (o_register_3_bit_field_0), line:51:22, endln:51:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_3_bit_field_0.o_register_3_bit_field_0), line:51:22, endln:51:46
      |vpiParent:
      \_port: (o_register_3_bit_field_0), line:51:22, endln:51:46
      |vpiName:o_register_3_bit_field_0
      |vpiFullName:work@block_0.o_register_3_bit_field_0.o_register_3_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_3_bit_field_0), line:51:22, endln:51:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_3_bit_field_0)
      |vpiParent:
      \_port: (o_register_3_bit_field_0), line:51:22, endln:51:46
      |vpiFullName:work@block_0.o_register_3_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:51:10, endln:51:21
  |vpiPort:
  \_port: (o_register_3_bit_field_1), line:52:22, endln:52:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_3_bit_field_1.o_register_3_bit_field_1), line:52:22, endln:52:46
      |vpiParent:
      \_port: (o_register_3_bit_field_1), line:52:22, endln:52:46
      |vpiName:o_register_3_bit_field_1
      |vpiFullName:work@block_0.o_register_3_bit_field_1.o_register_3_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_3_bit_field_1), line:52:22, endln:52:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_3_bit_field_1)
      |vpiParent:
      \_port: (o_register_3_bit_field_1), line:52:22, endln:52:46
      |vpiFullName:work@block_0.o_register_3_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:52:10, endln:52:21
  |vpiPort:
  \_port: (o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_2_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_3_bit_field_2_trigger.o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
      |vpiParent:
      \_port: (o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
      |vpiName:o_register_3_bit_field_2_trigger
      |vpiFullName:work@block_0.o_register_3_bit_field_2_trigger.o_register_3_bit_field_2_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_3_bit_field_2_trigger)
      |vpiParent:
      \_port: (o_register_3_bit_field_2_trigger), line:53:22, endln:53:54
      |vpiFullName:work@block_0.o_register_3_bit_field_2_trigger
      |vpiActual:
      \_logic_typespec: , line:53:10, endln:53:21
  |vpiPort:
  \_port: (o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_3_bit_field_3_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_3_bit_field_3_trigger.o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
      |vpiParent:
      \_port: (o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
      |vpiName:o_register_3_bit_field_3_trigger
      |vpiFullName:work@block_0.o_register_3_bit_field_3_trigger.o_register_3_bit_field_3_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_3_bit_field_3_trigger)
      |vpiParent:
      \_port: (o_register_3_bit_field_3_trigger), line:54:22, endln:54:54
      |vpiFullName:work@block_0.o_register_3_bit_field_3_trigger
      |vpiActual:
      \_logic_typespec: , line:54:10, endln:54:21
  |vpiPort:
  \_port: (i_register_4_bit_field_0_set), line:55:21, endln:55:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_0_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_4_bit_field_0_set.i_register_4_bit_field_0_set), line:55:21, endln:55:49
      |vpiParent:
      \_port: (i_register_4_bit_field_0_set), line:55:21, endln:55:49
      |vpiName:i_register_4_bit_field_0_set
      |vpiFullName:work@block_0.i_register_4_bit_field_0_set.i_register_4_bit_field_0_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_4_bit_field_0_set), line:55:21, endln:55:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_4_bit_field_0_set)
      |vpiParent:
      \_port: (i_register_4_bit_field_0_set), line:55:21, endln:55:49
      |vpiFullName:work@block_0.i_register_4_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:55:9, endln:55:20
  |vpiPort:
  \_port: (o_register_4_bit_field_0), line:56:22, endln:56:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_4_bit_field_0.o_register_4_bit_field_0), line:56:22, endln:56:46
      |vpiParent:
      \_port: (o_register_4_bit_field_0), line:56:22, endln:56:46
      |vpiName:o_register_4_bit_field_0
      |vpiFullName:work@block_0.o_register_4_bit_field_0.o_register_4_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_4_bit_field_0), line:56:22, endln:56:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_4_bit_field_0)
      |vpiParent:
      \_port: (o_register_4_bit_field_0), line:56:22, endln:56:46
      |vpiFullName:work@block_0.o_register_4_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:56:10, endln:56:21
  |vpiPort:
  \_port: (i_register_4_bit_field_1_set), line:57:21, endln:57:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_1_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_4_bit_field_1_set.i_register_4_bit_field_1_set), line:57:21, endln:57:49
      |vpiParent:
      \_port: (i_register_4_bit_field_1_set), line:57:21, endln:57:49
      |vpiName:i_register_4_bit_field_1_set
      |vpiFullName:work@block_0.i_register_4_bit_field_1_set.i_register_4_bit_field_1_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_4_bit_field_1_set), line:57:21, endln:57:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_4_bit_field_1_set)
      |vpiParent:
      \_port: (i_register_4_bit_field_1_set), line:57:21, endln:57:49
      |vpiFullName:work@block_0.i_register_4_bit_field_1_set
      |vpiActual:
      \_logic_typespec: , line:57:9, endln:57:20
  |vpiPort:
  \_port: (o_register_4_bit_field_1), line:58:22, endln:58:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_4_bit_field_1.o_register_4_bit_field_1), line:58:22, endln:58:46
      |vpiParent:
      \_port: (o_register_4_bit_field_1), line:58:22, endln:58:46
      |vpiName:o_register_4_bit_field_1
      |vpiFullName:work@block_0.o_register_4_bit_field_1.o_register_4_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_4_bit_field_1), line:58:22, endln:58:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_4_bit_field_1)
      |vpiParent:
      \_port: (o_register_4_bit_field_1), line:58:22, endln:58:46
      |vpiFullName:work@block_0.o_register_4_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:58:10, endln:58:21
  |vpiPort:
  \_port: (o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_1_unmasked
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_4_bit_field_1_unmasked.o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
      |vpiParent:
      \_port: (o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
      |vpiName:o_register_4_bit_field_1_unmasked
      |vpiFullName:work@block_0.o_register_4_bit_field_1_unmasked.o_register_4_bit_field_1_unmasked
      |vpiActual:
      \_logic_net: (work@block_0.o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_4_bit_field_1_unmasked)
      |vpiParent:
      \_port: (o_register_4_bit_field_1_unmasked), line:59:22, endln:59:55
      |vpiFullName:work@block_0.o_register_4_bit_field_1_unmasked
      |vpiActual:
      \_logic_typespec: , line:59:10, endln:59:21
  |vpiPort:
  \_port: (i_register_4_bit_field_3_clear), line:60:21, endln:60:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_4_bit_field_3_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_4_bit_field_3_clear.i_register_4_bit_field_3_clear), line:60:21, endln:60:51
      |vpiParent:
      \_port: (i_register_4_bit_field_3_clear), line:60:21, endln:60:51
      |vpiName:i_register_4_bit_field_3_clear
      |vpiFullName:work@block_0.i_register_4_bit_field_3_clear.i_register_4_bit_field_3_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_4_bit_field_3_clear), line:60:21, endln:60:51
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_4_bit_field_3_clear)
      |vpiParent:
      \_port: (i_register_4_bit_field_3_clear), line:60:21, endln:60:51
      |vpiFullName:work@block_0.i_register_4_bit_field_3_clear
      |vpiActual:
      \_logic_typespec: , line:60:9, endln:60:20
  |vpiPort:
  \_port: (o_register_4_bit_field_3), line:61:22, endln:61:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_4_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_4_bit_field_3.o_register_4_bit_field_3), line:61:22, endln:61:46
      |vpiParent:
      \_port: (o_register_4_bit_field_3), line:61:22, endln:61:46
      |vpiName:o_register_4_bit_field_3
      |vpiFullName:work@block_0.o_register_4_bit_field_3.o_register_4_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_4_bit_field_3), line:61:22, endln:61:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_4_bit_field_3)
      |vpiParent:
      \_port: (o_register_4_bit_field_3), line:61:22, endln:61:46
      |vpiFullName:work@block_0.o_register_4_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:61:10, endln:61:21
  |vpiPort:
  \_port: (i_register_5_bit_field_0_clear), line:62:15, endln:62:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_0_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_0_clear.i_register_5_bit_field_0_clear), line:62:15, endln:62:45
      |vpiParent:
      \_port: (i_register_5_bit_field_0_clear), line:62:15, endln:62:45
      |vpiName:i_register_5_bit_field_0_clear
      |vpiFullName:work@block_0.i_register_5_bit_field_0_clear.i_register_5_bit_field_0_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_0_clear), line:62:15, endln:62:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_0_clear)
      |vpiParent:
      \_port: (i_register_5_bit_field_0_clear), line:62:15, endln:62:45
      |vpiFullName:work@block_0.i_register_5_bit_field_0_clear
      |vpiActual:
      \_logic_typespec: , line:62:9, endln:62:14
  |vpiPort:
  \_port: (o_register_5_bit_field_0), line:63:22, endln:63:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_0.o_register_5_bit_field_0), line:63:22, endln:63:46
      |vpiParent:
      \_port: (o_register_5_bit_field_0), line:63:22, endln:63:46
      |vpiName:o_register_5_bit_field_0
      |vpiFullName:work@block_0.o_register_5_bit_field_0.o_register_5_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_0), line:63:22, endln:63:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_0)
      |vpiParent:
      \_port: (o_register_5_bit_field_0), line:63:22, endln:63:46
      |vpiFullName:work@block_0.o_register_5_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:63:10, endln:63:21
  |vpiPort:
  \_port: (o_register_5_bit_field_1), line:64:22, endln:64:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_1.o_register_5_bit_field_1), line:64:22, endln:64:46
      |vpiParent:
      \_port: (o_register_5_bit_field_1), line:64:22, endln:64:46
      |vpiName:o_register_5_bit_field_1
      |vpiFullName:work@block_0.o_register_5_bit_field_1.o_register_5_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_1), line:64:22, endln:64:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_1)
      |vpiParent:
      \_port: (o_register_5_bit_field_1), line:64:22, endln:64:46
      |vpiFullName:work@block_0.o_register_5_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:64:10, endln:64:21
  |vpiPort:
  \_port: (i_register_5_bit_field_2_set), line:65:15, endln:65:43
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_2_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_2_set.i_register_5_bit_field_2_set), line:65:15, endln:65:43
      |vpiParent:
      \_port: (i_register_5_bit_field_2_set), line:65:15, endln:65:43
      |vpiName:i_register_5_bit_field_2_set
      |vpiFullName:work@block_0.i_register_5_bit_field_2_set.i_register_5_bit_field_2_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_2_set), line:65:15, endln:65:43
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_2_set)
      |vpiParent:
      \_port: (i_register_5_bit_field_2_set), line:65:15, endln:65:43
      |vpiFullName:work@block_0.i_register_5_bit_field_2_set
      |vpiActual:
      \_logic_typespec: , line:65:9, endln:65:14
  |vpiPort:
  \_port: (i_register_5_bit_field_2), line:66:21, endln:66:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_2
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_2.i_register_5_bit_field_2), line:66:21, endln:66:45
      |vpiParent:
      \_port: (i_register_5_bit_field_2), line:66:21, endln:66:45
      |vpiName:i_register_5_bit_field_2
      |vpiFullName:work@block_0.i_register_5_bit_field_2.i_register_5_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_2), line:66:21, endln:66:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_2)
      |vpiParent:
      \_port: (i_register_5_bit_field_2), line:66:21, endln:66:45
      |vpiFullName:work@block_0.i_register_5_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:66:9, endln:66:20
  |vpiPort:
  \_port: (o_register_5_bit_field_2), line:67:22, endln:67:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_2.o_register_5_bit_field_2), line:67:22, endln:67:46
      |vpiParent:
      \_port: (o_register_5_bit_field_2), line:67:22, endln:67:46
      |vpiName:o_register_5_bit_field_2
      |vpiFullName:work@block_0.o_register_5_bit_field_2.o_register_5_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_2), line:67:22, endln:67:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_2)
      |vpiParent:
      \_port: (o_register_5_bit_field_2), line:67:22, endln:67:46
      |vpiFullName:work@block_0.o_register_5_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:67:10, endln:67:21
  |vpiPort:
  \_port: (i_register_5_bit_field_3), line:68:21, endln:68:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_3.i_register_5_bit_field_3), line:68:21, endln:68:45
      |vpiParent:
      \_port: (i_register_5_bit_field_3), line:68:21, endln:68:45
      |vpiName:i_register_5_bit_field_3
      |vpiFullName:work@block_0.i_register_5_bit_field_3.i_register_5_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_3), line:68:21, endln:68:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_3)
      |vpiParent:
      \_port: (i_register_5_bit_field_3), line:68:21, endln:68:45
      |vpiFullName:work@block_0.i_register_5_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:68:9, endln:68:20
  |vpiPort:
  \_port: (o_register_5_bit_field_3), line:69:22, endln:69:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_3.o_register_5_bit_field_3), line:69:22, endln:69:46
      |vpiParent:
      \_port: (o_register_5_bit_field_3), line:69:22, endln:69:46
      |vpiName:o_register_5_bit_field_3
      |vpiFullName:work@block_0.o_register_5_bit_field_3.o_register_5_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_3), line:69:22, endln:69:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_3)
      |vpiParent:
      \_port: (o_register_5_bit_field_3), line:69:22, endln:69:46
      |vpiFullName:work@block_0.o_register_5_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:69:10, endln:69:21
  |vpiPort:
  \_port: (i_register_5_bit_field_4_enable), line:70:15, endln:70:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_4_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_4_enable.i_register_5_bit_field_4_enable), line:70:15, endln:70:46
      |vpiParent:
      \_port: (i_register_5_bit_field_4_enable), line:70:15, endln:70:46
      |vpiName:i_register_5_bit_field_4_enable
      |vpiFullName:work@block_0.i_register_5_bit_field_4_enable.i_register_5_bit_field_4_enable
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_4_enable), line:70:15, endln:70:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_4_enable)
      |vpiParent:
      \_port: (i_register_5_bit_field_4_enable), line:70:15, endln:70:46
      |vpiFullName:work@block_0.i_register_5_bit_field_4_enable
      |vpiActual:
      \_logic_typespec: , line:70:9, endln:70:14
  |vpiPort:
  \_port: (o_register_5_bit_field_4), line:71:22, endln:71:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_4.o_register_5_bit_field_4), line:71:22, endln:71:46
      |vpiParent:
      \_port: (o_register_5_bit_field_4), line:71:22, endln:71:46
      |vpiName:o_register_5_bit_field_4
      |vpiFullName:work@block_0.o_register_5_bit_field_4.o_register_5_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_4), line:71:22, endln:71:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_4)
      |vpiParent:
      \_port: (o_register_5_bit_field_4), line:71:22, endln:71:46
      |vpiFullName:work@block_0.o_register_5_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:71:10, endln:71:21
  |vpiPort:
  \_port: (o_register_5_bit_field_5), line:72:22, endln:72:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_5.o_register_5_bit_field_5), line:72:22, endln:72:46
      |vpiParent:
      \_port: (o_register_5_bit_field_5), line:72:22, endln:72:46
      |vpiName:o_register_5_bit_field_5
      |vpiFullName:work@block_0.o_register_5_bit_field_5.o_register_5_bit_field_5
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_5), line:72:22, endln:72:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_5)
      |vpiParent:
      \_port: (o_register_5_bit_field_5), line:72:22, endln:72:46
      |vpiFullName:work@block_0.o_register_5_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:72:10, endln:72:21
  |vpiPort:
  \_port: (o_register_5_bit_field_6), line:73:22, endln:73:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_6.o_register_5_bit_field_6), line:73:22, endln:73:46
      |vpiParent:
      \_port: (o_register_5_bit_field_6), line:73:22, endln:73:46
      |vpiName:o_register_5_bit_field_6
      |vpiFullName:work@block_0.o_register_5_bit_field_6.o_register_5_bit_field_6
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_6), line:73:22, endln:73:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_6)
      |vpiParent:
      \_port: (o_register_5_bit_field_6), line:73:22, endln:73:46
      |vpiFullName:work@block_0.o_register_5_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:73:10, endln:73:21
  |vpiPort:
  \_port: (i_register_5_bit_field_7_lock), line:74:15, endln:74:44
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_5_bit_field_7_lock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_5_bit_field_7_lock.i_register_5_bit_field_7_lock), line:74:15, endln:74:44
      |vpiParent:
      \_port: (i_register_5_bit_field_7_lock), line:74:15, endln:74:44
      |vpiName:i_register_5_bit_field_7_lock
      |vpiFullName:work@block_0.i_register_5_bit_field_7_lock.i_register_5_bit_field_7_lock
      |vpiActual:
      \_logic_net: (work@block_0.i_register_5_bit_field_7_lock), line:74:15, endln:74:44
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_5_bit_field_7_lock)
      |vpiParent:
      \_port: (i_register_5_bit_field_7_lock), line:74:15, endln:74:44
      |vpiFullName:work@block_0.i_register_5_bit_field_7_lock
      |vpiActual:
      \_logic_typespec: , line:74:9, endln:74:14
  |vpiPort:
  \_port: (o_register_5_bit_field_7), line:75:22, endln:75:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_7.o_register_5_bit_field_7), line:75:22, endln:75:46
      |vpiParent:
      \_port: (o_register_5_bit_field_7), line:75:22, endln:75:46
      |vpiName:o_register_5_bit_field_7
      |vpiFullName:work@block_0.o_register_5_bit_field_7.o_register_5_bit_field_7
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_7), line:75:22, endln:75:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_7)
      |vpiParent:
      \_port: (o_register_5_bit_field_7), line:75:22, endln:75:46
      |vpiFullName:work@block_0.o_register_5_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:75:10, endln:75:21
  |vpiPort:
  \_port: (o_register_5_bit_field_8), line:76:22, endln:76:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_8.o_register_5_bit_field_8), line:76:22, endln:76:46
      |vpiParent:
      \_port: (o_register_5_bit_field_8), line:76:22, endln:76:46
      |vpiName:o_register_5_bit_field_8
      |vpiFullName:work@block_0.o_register_5_bit_field_8.o_register_5_bit_field_8
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_8), line:76:22, endln:76:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_8)
      |vpiParent:
      \_port: (o_register_5_bit_field_8), line:76:22, endln:76:46
      |vpiFullName:work@block_0.o_register_5_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:76:10, endln:76:21
  |vpiPort:
  \_port: (o_register_5_bit_field_9), line:77:22, endln:77:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_5_bit_field_9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_5_bit_field_9.o_register_5_bit_field_9), line:77:22, endln:77:46
      |vpiParent:
      \_port: (o_register_5_bit_field_9), line:77:22, endln:77:46
      |vpiName:o_register_5_bit_field_9
      |vpiFullName:work@block_0.o_register_5_bit_field_9.o_register_5_bit_field_9
      |vpiActual:
      \_logic_net: (work@block_0.o_register_5_bit_field_9), line:77:22, endln:77:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_5_bit_field_9)
      |vpiParent:
      \_port: (o_register_5_bit_field_9), line:77:22, endln:77:46
      |vpiFullName:work@block_0.o_register_5_bit_field_9
      |vpiActual:
      \_logic_typespec: , line:77:10, endln:77:21
  |vpiPort:
  \_port: (i_register_6_bit_field_0_set), line:78:21, endln:78:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_0_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_0_set.i_register_6_bit_field_0_set), line:78:21, endln:78:49
      |vpiParent:
      \_port: (i_register_6_bit_field_0_set), line:78:21, endln:78:49
      |vpiName:i_register_6_bit_field_0_set
      |vpiFullName:work@block_0.i_register_6_bit_field_0_set.i_register_6_bit_field_0_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_0_set), line:78:21, endln:78:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_0_set)
      |vpiParent:
      \_port: (i_register_6_bit_field_0_set), line:78:21, endln:78:49
      |vpiFullName:work@block_0.i_register_6_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:78:9, endln:78:20
  |vpiPort:
  \_port: (o_register_6_bit_field_0), line:79:22, endln:79:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_0.o_register_6_bit_field_0), line:79:22, endln:79:46
      |vpiParent:
      \_port: (o_register_6_bit_field_0), line:79:22, endln:79:46
      |vpiName:o_register_6_bit_field_0
      |vpiFullName:work@block_0.o_register_6_bit_field_0.o_register_6_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_0), line:79:22, endln:79:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_0)
      |vpiParent:
      \_port: (o_register_6_bit_field_0), line:79:22, endln:79:46
      |vpiFullName:work@block_0.o_register_6_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:79:10, endln:79:21
  |vpiPort:
  \_port: (i_register_6_bit_field_1_set), line:80:21, endln:80:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_1_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_1_set.i_register_6_bit_field_1_set), line:80:21, endln:80:49
      |vpiParent:
      \_port: (i_register_6_bit_field_1_set), line:80:21, endln:80:49
      |vpiName:i_register_6_bit_field_1_set
      |vpiFullName:work@block_0.i_register_6_bit_field_1_set.i_register_6_bit_field_1_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_1_set), line:80:21, endln:80:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_1_set)
      |vpiParent:
      \_port: (i_register_6_bit_field_1_set), line:80:21, endln:80:49
      |vpiFullName:work@block_0.i_register_6_bit_field_1_set
      |vpiActual:
      \_logic_typespec: , line:80:9, endln:80:20
  |vpiPort:
  \_port: (o_register_6_bit_field_1), line:81:22, endln:81:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_1.o_register_6_bit_field_1), line:81:22, endln:81:46
      |vpiParent:
      \_port: (o_register_6_bit_field_1), line:81:22, endln:81:46
      |vpiName:o_register_6_bit_field_1
      |vpiFullName:work@block_0.o_register_6_bit_field_1.o_register_6_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_1), line:81:22, endln:81:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_1)
      |vpiParent:
      \_port: (o_register_6_bit_field_1), line:81:22, endln:81:46
      |vpiFullName:work@block_0.o_register_6_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:81:10, endln:81:21
  |vpiPort:
  \_port: (o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_1_unmasked
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_1_unmasked.o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
      |vpiParent:
      \_port: (o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
      |vpiName:o_register_6_bit_field_1_unmasked
      |vpiFullName:work@block_0.o_register_6_bit_field_1_unmasked.o_register_6_bit_field_1_unmasked
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_1_unmasked)
      |vpiParent:
      \_port: (o_register_6_bit_field_1_unmasked), line:82:22, endln:82:55
      |vpiFullName:work@block_0.o_register_6_bit_field_1_unmasked
      |vpiActual:
      \_logic_typespec: , line:82:10, endln:82:21
  |vpiPort:
  \_port: (i_register_6_bit_field_3_set), line:83:21, endln:83:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_3_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_3_set.i_register_6_bit_field_3_set), line:83:21, endln:83:49
      |vpiParent:
      \_port: (i_register_6_bit_field_3_set), line:83:21, endln:83:49
      |vpiName:i_register_6_bit_field_3_set
      |vpiFullName:work@block_0.i_register_6_bit_field_3_set.i_register_6_bit_field_3_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_3_set), line:83:21, endln:83:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_3_set)
      |vpiParent:
      \_port: (i_register_6_bit_field_3_set), line:83:21, endln:83:49
      |vpiFullName:work@block_0.i_register_6_bit_field_3_set
      |vpiActual:
      \_logic_typespec: , line:83:9, endln:83:20
  |vpiPort:
  \_port: (o_register_6_bit_field_3), line:84:22, endln:84:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_3.o_register_6_bit_field_3), line:84:22, endln:84:46
      |vpiParent:
      \_port: (o_register_6_bit_field_3), line:84:22, endln:84:46
      |vpiName:o_register_6_bit_field_3
      |vpiFullName:work@block_0.o_register_6_bit_field_3.o_register_6_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_3), line:84:22, endln:84:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_3)
      |vpiParent:
      \_port: (o_register_6_bit_field_3), line:84:22, endln:84:46
      |vpiFullName:work@block_0.o_register_6_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:84:10, endln:84:21
  |vpiPort:
  \_port: (i_register_6_bit_field_4_set), line:85:21, endln:85:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_4_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_4_set.i_register_6_bit_field_4_set), line:85:21, endln:85:49
      |vpiParent:
      \_port: (i_register_6_bit_field_4_set), line:85:21, endln:85:49
      |vpiName:i_register_6_bit_field_4_set
      |vpiFullName:work@block_0.i_register_6_bit_field_4_set.i_register_6_bit_field_4_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_4_set), line:85:21, endln:85:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_4_set)
      |vpiParent:
      \_port: (i_register_6_bit_field_4_set), line:85:21, endln:85:49
      |vpiFullName:work@block_0.i_register_6_bit_field_4_set
      |vpiActual:
      \_logic_typespec: , line:85:9, endln:85:20
  |vpiPort:
  \_port: (o_register_6_bit_field_4), line:86:22, endln:86:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_4.o_register_6_bit_field_4), line:86:22, endln:86:46
      |vpiParent:
      \_port: (o_register_6_bit_field_4), line:86:22, endln:86:46
      |vpiName:o_register_6_bit_field_4
      |vpiFullName:work@block_0.o_register_6_bit_field_4.o_register_6_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_4), line:86:22, endln:86:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_4)
      |vpiParent:
      \_port: (o_register_6_bit_field_4), line:86:22, endln:86:46
      |vpiFullName:work@block_0.o_register_6_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:86:10, endln:86:21
  |vpiPort:
  \_port: (o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_4_unmasked
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_4_unmasked.o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
      |vpiParent:
      \_port: (o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
      |vpiName:o_register_6_bit_field_4_unmasked
      |vpiFullName:work@block_0.o_register_6_bit_field_4_unmasked.o_register_6_bit_field_4_unmasked
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_4_unmasked)
      |vpiParent:
      \_port: (o_register_6_bit_field_4_unmasked), line:87:22, endln:87:55
      |vpiFullName:work@block_0.o_register_6_bit_field_4_unmasked
      |vpiActual:
      \_logic_typespec: , line:87:10, endln:87:21
  |vpiPort:
  \_port: (i_register_6_bit_field_6_clear), line:88:21, endln:88:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_6_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_6_clear.i_register_6_bit_field_6_clear), line:88:21, endln:88:51
      |vpiParent:
      \_port: (i_register_6_bit_field_6_clear), line:88:21, endln:88:51
      |vpiName:i_register_6_bit_field_6_clear
      |vpiFullName:work@block_0.i_register_6_bit_field_6_clear.i_register_6_bit_field_6_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_6_clear), line:88:21, endln:88:51
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_6_clear)
      |vpiParent:
      \_port: (i_register_6_bit_field_6_clear), line:88:21, endln:88:51
      |vpiFullName:work@block_0.i_register_6_bit_field_6_clear
      |vpiActual:
      \_logic_typespec: , line:88:9, endln:88:20
  |vpiPort:
  \_port: (o_register_6_bit_field_6), line:89:22, endln:89:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_6.o_register_6_bit_field_6), line:89:22, endln:89:46
      |vpiParent:
      \_port: (o_register_6_bit_field_6), line:89:22, endln:89:46
      |vpiName:o_register_6_bit_field_6
      |vpiFullName:work@block_0.o_register_6_bit_field_6.o_register_6_bit_field_6
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_6), line:89:22, endln:89:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_6)
      |vpiParent:
      \_port: (o_register_6_bit_field_6), line:89:22, endln:89:46
      |vpiFullName:work@block_0.o_register_6_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:89:10, endln:89:21
  |vpiPort:
  \_port: (i_register_6_bit_field_7_clear), line:90:21, endln:90:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_6_bit_field_7_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_6_bit_field_7_clear.i_register_6_bit_field_7_clear), line:90:21, endln:90:51
      |vpiParent:
      \_port: (i_register_6_bit_field_7_clear), line:90:21, endln:90:51
      |vpiName:i_register_6_bit_field_7_clear
      |vpiFullName:work@block_0.i_register_6_bit_field_7_clear.i_register_6_bit_field_7_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_6_bit_field_7_clear), line:90:21, endln:90:51
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_6_bit_field_7_clear)
      |vpiParent:
      \_port: (i_register_6_bit_field_7_clear), line:90:21, endln:90:51
      |vpiFullName:work@block_0.i_register_6_bit_field_7_clear
      |vpiActual:
      \_logic_typespec: , line:90:9, endln:90:20
  |vpiPort:
  \_port: (o_register_6_bit_field_7), line:91:22, endln:91:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_7.o_register_6_bit_field_7), line:91:22, endln:91:46
      |vpiParent:
      \_port: (o_register_6_bit_field_7), line:91:22, endln:91:46
      |vpiName:o_register_6_bit_field_7
      |vpiFullName:work@block_0.o_register_6_bit_field_7.o_register_6_bit_field_7
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_7), line:91:22, endln:91:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_7)
      |vpiParent:
      \_port: (o_register_6_bit_field_7), line:91:22, endln:91:46
      |vpiFullName:work@block_0.o_register_6_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:91:10, endln:91:21
  |vpiPort:
  \_port: (o_register_6_bit_field_8), line:92:22, endln:92:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_8.o_register_6_bit_field_8), line:92:22, endln:92:46
      |vpiParent:
      \_port: (o_register_6_bit_field_8), line:92:22, endln:92:46
      |vpiName:o_register_6_bit_field_8
      |vpiFullName:work@block_0.o_register_6_bit_field_8.o_register_6_bit_field_8
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_8), line:92:22, endln:92:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_8)
      |vpiParent:
      \_port: (o_register_6_bit_field_8), line:92:22, endln:92:46
      |vpiFullName:work@block_0.o_register_6_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:92:10, endln:92:21
  |vpiPort:
  \_port: (o_register_6_bit_field_9), line:93:22, endln:93:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_6_bit_field_9
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_6_bit_field_9.o_register_6_bit_field_9), line:93:22, endln:93:46
      |vpiParent:
      \_port: (o_register_6_bit_field_9), line:93:22, endln:93:46
      |vpiName:o_register_6_bit_field_9
      |vpiFullName:work@block_0.o_register_6_bit_field_9.o_register_6_bit_field_9
      |vpiActual:
      \_logic_net: (work@block_0.o_register_6_bit_field_9), line:93:22, endln:93:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_6_bit_field_9)
      |vpiParent:
      \_port: (o_register_6_bit_field_9), line:93:22, endln:93:46
      |vpiFullName:work@block_0.o_register_6_bit_field_9
      |vpiActual:
      \_logic_typespec: , line:93:10, endln:93:21
  |vpiPort:
  \_port: (o_register_7_bit_field_0), line:94:22, endln:94:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_7_bit_field_0.o_register_7_bit_field_0), line:94:22, endln:94:46
      |vpiParent:
      \_port: (o_register_7_bit_field_0), line:94:22, endln:94:46
      |vpiName:o_register_7_bit_field_0
      |vpiFullName:work@block_0.o_register_7_bit_field_0.o_register_7_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_7_bit_field_0), line:94:22, endln:94:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_7_bit_field_0)
      |vpiParent:
      \_port: (o_register_7_bit_field_0), line:94:22, endln:94:46
      |vpiFullName:work@block_0.o_register_7_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:94:10, endln:94:21
  |vpiPort:
  \_port: (o_register_7_bit_field_1), line:95:22, endln:95:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_7_bit_field_1.o_register_7_bit_field_1), line:95:22, endln:95:46
      |vpiParent:
      \_port: (o_register_7_bit_field_1), line:95:22, endln:95:46
      |vpiName:o_register_7_bit_field_1
      |vpiFullName:work@block_0.o_register_7_bit_field_1.o_register_7_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_7_bit_field_1), line:95:22, endln:95:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_7_bit_field_1)
      |vpiParent:
      \_port: (o_register_7_bit_field_1), line:95:22, endln:95:46
      |vpiFullName:work@block_0.o_register_7_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:95:10, endln:95:21
  |vpiPort:
  \_port: (o_register_7_bit_field_2), line:96:22, endln:96:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_7_bit_field_2.o_register_7_bit_field_2), line:96:22, endln:96:46
      |vpiParent:
      \_port: (o_register_7_bit_field_2), line:96:22, endln:96:46
      |vpiName:o_register_7_bit_field_2
      |vpiFullName:work@block_0.o_register_7_bit_field_2.o_register_7_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_7_bit_field_2), line:96:22, endln:96:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_7_bit_field_2)
      |vpiParent:
      \_port: (o_register_7_bit_field_2), line:96:22, endln:96:46
      |vpiFullName:work@block_0.o_register_7_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:96:10, endln:96:21
  |vpiPort:
  \_port: (o_register_7_bit_field_3), line:97:22, endln:97:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_7_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_7_bit_field_3.o_register_7_bit_field_3), line:97:22, endln:97:46
      |vpiParent:
      \_port: (o_register_7_bit_field_3), line:97:22, endln:97:46
      |vpiName:o_register_7_bit_field_3
      |vpiFullName:work@block_0.o_register_7_bit_field_3.o_register_7_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_7_bit_field_3), line:97:22, endln:97:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_7_bit_field_3)
      |vpiParent:
      \_port: (o_register_7_bit_field_3), line:97:22, endln:97:46
      |vpiFullName:work@block_0.o_register_7_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:97:10, endln:97:21
  |vpiPort:
  \_port: (i_register_8_bit_field_0_set), line:98:21, endln:98:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_0_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_8_bit_field_0_set.i_register_8_bit_field_0_set), line:98:21, endln:98:49
      |vpiParent:
      \_port: (i_register_8_bit_field_0_set), line:98:21, endln:98:49
      |vpiName:i_register_8_bit_field_0_set
      |vpiFullName:work@block_0.i_register_8_bit_field_0_set.i_register_8_bit_field_0_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_8_bit_field_0_set), line:98:21, endln:98:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_8_bit_field_0_set)
      |vpiParent:
      \_port: (i_register_8_bit_field_0_set), line:98:21, endln:98:49
      |vpiFullName:work@block_0.i_register_8_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:98:9, endln:98:20
  |vpiPort:
  \_port: (o_register_8_bit_field_0), line:99:22, endln:99:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_0.o_register_8_bit_field_0), line:99:22, endln:99:46
      |vpiParent:
      \_port: (o_register_8_bit_field_0), line:99:22, endln:99:46
      |vpiName:o_register_8_bit_field_0
      |vpiFullName:work@block_0.o_register_8_bit_field_0.o_register_8_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_0), line:99:22, endln:99:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_0)
      |vpiParent:
      \_port: (o_register_8_bit_field_0), line:99:22, endln:99:46
      |vpiFullName:work@block_0.o_register_8_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:99:10, endln:99:21
  |vpiPort:
  \_port: (i_register_8_bit_field_1_clear), line:100:21, endln:100:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_1_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_8_bit_field_1_clear.i_register_8_bit_field_1_clear), line:100:21, endln:100:51
      |vpiParent:
      \_port: (i_register_8_bit_field_1_clear), line:100:21, endln:100:51
      |vpiName:i_register_8_bit_field_1_clear
      |vpiFullName:work@block_0.i_register_8_bit_field_1_clear.i_register_8_bit_field_1_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_8_bit_field_1_clear), line:100:21, endln:100:51
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_8_bit_field_1_clear)
      |vpiParent:
      \_port: (i_register_8_bit_field_1_clear), line:100:21, endln:100:51
      |vpiFullName:work@block_0.i_register_8_bit_field_1_clear
      |vpiActual:
      \_logic_typespec: , line:100:9, endln:100:20
  |vpiPort:
  \_port: (o_register_8_bit_field_1), line:101:22, endln:101:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_1.o_register_8_bit_field_1), line:101:22, endln:101:46
      |vpiParent:
      \_port: (o_register_8_bit_field_1), line:101:22, endln:101:46
      |vpiName:o_register_8_bit_field_1
      |vpiFullName:work@block_0.o_register_8_bit_field_1.o_register_8_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_1), line:101:22, endln:101:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_1)
      |vpiParent:
      \_port: (o_register_8_bit_field_1), line:101:22, endln:101:46
      |vpiFullName:work@block_0.o_register_8_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:101:10, endln:101:21
  |vpiPort:
  \_port: (i_register_8_bit_field_2_set), line:102:21, endln:102:49
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_2_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_8_bit_field_2_set.i_register_8_bit_field_2_set), line:102:21, endln:102:49
      |vpiParent:
      \_port: (i_register_8_bit_field_2_set), line:102:21, endln:102:49
      |vpiName:i_register_8_bit_field_2_set
      |vpiFullName:work@block_0.i_register_8_bit_field_2_set.i_register_8_bit_field_2_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_8_bit_field_2_set), line:102:21, endln:102:49
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_8_bit_field_2_set)
      |vpiParent:
      \_port: (i_register_8_bit_field_2_set), line:102:21, endln:102:49
      |vpiFullName:work@block_0.i_register_8_bit_field_2_set
      |vpiActual:
      \_logic_typespec: , line:102:9, endln:102:20
  |vpiPort:
  \_port: (o_register_8_bit_field_2), line:103:22, endln:103:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_2.o_register_8_bit_field_2), line:103:22, endln:103:46
      |vpiParent:
      \_port: (o_register_8_bit_field_2), line:103:22, endln:103:46
      |vpiName:o_register_8_bit_field_2
      |vpiFullName:work@block_0.o_register_8_bit_field_2.o_register_8_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_2), line:103:22, endln:103:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_2)
      |vpiParent:
      \_port: (o_register_8_bit_field_2), line:103:22, endln:103:46
      |vpiFullName:work@block_0.o_register_8_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:103:10, endln:103:21
  |vpiPort:
  \_port: (i_register_8_bit_field_3_clear), line:104:21, endln:104:51
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_8_bit_field_3_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_8_bit_field_3_clear.i_register_8_bit_field_3_clear), line:104:21, endln:104:51
      |vpiParent:
      \_port: (i_register_8_bit_field_3_clear), line:104:21, endln:104:51
      |vpiName:i_register_8_bit_field_3_clear
      |vpiFullName:work@block_0.i_register_8_bit_field_3_clear.i_register_8_bit_field_3_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_8_bit_field_3_clear), line:104:21, endln:104:51
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_8_bit_field_3_clear)
      |vpiParent:
      \_port: (i_register_8_bit_field_3_clear), line:104:21, endln:104:51
      |vpiFullName:work@block_0.i_register_8_bit_field_3_clear
      |vpiActual:
      \_logic_typespec: , line:104:9, endln:104:20
  |vpiPort:
  \_port: (o_register_8_bit_field_3), line:105:22, endln:105:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_3.o_register_8_bit_field_3), line:105:22, endln:105:46
      |vpiParent:
      \_port: (o_register_8_bit_field_3), line:105:22, endln:105:46
      |vpiName:o_register_8_bit_field_3
      |vpiFullName:work@block_0.o_register_8_bit_field_3.o_register_8_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_3), line:105:22, endln:105:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_3)
      |vpiParent:
      \_port: (o_register_8_bit_field_3), line:105:22, endln:105:46
      |vpiFullName:work@block_0.o_register_8_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:105:10, endln:105:21
  |vpiPort:
  \_port: (o_register_8_bit_field_4), line:106:22, endln:106:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_4.o_register_8_bit_field_4), line:106:22, endln:106:46
      |vpiParent:
      \_port: (o_register_8_bit_field_4), line:106:22, endln:106:46
      |vpiName:o_register_8_bit_field_4
      |vpiFullName:work@block_0.o_register_8_bit_field_4.o_register_8_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_4), line:106:22, endln:106:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_4)
      |vpiParent:
      \_port: (o_register_8_bit_field_4), line:106:22, endln:106:46
      |vpiFullName:work@block_0.o_register_8_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:106:10, endln:106:21
  |vpiPort:
  \_port: (o_register_8_bit_field_5), line:107:22, endln:107:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_8_bit_field_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_8_bit_field_5.o_register_8_bit_field_5), line:107:22, endln:107:46
      |vpiParent:
      \_port: (o_register_8_bit_field_5), line:107:22, endln:107:46
      |vpiName:o_register_8_bit_field_5
      |vpiFullName:work@block_0.o_register_8_bit_field_5.o_register_8_bit_field_5
      |vpiActual:
      \_logic_net: (work@block_0.o_register_8_bit_field_5), line:107:22, endln:107:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_8_bit_field_5)
      |vpiParent:
      \_port: (o_register_8_bit_field_5), line:107:22, endln:107:46
      |vpiFullName:work@block_0.o_register_8_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:107:10, endln:107:21
  |vpiPort:
  \_port: (o_register_9_bit_field_0), line:108:22, endln:108:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_0.o_register_9_bit_field_0), line:108:22, endln:108:46
      |vpiParent:
      \_port: (o_register_9_bit_field_0), line:108:22, endln:108:46
      |vpiName:o_register_9_bit_field_0
      |vpiFullName:work@block_0.o_register_9_bit_field_0.o_register_9_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_0), line:108:22, endln:108:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_0)
      |vpiParent:
      \_port: (o_register_9_bit_field_0), line:108:22, endln:108:46
      |vpiFullName:work@block_0.o_register_9_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:108:10, endln:108:21
  |vpiPort:
  \_port: (o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0_write_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_0_write_trigger.o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
      |vpiParent:
      \_port: (o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
      |vpiName:o_register_9_bit_field_0_write_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_0_write_trigger.o_register_9_bit_field_0_write_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_0_write_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_0_write_trigger), line:109:16, endln:109:54
      |vpiFullName:work@block_0.o_register_9_bit_field_0_write_trigger
      |vpiActual:
      \_logic_typespec: , line:109:10, endln:109:15
  |vpiPort:
  \_port: (o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_0_read_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_0_read_trigger.o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
      |vpiParent:
      \_port: (o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
      |vpiName:o_register_9_bit_field_0_read_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_0_read_trigger.o_register_9_bit_field_0_read_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_0_read_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_0_read_trigger), line:110:16, endln:110:53
      |vpiFullName:work@block_0.o_register_9_bit_field_0_read_trigger
      |vpiActual:
      \_logic_typespec: , line:110:10, endln:110:15
  |vpiPort:
  \_port: (i_register_9_bit_field_1), line:111:21, endln:111:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_9_bit_field_1.i_register_9_bit_field_1), line:111:21, endln:111:45
      |vpiParent:
      \_port: (i_register_9_bit_field_1), line:111:21, endln:111:45
      |vpiName:i_register_9_bit_field_1
      |vpiFullName:work@block_0.i_register_9_bit_field_1.i_register_9_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.i_register_9_bit_field_1), line:111:21, endln:111:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_9_bit_field_1)
      |vpiParent:
      \_port: (i_register_9_bit_field_1), line:111:21, endln:111:45
      |vpiFullName:work@block_0.i_register_9_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:111:9, endln:111:20
  |vpiPort:
  \_port: (o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_1_read_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_1_read_trigger.o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
      |vpiParent:
      \_port: (o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
      |vpiName:o_register_9_bit_field_1_read_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_1_read_trigger.o_register_9_bit_field_1_read_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_1_read_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_1_read_trigger), line:112:16, endln:112:53
      |vpiFullName:work@block_0.o_register_9_bit_field_1_read_trigger
      |vpiActual:
      \_logic_typespec: , line:112:10, endln:112:15
  |vpiPort:
  \_port: (o_register_9_bit_field_2), line:113:22, endln:113:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_2.o_register_9_bit_field_2), line:113:22, endln:113:46
      |vpiParent:
      \_port: (o_register_9_bit_field_2), line:113:22, endln:113:46
      |vpiName:o_register_9_bit_field_2
      |vpiFullName:work@block_0.o_register_9_bit_field_2.o_register_9_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_2), line:113:22, endln:113:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_2)
      |vpiParent:
      \_port: (o_register_9_bit_field_2), line:113:22, endln:113:46
      |vpiFullName:work@block_0.o_register_9_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:113:10, endln:113:21
  |vpiPort:
  \_port: (o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_2_write_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_2_write_trigger.o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
      |vpiParent:
      \_port: (o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
      |vpiName:o_register_9_bit_field_2_write_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_2_write_trigger.o_register_9_bit_field_2_write_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_2_write_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_2_write_trigger), line:114:16, endln:114:54
      |vpiFullName:work@block_0.o_register_9_bit_field_2_write_trigger
      |vpiActual:
      \_logic_typespec: , line:114:10, endln:114:15
  |vpiPort:
  \_port: (o_register_9_bit_field_3), line:115:22, endln:115:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_3.o_register_9_bit_field_3), line:115:22, endln:115:46
      |vpiParent:
      \_port: (o_register_9_bit_field_3), line:115:22, endln:115:46
      |vpiName:o_register_9_bit_field_3
      |vpiFullName:work@block_0.o_register_9_bit_field_3.o_register_9_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_3), line:115:22, endln:115:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_3)
      |vpiParent:
      \_port: (o_register_9_bit_field_3), line:115:22, endln:115:46
      |vpiFullName:work@block_0.o_register_9_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:115:10, endln:115:21
  |vpiPort:
  \_port: (i_register_9_bit_field_3), line:116:21, endln:116:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_3
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_9_bit_field_3.i_register_9_bit_field_3), line:116:21, endln:116:45
      |vpiParent:
      \_port: (i_register_9_bit_field_3), line:116:21, endln:116:45
      |vpiName:i_register_9_bit_field_3
      |vpiFullName:work@block_0.i_register_9_bit_field_3.i_register_9_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.i_register_9_bit_field_3), line:116:21, endln:116:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_9_bit_field_3)
      |vpiParent:
      \_port: (i_register_9_bit_field_3), line:116:21, endln:116:45
      |vpiFullName:work@block_0.i_register_9_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:116:9, endln:116:20
  |vpiPort:
  \_port: (o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3_write_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_3_write_trigger.o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
      |vpiParent:
      \_port: (o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
      |vpiName:o_register_9_bit_field_3_write_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_3_write_trigger.o_register_9_bit_field_3_write_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_3_write_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_3_write_trigger), line:117:16, endln:117:54
      |vpiFullName:work@block_0.o_register_9_bit_field_3_write_trigger
      |vpiActual:
      \_logic_typespec: , line:117:10, endln:117:15
  |vpiPort:
  \_port: (o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_3_read_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_3_read_trigger.o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
      |vpiParent:
      \_port: (o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
      |vpiName:o_register_9_bit_field_3_read_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_3_read_trigger.o_register_9_bit_field_3_read_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_3_read_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_3_read_trigger), line:118:16, endln:118:53
      |vpiFullName:work@block_0.o_register_9_bit_field_3_read_trigger
      |vpiActual:
      \_logic_typespec: , line:118:10, endln:118:15
  |vpiPort:
  \_port: (i_register_9_bit_field_4), line:119:21, endln:119:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_4
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_9_bit_field_4.i_register_9_bit_field_4), line:119:21, endln:119:45
      |vpiParent:
      \_port: (i_register_9_bit_field_4), line:119:21, endln:119:45
      |vpiName:i_register_9_bit_field_4
      |vpiFullName:work@block_0.i_register_9_bit_field_4.i_register_9_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.i_register_9_bit_field_4), line:119:21, endln:119:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_9_bit_field_4)
      |vpiParent:
      \_port: (i_register_9_bit_field_4), line:119:21, endln:119:45
      |vpiFullName:work@block_0.i_register_9_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:119:9, endln:119:20
  |vpiPort:
  \_port: (o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_4_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_4_trigger.o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
      |vpiParent:
      \_port: (o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
      |vpiName:o_register_9_bit_field_4_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_4_trigger.o_register_9_bit_field_4_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_4_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_4_trigger), line:120:22, endln:120:54
      |vpiFullName:work@block_0.o_register_9_bit_field_4_trigger
      |vpiActual:
      \_logic_typespec: , line:120:10, endln:120:21
  |vpiPort:
  \_port: (i_register_9_bit_field_5), line:121:21, endln:121:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_9_bit_field_5
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_9_bit_field_5.i_register_9_bit_field_5), line:121:21, endln:121:45
      |vpiParent:
      \_port: (i_register_9_bit_field_5), line:121:21, endln:121:45
      |vpiName:i_register_9_bit_field_5
      |vpiFullName:work@block_0.i_register_9_bit_field_5.i_register_9_bit_field_5
      |vpiActual:
      \_logic_net: (work@block_0.i_register_9_bit_field_5), line:121:21, endln:121:45
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_9_bit_field_5)
      |vpiParent:
      \_port: (i_register_9_bit_field_5), line:121:21, endln:121:45
      |vpiFullName:work@block_0.i_register_9_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:121:9, endln:121:20
  |vpiPort:
  \_port: (o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_9_bit_field_5_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_9_bit_field_5_trigger.o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
      |vpiParent:
      \_port: (o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
      |vpiName:o_register_9_bit_field_5_trigger
      |vpiFullName:work@block_0.o_register_9_bit_field_5_trigger.o_register_9_bit_field_5_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_9_bit_field_5_trigger)
      |vpiParent:
      \_port: (o_register_9_bit_field_5_trigger), line:122:22, endln:122:54
      |vpiFullName:work@block_0.o_register_9_bit_field_5_trigger
      |vpiActual:
      \_logic_typespec: , line:122:10, endln:122:21
  |vpiPort:
  \_port: (o_register_10_bit_field_0), line:123:32, endln:123:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_10_bit_field_0.o_register_10_bit_field_0), line:123:32, endln:123:57
      |vpiParent:
      \_port: (o_register_10_bit_field_0), line:123:32, endln:123:57
      |vpiName:o_register_10_bit_field_0
      |vpiFullName:work@block_0.o_register_10_bit_field_0.o_register_10_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_10_bit_field_0), line:123:32, endln:123:57
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_10_bit_field_0)
      |vpiParent:
      \_port: (o_register_10_bit_field_0), line:123:32, endln:123:57
      |vpiFullName:work@block_0.o_register_10_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:123:10, endln:123:31
  |vpiPort:
  \_port: (o_register_10_bit_field_1), line:124:32, endln:124:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_10_bit_field_1.o_register_10_bit_field_1), line:124:32, endln:124:57
      |vpiParent:
      \_port: (o_register_10_bit_field_1), line:124:32, endln:124:57
      |vpiName:o_register_10_bit_field_1
      |vpiFullName:work@block_0.o_register_10_bit_field_1.o_register_10_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_10_bit_field_1), line:124:32, endln:124:57
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_10_bit_field_1)
      |vpiParent:
      \_port: (o_register_10_bit_field_1), line:124:32, endln:124:57
      |vpiFullName:work@block_0.o_register_10_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:124:10, endln:124:31
  |vpiPort:
  \_port: (o_register_10_bit_field_2), line:125:32, endln:125:57
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_10_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_10_bit_field_2.o_register_10_bit_field_2), line:125:32, endln:125:57
      |vpiParent:
      \_port: (o_register_10_bit_field_2), line:125:32, endln:125:57
      |vpiName:o_register_10_bit_field_2
      |vpiFullName:work@block_0.o_register_10_bit_field_2.o_register_10_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_10_bit_field_2), line:125:32, endln:125:57
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_10_bit_field_2)
      |vpiParent:
      \_port: (o_register_10_bit_field_2), line:125:32, endln:125:57
      |vpiFullName:work@block_0.o_register_10_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:125:10, endln:125:31
  |vpiPort:
  \_port: (o_register_11_bit_field_0), line:126:37, endln:126:62
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_11_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_11_bit_field_0.o_register_11_bit_field_0), line:126:37, endln:126:62
      |vpiParent:
      \_port: (o_register_11_bit_field_0), line:126:37, endln:126:62
      |vpiName:o_register_11_bit_field_0
      |vpiFullName:work@block_0.o_register_11_bit_field_0.o_register_11_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_11_bit_field_0), line:126:37, endln:126:62
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_11_bit_field_0)
      |vpiParent:
      \_port: (o_register_11_bit_field_0), line:126:37, endln:126:62
      |vpiFullName:work@block_0.o_register_11_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:126:10, endln:126:36
  |vpiPort:
  \_port: (o_register_11_bit_field_1), line:127:37, endln:127:62
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_11_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_11_bit_field_1.o_register_11_bit_field_1), line:127:37, endln:127:62
      |vpiParent:
      \_port: (o_register_11_bit_field_1), line:127:37, endln:127:62
      |vpiName:o_register_11_bit_field_1
      |vpiFullName:work@block_0.o_register_11_bit_field_1.o_register_11_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_11_bit_field_1), line:127:37, endln:127:62
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_11_bit_field_1)
      |vpiParent:
      \_port: (o_register_11_bit_field_1), line:127:37, endln:127:62
      |vpiFullName:work@block_0.o_register_11_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:127:10, endln:127:36
  |vpiPort:
  \_port: (o_register_12_bit_field_0), line:128:16, endln:128:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_12_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_12_bit_field_0.o_register_12_bit_field_0), line:128:16, endln:128:41
      |vpiParent:
      \_port: (o_register_12_bit_field_0), line:128:16, endln:128:41
      |vpiName:o_register_12_bit_field_0
      |vpiFullName:work@block_0.o_register_12_bit_field_0.o_register_12_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_12_bit_field_0), line:128:16, endln:128:41
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_12_bit_field_0)
      |vpiParent:
      \_port: (o_register_12_bit_field_0), line:128:16, endln:128:41
      |vpiFullName:work@block_0.o_register_12_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:128:10, endln:128:15
  |vpiPort:
  \_port: (o_register_12_bit_field_1), line:129:16, endln:129:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_12_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_12_bit_field_1.o_register_12_bit_field_1), line:129:16, endln:129:41
      |vpiParent:
      \_port: (o_register_12_bit_field_1), line:129:16, endln:129:41
      |vpiName:o_register_12_bit_field_1
      |vpiFullName:work@block_0.o_register_12_bit_field_1.o_register_12_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.o_register_12_bit_field_1), line:129:16, endln:129:41
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_12_bit_field_1)
      |vpiParent:
      \_port: (o_register_12_bit_field_1), line:129:16, endln:129:41
      |vpiFullName:work@block_0.o_register_12_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:129:10, endln:129:15
  |vpiPort:
  \_port: (o_register_13_bit_field_0), line:130:22, endln:130:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_0.o_register_13_bit_field_0), line:130:22, endln:130:47
      |vpiParent:
      \_port: (o_register_13_bit_field_0), line:130:22, endln:130:47
      |vpiName:o_register_13_bit_field_0
      |vpiFullName:work@block_0.o_register_13_bit_field_0.o_register_13_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_0), line:130:22, endln:130:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_0)
      |vpiParent:
      \_port: (o_register_13_bit_field_0), line:130:22, endln:130:47
      |vpiFullName:work@block_0.o_register_13_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:130:10, endln:130:21
  |vpiPort:
  \_port: (i_register_13_bit_field_1), line:131:21, endln:131:46
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_13_bit_field_1.i_register_13_bit_field_1), line:131:21, endln:131:46
      |vpiParent:
      \_port: (i_register_13_bit_field_1), line:131:21, endln:131:46
      |vpiName:i_register_13_bit_field_1
      |vpiFullName:work@block_0.i_register_13_bit_field_1.i_register_13_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_0.i_register_13_bit_field_1), line:131:21, endln:131:46
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_13_bit_field_1)
      |vpiParent:
      \_port: (i_register_13_bit_field_1), line:131:21, endln:131:46
      |vpiFullName:work@block_0.i_register_13_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:131:9, endln:131:20
  |vpiPort:
  \_port: (o_register_13_bit_field_2), line:132:22, endln:132:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_2.o_register_13_bit_field_2), line:132:22, endln:132:47
      |vpiParent:
      \_port: (o_register_13_bit_field_2), line:132:22, endln:132:47
      |vpiName:o_register_13_bit_field_2
      |vpiFullName:work@block_0.o_register_13_bit_field_2.o_register_13_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_2), line:132:22, endln:132:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_2)
      |vpiParent:
      \_port: (o_register_13_bit_field_2), line:132:22, endln:132:47
      |vpiFullName:work@block_0.o_register_13_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:132:10, endln:132:21
  |vpiPort:
  \_port: (o_register_13_bit_field_3), line:133:22, endln:133:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_3.o_register_13_bit_field_3), line:133:22, endln:133:47
      |vpiParent:
      \_port: (o_register_13_bit_field_3), line:133:22, endln:133:47
      |vpiName:o_register_13_bit_field_3
      |vpiFullName:work@block_0.o_register_13_bit_field_3.o_register_13_bit_field_3
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_3), line:133:22, endln:133:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_3)
      |vpiParent:
      \_port: (o_register_13_bit_field_3), line:133:22, endln:133:47
      |vpiFullName:work@block_0.o_register_13_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:133:10, endln:133:21
  |vpiPort:
  \_port: (o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3_write_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_3_write_trigger.o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
      |vpiParent:
      \_port: (o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
      |vpiName:o_register_13_bit_field_3_write_trigger
      |vpiFullName:work@block_0.o_register_13_bit_field_3_write_trigger.o_register_13_bit_field_3_write_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_3_write_trigger)
      |vpiParent:
      \_port: (o_register_13_bit_field_3_write_trigger), line:134:16, endln:134:55
      |vpiFullName:work@block_0.o_register_13_bit_field_3_write_trigger
      |vpiActual:
      \_logic_typespec: , line:134:10, endln:134:15
  |vpiPort:
  \_port: (o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_3_read_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_3_read_trigger.o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
      |vpiParent:
      \_port: (o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
      |vpiName:o_register_13_bit_field_3_read_trigger
      |vpiFullName:work@block_0.o_register_13_bit_field_3_read_trigger.o_register_13_bit_field_3_read_trigger
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_3_read_trigger)
      |vpiParent:
      \_port: (o_register_13_bit_field_3_read_trigger), line:135:16, endln:135:54
      |vpiFullName:work@block_0.o_register_13_bit_field_3_read_trigger
      |vpiActual:
      \_logic_typespec: , line:135:10, endln:135:15
  |vpiPort:
  \_port: (o_register_13_bit_field_4), line:136:22, endln:136:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_4
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_4.o_register_13_bit_field_4), line:136:22, endln:136:47
      |vpiParent:
      \_port: (o_register_13_bit_field_4), line:136:22, endln:136:47
      |vpiName:o_register_13_bit_field_4
      |vpiFullName:work@block_0.o_register_13_bit_field_4.o_register_13_bit_field_4
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_4), line:136:22, endln:136:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_4)
      |vpiParent:
      \_port: (o_register_13_bit_field_4), line:136:22, endln:136:47
      |vpiFullName:work@block_0.o_register_13_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:136:10, endln:136:21
  |vpiPort:
  \_port: (o_register_13_bit_field_5), line:137:22, endln:137:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_5
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_5.o_register_13_bit_field_5), line:137:22, endln:137:47
      |vpiParent:
      \_port: (o_register_13_bit_field_5), line:137:22, endln:137:47
      |vpiName:o_register_13_bit_field_5
      |vpiFullName:work@block_0.o_register_13_bit_field_5.o_register_13_bit_field_5
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_5), line:137:22, endln:137:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_5)
      |vpiParent:
      \_port: (o_register_13_bit_field_5), line:137:22, endln:137:47
      |vpiFullName:work@block_0.o_register_13_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:137:10, endln:137:21
  |vpiPort:
  \_port: (o_register_13_bit_field_6), line:138:22, endln:138:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_6
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_6.o_register_13_bit_field_6), line:138:22, endln:138:47
      |vpiParent:
      \_port: (o_register_13_bit_field_6), line:138:22, endln:138:47
      |vpiName:o_register_13_bit_field_6
      |vpiFullName:work@block_0.o_register_13_bit_field_6.o_register_13_bit_field_6
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_6), line:138:22, endln:138:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_6)
      |vpiParent:
      \_port: (o_register_13_bit_field_6), line:138:22, endln:138:47
      |vpiFullName:work@block_0.o_register_13_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:138:10, endln:138:21
  |vpiPort:
  \_port: (i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_6_hw_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_13_bit_field_6_hw_clear.i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
      |vpiParent:
      \_port: (i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
      |vpiName:i_register_13_bit_field_6_hw_clear
      |vpiFullName:work@block_0.i_register_13_bit_field_6_hw_clear.i_register_13_bit_field_6_hw_clear
      |vpiActual:
      \_logic_net: (work@block_0.i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_13_bit_field_6_hw_clear)
      |vpiParent:
      \_port: (i_register_13_bit_field_6_hw_clear), line:139:21, endln:139:55
      |vpiFullName:work@block_0.i_register_13_bit_field_6_hw_clear
      |vpiActual:
      \_logic_typespec: , line:139:9, endln:139:20
  |vpiPort:
  \_port: (o_register_13_bit_field_7), line:140:22, endln:140:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_7
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_7.o_register_13_bit_field_7), line:140:22, endln:140:47
      |vpiParent:
      \_port: (o_register_13_bit_field_7), line:140:22, endln:140:47
      |vpiName:o_register_13_bit_field_7
      |vpiFullName:work@block_0.o_register_13_bit_field_7.o_register_13_bit_field_7
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_7), line:140:22, endln:140:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_7)
      |vpiParent:
      \_port: (o_register_13_bit_field_7), line:140:22, endln:140:47
      |vpiFullName:work@block_0.o_register_13_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:140:10, endln:140:21
  |vpiPort:
  \_port: (i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_7_hw_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_13_bit_field_7_hw_set.i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
      |vpiParent:
      \_port: (i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
      |vpiName:i_register_13_bit_field_7_hw_set
      |vpiFullName:work@block_0.i_register_13_bit_field_7_hw_set.i_register_13_bit_field_7_hw_set
      |vpiActual:
      \_logic_net: (work@block_0.i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_13_bit_field_7_hw_set)
      |vpiParent:
      \_port: (i_register_13_bit_field_7_hw_set), line:141:21, endln:141:53
      |vpiFullName:work@block_0.i_register_13_bit_field_7_hw_set
      |vpiActual:
      \_logic_typespec: , line:141:9, endln:141:20
  |vpiPort:
  \_port: (o_register_13_bit_field_8), line:142:22, endln:142:47
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:o_register_13_bit_field_8
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_0.o_register_13_bit_field_8.o_register_13_bit_field_8), line:142:22, endln:142:47
      |vpiParent:
      \_port: (o_register_13_bit_field_8), line:142:22, endln:142:47
      |vpiName:o_register_13_bit_field_8
      |vpiFullName:work@block_0.o_register_13_bit_field_8.o_register_13_bit_field_8
      |vpiActual:
      \_logic_net: (work@block_0.o_register_13_bit_field_8), line:142:22, endln:142:47
    |vpiTypedef:
    \_ref_typespec: (work@block_0.o_register_13_bit_field_8)
      |vpiParent:
      \_port: (o_register_13_bit_field_8), line:142:22, endln:142:47
      |vpiFullName:work@block_0.o_register_13_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:142:10, endln:142:21
  |vpiPort:
  \_port: (i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_8_hw_write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_13_bit_field_8_hw_write_enable.i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
      |vpiParent:
      \_port: (i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
      |vpiName:i_register_13_bit_field_8_hw_write_enable
      |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_enable.i_register_13_bit_field_8_hw_write_enable
      |vpiActual:
      \_logic_net: (work@block_0.i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_13_bit_field_8_hw_write_enable)
      |vpiParent:
      \_port: (i_register_13_bit_field_8_hw_write_enable), line:143:15, endln:143:56
      |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_enable
      |vpiActual:
      \_logic_typespec: , line:143:9, endln:143:14
  |vpiPort:
  \_port: (i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:i_register_13_bit_field_8_hw_write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.i_register_13_bit_field_8_hw_write_data.i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
      |vpiParent:
      \_port: (i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
      |vpiName:i_register_13_bit_field_8_hw_write_data
      |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_data.i_register_13_bit_field_8_hw_write_data
      |vpiActual:
      \_logic_net: (work@block_0.i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
    |vpiTypedef:
    \_ref_typespec: (work@block_0.i_register_13_bit_field_8_hw_write_data)
      |vpiParent:
      \_port: (i_register_13_bit_field_8_hw_write_data), line:144:21, endln:144:60
      |vpiFullName:work@block_0.i_register_13_bit_field_8_hw_write_data
      |vpiActual:
      \_logic_typespec: , line:144:9, endln:144:20
  |vpiPort:
  \_port: (register_15_bus_if), line:145:23, endln:145:41
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:register_15_bus_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_0.register_15_bus_if.register_15_bus_if), line:145:23, endln:145:41
      |vpiParent:
      \_port: (register_15_bus_if), line:145:23, endln:145:41
      |vpiName:register_15_bus_if
      |vpiFullName:work@block_0.register_15_bus_if.register_15_bus_if
      |vpiActual:
      \_logic_net: (work@block_0.register_15_bus_if), line:145:23, endln:145:41
    |vpiTypedef:
    \_ref_typespec: (work@block_0.register_15_bus_if)
      |vpiParent:
      \_port: (register_15_bus_if), line:145:23, endln:145:41
      |vpiFullName:work@block_0.register_15_bus_if
      |vpiActual:
      \_interface_typespec: (master), line:145:16, endln:145:22
  |vpiModuleArray:
  \_module_array: (work@rggen_register_if), line:147:34, endln:147:45
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:register_if
    |vpiFullName:work@rggen_register_if
    |vpiRange:
    \_range: , line:147:46, endln:147:48
      |vpiParent:
      \_module_array: (work@rggen_register_if), line:147:34, endln:147:45
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:147:46, endln:147:48
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:147:46, endln:147:48
        |vpiParent:
        \_range: , line:147:46, endln:147:48
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:147:46, endln:147:48
          |vpiParent:
          \_operation: , line:147:46, endln:147:48
          |vpiDecompile:25
          |vpiSize:64
          |UINT:25
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_ref_typespec: (work@block_0.register_if)
      |vpiParent:
      \_module_array: (work@rggen_register_if), line:147:34, endln:147:45
      |vpiFullName:work@block_0.register_if
      |vpiActual:
      \_module_typespec: (rggen_register_if), line:147:3, endln:147:20
  |vpiRefModule:
  \_ref_module: work@rggen_apb_adapter (u_adapter), line:159:5, endln:159:14
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiName:u_adapter
    |vpiDefName:work@rggen_apb_adapter
    |vpiActual:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiPort:
    \_port: (i_clk), line:160:5, endln:160:26
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:159:5, endln:159:14
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@block_0.u_adapter.i_clk.i_clk), line:160:20, endln:160:25
        |vpiParent:
        \_port: (i_clk), line:160:5, endln:160:26
        |vpiName:i_clk
        |vpiFullName:work@block_0.u_adapter.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@block_0.i_clk), line:33:15, endln:33:20
    |vpiPort:
    \_port: (i_rst_n), line:161:5, endln:161:28
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:159:5, endln:159:14
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@block_0.u_adapter.i_rst_n.i_rst_n), line:161:20, endln:161:27
        |vpiParent:
        \_port: (i_rst_n), line:161:5, endln:161:28
        |vpiName:i_rst_n
        |vpiFullName:work@block_0.u_adapter.i_rst_n.i_rst_n
        |vpiActual:
        \_logic_net: (work@block_0.i_rst_n), line:34:15, endln:34:22
    |vpiPort:
    \_port: (apb_if), line:162:5, endln:162:27
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:159:5, endln:159:14
      |vpiName:apb_if
      |vpiHighConn:
      \_ref_obj: (work@block_0.u_adapter.apb_if.apb_if), line:162:20, endln:162:26
        |vpiParent:
        \_port: (apb_if), line:162:5, endln:162:27
        |vpiName:apb_if
        |vpiFullName:work@block_0.u_adapter.apb_if.apb_if
        |vpiActual:
        \_logic_net: (work@block_0.apb_if), line:35:22, endln:35:28
    |vpiPort:
    \_port: (register_if), line:163:5, endln:163:32
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:159:5, endln:159:14
      |vpiName:register_if
      |vpiHighConn:
      \_ref_obj: (work@block_0.u_adapter.register_if.register_if), line:163:20, endln:163:31
        |vpiParent:
        \_port: (register_if), line:163:5, endln:163:32
        |vpiName:register_if
        |vpiFullName:work@block_0.u_adapter.register_if.register_if
        |vpiActual:
        \_logic_net: (work@block_0.u_adapter.register_if.register_if), line:163:20, endln:163:31
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:165:12, endln:165:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:165:16, endln:165:17
          |vpiParent:
          \_gen_if: , line:165:12, endln:165:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_0)
          |vpiParent:
          \_gen_if: , line:165:12, endln:165:14
          |vpiName:g_register_0
          |vpiFullName:work@block_0.g_register_0
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:166:30, endln:166:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_0.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:176:7, endln:176:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:177:7, endln:177:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:176:7, endln:176:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_0.u_register.i_clk.i_clk), line:177:22, endln:177:27
                |vpiParent:
                \_port: (i_clk), line:177:7, endln:177:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_0.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:178:7, endln:178:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:176:7, endln:176:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_0.u_register.i_rst_n.i_rst_n), line:178:22, endln:178:29
                |vpiParent:
                \_port: (i_rst_n), line:178:7, endln:178:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_0.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:179:7, endln:179:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:176:7, endln:176:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_0.u_register.register_if), line:179:34, endln:179:35
                |vpiParent:
                \_port: (register_if), line:179:7, endln:179:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_0.u_register.register_if
                |vpiIndex:
                \_constant: , line:179:34, endln:179:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_0.u_register.register_if), line:179:34, endln:179:35
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:180:7, endln:180:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:176:7, endln:176:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_0.u_register.bit_field_if.bit_field_if), line:180:22, endln:180:34
                |vpiParent:
                \_port: (bit_field_if), line:180:7, endln:180:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_0.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:182:5, endln:182:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:182:9, endln:182:10
              |vpiParent:
              \_gen_if: , line:182:5, endln:182:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:182:5, endln:182:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_0.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:183:28, endln:183:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:183:44, endln:183:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_0.INITIAL_VALUE), line:183:28, endln:183:48
                  |vpiParent:
                  \_param_assign: , line:183:28, endln:183:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_0.INITIAL_VALUE), line:183:28, endln:183:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:183:18, endln:183:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:184:31, endln:184:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:192:9, endln:192:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.u_bit_field.i_clk.i_clk), line:192:30, endln:192:35
                    |vpiParent:
                    \_port: (i_clk), line:192:9, endln:192:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:193:9, endln:193:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:193:30, endln:193:37
                    |vpiParent:
                    \_port: (i_rst_n), line:193:9, endln:193:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:194:9, endln:194:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:194:30, endln:194:46
                    |vpiParent:
                    \_port: (bit_field_if), line:194:9, endln:194:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:195:9, endln:195:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                |vpiPort:
                \_port: , line:196:9, endln:196:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:197:9, endln:197:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:197:30, endln:197:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:198:9, endln:198:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:198:30, endln:198:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:199:9, endln:199:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:199:30, endln:199:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:200:9, endln:200:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:200:30, endln:200:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:201:9, endln:201:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:201:30, endln:201:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:202:9, endln:202:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:202:30, endln:202:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:203:9, endln:203:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:203:30, endln:203:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:204:9, endln:204:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_0.u_bit_field.o_value.o_register_0_bit_field_0), line:204:30, endln:204:54
                    |vpiParent:
                    \_port: (o_value), line:204:9, endln:204:55
                    |vpiName:o_register_0_bit_field_0
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_0.u_bit_field.o_value.o_register_0_bit_field_0
                |vpiPort:
                \_port: , line:205:9, endln:205:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:191:9, endln:191:20
          |vpiStmt:
          \_gen_if: , line:208:5, endln:208:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:208:9, endln:208:10
              |vpiParent:
              \_gen_if: , line:208:5, endln:208:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:208:5, endln:208:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_0.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:209:28, endln:209:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:209:44, endln:209:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_1.INITIAL_VALUE), line:209:28, endln:209:48
                  |vpiParent:
                  \_param_assign: , line:209:28, endln:209:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_1.INITIAL_VALUE), line:209:28, endln:209:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:209:18, endln:209:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:210:31, endln:210:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:218:9, endln:218:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.u_bit_field.i_clk.i_clk), line:218:30, endln:218:35
                    |vpiParent:
                    \_port: (i_clk), line:218:9, endln:218:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:219:9, endln:219:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:219:30, endln:219:37
                    |vpiParent:
                    \_port: (i_rst_n), line:219:9, endln:219:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:220:9, endln:220:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:220:30, endln:220:46
                    |vpiParent:
                    \_port: (bit_field_if), line:220:9, endln:220:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:221:9, endln:221:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                |vpiPort:
                \_port: , line:222:9, endln:222:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:223:9, endln:223:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:223:30, endln:223:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:224:9, endln:224:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:224:30, endln:224:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:225:9, endln:225:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:225:30, endln:225:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:226:9, endln:226:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:226:30, endln:226:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:227:9, endln:227:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:227:30, endln:227:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:228:9, endln:228:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:228:30, endln:228:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:229:9, endln:229:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:229:30, endln:229:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:230:9, endln:230:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_1.u_bit_field.o_value.o_register_0_bit_field_1), line:230:30, endln:230:54
                    |vpiParent:
                    \_port: (o_value), line:230:9, endln:230:55
                    |vpiName:o_register_0_bit_field_1
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_1.u_bit_field.o_value.o_register_0_bit_field_1
                |vpiPort:
                \_port: , line:231:9, endln:231:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:217:9, endln:217:20
          |vpiStmt:
          \_gen_if: , line:234:5, endln:234:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:234:9, endln:234:10
              |vpiParent:
              \_gen_if: , line:234:5, endln:234:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:234:5, endln:234:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_0.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:235:22, endln:235:42
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:235:38, endln:235:42
                  |vpiDecompile:1'h0
                  |vpiSize:1
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_2.INITIAL_VALUE), line:235:22, endln:235:42
                  |vpiParent:
                  \_param_assign: , line:235:22, endln:235:42
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_2.INITIAL_VALUE), line:235:22, endln:235:42
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:235:18, endln:235:21
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:236:31, endln:236:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:1]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:1]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:1]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:1]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:1]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:1]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:1]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:1]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:1]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:1]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:1]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:1]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:244:9, endln:244:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.u_bit_field.i_clk.i_clk), line:244:30, endln:244:35
                    |vpiParent:
                    \_port: (i_clk), line:244:9, endln:244:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:245:9, endln:245:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:245:30, endln:245:37
                    |vpiParent:
                    \_port: (i_rst_n), line:245:9, endln:245:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:246:9, endln:246:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:246:30, endln:246:46
                    |vpiParent:
                    \_port: (bit_field_if), line:246:9, endln:246:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:247:9, endln:247:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                |vpiPort:
                \_port: , line:248:9, endln:248:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:249:9, endln:249:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:249:30, endln:249:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:250:9, endln:250:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:250:30, endln:250:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:251:9, endln:251:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:251:30, endln:251:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:252:9, endln:252:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:252:30, endln:252:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:253:9, endln:253:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:253:30, endln:253:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:254:9, endln:254:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:254:30, endln:254:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:255:9, endln:255:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:255:30, endln:255:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:256:9, endln:256:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_2.u_bit_field.o_value.o_register_0_bit_field_2), line:256:30, endln:256:54
                    |vpiParent:
                    \_port: (o_value), line:256:9, endln:256:55
                    |vpiName:o_register_0_bit_field_2
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_2.u_bit_field.o_value.o_register_0_bit_field_2
                |vpiPort:
                \_port: , line:257:9, endln:257:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:243:9, endln:243:20
          |vpiStmt:
          \_gen_if: , line:260:5, endln:260:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:260:9, endln:260:10
              |vpiParent:
              \_gen_if: , line:260:5, endln:260:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:260:5, endln:260:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_0.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:261:28, endln:261:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:261:44, endln:261:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_3.INITIAL_VALUE), line:261:28, endln:261:48
                  |vpiParent:
                  \_param_assign: , line:261:28, endln:261:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_3.INITIAL_VALUE), line:261:28, endln:261:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:261:18, endln:261:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:262:31, endln:262:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[9+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[9+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[9+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[9+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[9+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:9
                      |vpiSize:64
                      |UINT:9
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[9+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[9+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[9+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[9+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[9+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[9+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:9
                      |vpiSize:64
                      |UINT:9
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[9+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[9+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[9+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[9+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[9+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[9+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:9
                      |vpiSize:64
                      |UINT:9
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[9+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:270:9, endln:270:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.u_bit_field.i_clk.i_clk), line:270:30, endln:270:35
                    |vpiParent:
                    \_port: (i_clk), line:270:9, endln:270:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:271:9, endln:271:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:271:30, endln:271:37
                    |vpiParent:
                    \_port: (i_rst_n), line:271:9, endln:271:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:272:9, endln:272:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:272:30, endln:272:46
                    |vpiParent:
                    \_port: (bit_field_if), line:272:9, endln:272:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:273:9, endln:273:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                |vpiPort:
                \_port: , line:274:9, endln:274:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:275:9, endln:275:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:275:30, endln:275:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:276:9, endln:276:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:276:30, endln:276:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:277:9, endln:277:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:277:30, endln:277:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:278:9, endln:278:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:278:30, endln:278:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:279:9, endln:279:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:279:30, endln:279:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:280:9, endln:280:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:280:30, endln:280:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:281:9, endln:281:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:281:30, endln:281:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:282:9, endln:282:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_3.u_bit_field.o_value.o_register_0_bit_field_3), line:282:30, endln:282:54
                    |vpiParent:
                    \_port: (o_value), line:282:9, endln:282:55
                    |vpiName:o_register_0_bit_field_3
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_3.u_bit_field.o_value.o_register_0_bit_field_3
                |vpiPort:
                \_port: , line:283:9, endln:283:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:269:9, endln:269:20
          |vpiStmt:
          \_gen_if: , line:286:5, endln:286:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:286:9, endln:286:10
              |vpiParent:
              \_gen_if: , line:286:5, endln:286:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:286:5, endln:286:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_0.g_bit_field_4
              |vpiStmt:
              \_param_assign: , line:287:28, endln:287:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_constant: , line:287:44, endln:287:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_4.INITIAL_VALUE), line:287:28, endln:287:48
                  |vpiParent:
                  \_param_assign: , line:287:28, endln:287:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_4.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_4.INITIAL_VALUE), line:287:28, endln:287:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:287:18, endln:287:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_4.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:288:31, endln:288:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[11+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[11+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[11+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[11+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[11+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:11
                      |vpiSize:64
                      |UINT:11
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[11+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[11+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[11+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[11+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[11+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[11+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:11
                      |vpiSize:64
                      |UINT:11
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[11+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[11+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[11+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[11+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[11+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[11+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:11
                      |vpiSize:64
                      |UINT:11
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[11+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:295:9, endln:295:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.u_bit_field.i_clk.i_clk), line:295:30, endln:295:35
                    |vpiParent:
                    \_port: (i_clk), line:295:9, endln:295:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:296:9, endln:296:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:296:30, endln:296:37
                    |vpiParent:
                    \_port: (i_rst_n), line:296:9, endln:296:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:297:9, endln:297:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:297:30, endln:297:46
                    |vpiParent:
                    \_port: (bit_field_if), line:297:9, endln:297:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:298:9, endln:298:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                |vpiPort:
                \_port: , line:299:9, endln:299:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:300:9, endln:300:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:300:30, endln:300:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:301:9, endln:301:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:301:30, endln:301:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:302:9, endln:302:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:302:30, endln:302:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:303:9, endln:303:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:303:30, endln:303:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:304:9, endln:304:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:304:30, endln:304:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:305:9, endln:305:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:305:30, endln:305:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:306:9, endln:306:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:306:30, endln:306:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:307:9, endln:307:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_4.u_bit_field.o_value.o_register_0_bit_field_4), line:307:30, endln:307:54
                    |vpiParent:
                    \_port: (o_value), line:307:9, endln:307:55
                    |vpiName:o_register_0_bit_field_4
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_4.u_bit_field.o_value.o_register_0_bit_field_4
                |vpiPort:
                \_port: , line:308:9, endln:308:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:294:9, endln:294:20
          |vpiStmt:
          \_gen_if: , line:311:5, endln:311:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:311:9, endln:311:10
              |vpiParent:
              \_gen_if: , line:311:5, endln:311:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:311:5, endln:311:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_0.g_bit_field_5
              |vpiStmt:
              \_param_assign: , line:312:28, endln:312:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_constant: , line:312:44, endln:312:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_5.INITIAL_VALUE), line:312:28, endln:312:48
                  |vpiParent:
                  \_param_assign: , line:312:28, endln:312:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_5.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_5.INITIAL_VALUE), line:312:28, endln:312:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:312:18, endln:312:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_5.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:313:31, endln:313:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[13+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[13+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[13+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[13+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[13+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:13
                      |vpiSize:64
                      |UINT:13
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[13+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[13+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[13+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[13+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[13+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[13+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:13
                      |vpiSize:64
                      |UINT:13
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[13+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[13+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[13+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[13+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[13+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[13+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:13
                      |vpiSize:64
                      |UINT:13
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[13+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:320:9, endln:320:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.u_bit_field.i_clk.i_clk), line:320:30, endln:320:35
                    |vpiParent:
                    \_port: (i_clk), line:320:9, endln:320:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:321:9, endln:321:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:321:30, endln:321:37
                    |vpiParent:
                    \_port: (i_rst_n), line:321:9, endln:321:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:322:9, endln:322:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:322:30, endln:322:46
                    |vpiParent:
                    \_port: (bit_field_if), line:322:9, endln:322:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:323:9, endln:323:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                |vpiPort:
                \_port: , line:324:9, endln:324:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:325:9, endln:325:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:325:30, endln:325:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:326:9, endln:326:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:326:30, endln:326:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:327:9, endln:327:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:327:30, endln:327:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:328:9, endln:328:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:328:30, endln:328:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:329:9, endln:329:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:329:30, endln:329:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:330:9, endln:330:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:330:30, endln:330:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:331:9, endln:331:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:331:30, endln:331:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:332:9, endln:332:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_5.u_bit_field.o_value.o_register_0_bit_field_5), line:332:30, endln:332:54
                    |vpiParent:
                    \_port: (o_value), line:332:9, endln:332:55
                    |vpiName:o_register_0_bit_field_5
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_5.u_bit_field.o_value.o_register_0_bit_field_5
                |vpiPort:
                \_port: , line:333:9, endln:333:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:319:9, endln:319:20
          |vpiStmt:
          \_gen_if: , line:336:5, endln:336:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_0)
            |vpiCondition:
            \_constant: , line:336:9, endln:336:10
              |vpiParent:
              \_gen_if: , line:336:5, endln:336:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
              |vpiParent:
              \_gen_if: , line:336:5, endln:336:7
              |vpiName:g_bit_field_6
              |vpiFullName:work@block_0.g_register_0.g_bit_field_6
              |vpiStmt:
              \_param_assign: , line:337:28, endln:337:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_constant: , line:337:44, endln:337:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_0.g_bit_field_6.INITIAL_VALUE), line:337:28, endln:337:48
                  |vpiParent:
                  \_param_assign: , line:337:28, endln:337:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_0.g_bit_field_6.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_0.g_bit_field_6.INITIAL_VALUE), line:337:28, endln:337:48
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:337:18, endln:337:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_0.g_bit_field_6.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:338:31, endln:338:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[15+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[15+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[15+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[15+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[15+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:15
                      |vpiSize:64
                      |UINT:15
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[15+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[15+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[15+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[15+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[15+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[15+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:15
                      |vpiSize:64
                      |UINT:15
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[15+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[15+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[15+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[15+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[15+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[15+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:15
                      |vpiSize:64
                      |UINT:15
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[15+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_0.g_bit_field_6)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:346:9, endln:346:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_clk.i_clk), line:346:30, endln:346:35
                    |vpiParent:
                    \_port: (i_clk), line:346:9, endln:346:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:347:9, endln:347:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n), line:347:30, endln:347:37
                    |vpiParent:
                    \_port: (i_rst_n), line:347:9, endln:347:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:348:9, endln:348:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if), line:348:30, endln:348:46
                    |vpiParent:
                    \_port: (bit_field_if), line:348:9, endln:348:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:349:9, endln:349:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                |vpiPort:
                \_port: , line:350:9, endln:350:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:351:9, endln:351:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:351:30, endln:351:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:352:9, endln:352:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:352:30, endln:352:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:353:9, endln:353:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:353:30, endln:353:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:354:9, endln:354:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:354:30, endln:354:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:355:9, endln:355:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:355:30, endln:355:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:356:9, endln:356:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_value.i_register_0_bit_field_6), line:356:30, endln:356:54
                    |vpiParent:
                    \_port: (i_value), line:356:9, endln:356:55
                    |vpiName:i_register_0_bit_field_6
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.u_bit_field.i_value.i_register_0_bit_field_6
                |vpiPort:
                \_port: (i_mask), line:357:9, endln:357:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:357:30, endln:357:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:358:9, endln:358:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_0.g_bit_field_6.u_bit_field.o_value.o_register_0_bit_field_6), line:358:30, endln:358:54
                    |vpiParent:
                    \_port: (o_value), line:358:9, endln:358:55
                    |vpiName:o_register_0_bit_field_6
                    |vpiFullName:work@block_0.g_register_0.g_bit_field_6.u_bit_field.o_value.o_register_0_bit_field_6
                |vpiPort:
                \_port: , line:359:9, endln:359:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:345:9, endln:345:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:363:12, endln:363:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:363:16, endln:363:17
          |vpiParent:
          \_gen_if: , line:363:12, endln:363:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_1)
          |vpiParent:
          \_gen_if: , line:363:12, endln:363:14
          |vpiName:g_register_1
          |vpiFullName:work@block_0.g_register_1
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:364:30, endln:364:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_1)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_1)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_1.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_1.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:374:7, endln:374:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_1)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:375:7, endln:375:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:374:7, endln:374:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_1.u_register.i_clk.i_clk), line:375:22, endln:375:27
                |vpiParent:
                \_port: (i_clk), line:375:7, endln:375:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_1.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:376:7, endln:376:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:374:7, endln:374:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_1.u_register.i_rst_n.i_rst_n), line:376:22, endln:376:29
                |vpiParent:
                \_port: (i_rst_n), line:376:7, endln:376:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_1.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:377:7, endln:377:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:374:7, endln:374:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_1.u_register.register_if), line:377:34, endln:377:35
                |vpiParent:
                \_port: (register_if), line:377:7, endln:377:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_1.u_register.register_if
                |vpiIndex:
                \_constant: , line:377:34, endln:377:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_1.u_register.register_if), line:377:34, endln:377:35
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:378:7, endln:378:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:374:7, endln:374:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_1.u_register.bit_field_if.bit_field_if), line:378:22, endln:378:34
                |vpiParent:
                \_port: (bit_field_if), line:378:7, endln:378:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_1.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:380:5, endln:380:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_1)
            |vpiCondition:
            \_constant: , line:380:9, endln:380:10
              |vpiParent:
              \_gen_if: , line:380:5, endln:380:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_1.g_register_1)
              |vpiParent:
              \_gen_if: , line:380:5, endln:380:7
              |vpiName:g_register_1
              |vpiFullName:work@block_0.g_register_1.g_register_1
              |vpiStmt:
              \_param_assign: , line:381:22, endln:381:42
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_constant: , line:381:38, endln:381:42
                  |vpiDecompile:1'h0
                  |vpiSize:1
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_1.g_register_1.INITIAL_VALUE), line:381:22, endln:381:42
                  |vpiParent:
                  \_param_assign: , line:381:22, endln:381:42
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_1.g_register_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_1.g_register_1.INITIAL_VALUE), line:381:22, endln:381:42
                    |vpiFullName:work@block_0.g_register_1.g_register_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:381:18, endln:381:21
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_1.g_register_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:382:31, endln:382:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_1.g_register_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:1]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:1]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:1]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_1.g_register_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_1.g_register_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_1.g_register_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:390:9, endln:390:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.u_bit_field.i_clk.i_clk), line:390:30, endln:390:35
                    |vpiParent:
                    \_port: (i_clk), line:390:9, endln:390:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_1.g_register_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:391:9, endln:391:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.u_bit_field.i_rst_n.i_rst_n), line:391:30, endln:391:37
                    |vpiParent:
                    \_port: (i_rst_n), line:391:9, endln:391:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_1.g_register_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:392:9, endln:392:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.u_bit_field.bit_field_if.bit_field_sub_if), line:392:30, endln:392:46
                    |vpiParent:
                    \_port: (bit_field_if), line:392:9, endln:392:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_1.g_register_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:393:9, endln:393:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                |vpiPort:
                \_port: , line:394:9, endln:394:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:395:9, endln:395:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:395:30, endln:395:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:396:9, endln:396:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:396:30, endln:396:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:397:9, endln:397:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:397:30, endln:397:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:398:9, endln:398:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:398:30, endln:398:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:399:9, endln:399:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:399:30, endln:399:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:400:9, endln:400:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:400:30, endln:400:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:401:9, endln:401:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:401:30, endln:401:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:402:9, endln:402:43
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_1.g_register_1.u_bit_field.o_value.o_register_1), line:402:30, endln:402:42
                    |vpiParent:
                    \_port: (o_value), line:402:9, endln:402:43
                    |vpiName:o_register_1
                    |vpiFullName:work@block_0.g_register_1.g_register_1.u_bit_field.o_value.o_register_1
                |vpiPort:
                \_port: , line:403:9, endln:403:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:389:9, endln:389:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:407:12, endln:407:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:407:16, endln:407:17
          |vpiParent:
          \_gen_if: , line:407:12, endln:407:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_2)
          |vpiParent:
          \_gen_if: , line:407:12, endln:407:14
          |vpiName:g_register_2
          |vpiFullName:work@block_0.g_register_2
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:408:30, endln:408:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_2.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_2.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:418:7, endln:418:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:419:7, endln:419:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:418:7, endln:418:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_2.u_register.i_clk.i_clk), line:419:22, endln:419:27
                |vpiParent:
                \_port: (i_clk), line:419:7, endln:419:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_2.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:420:7, endln:420:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:418:7, endln:418:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_2.u_register.i_rst_n.i_rst_n), line:420:22, endln:420:29
                |vpiParent:
                \_port: (i_rst_n), line:420:7, endln:420:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_2.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:421:7, endln:421:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:418:7, endln:418:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_2.u_register.register_if), line:421:34, endln:421:35
                |vpiParent:
                \_port: (register_if), line:421:7, endln:421:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_2.u_register.register_if
                |vpiIndex:
                \_constant: , line:421:34, endln:421:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_2.u_register.register_if), line:421:34, endln:421:35
                  |vpiDecompile:2
                  |vpiSize:64
                  |UINT:2
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:422:7, endln:422:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:418:7, endln:418:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_2.u_register.bit_field_if.bit_field_if), line:422:22, endln:422:34
                |vpiParent:
                \_port: (bit_field_if), line:422:7, endln:422:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_2.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:424:5, endln:424:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiCondition:
            \_constant: , line:424:9, endln:424:10
              |vpiParent:
              \_gen_if: , line:424:5, endln:424:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:424:5, endln:424:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_2.g_bit_field_0
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:425:31, endln:425:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:433:9, endln:433:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_clk.i_clk), line:433:30, endln:433:35
                    |vpiParent:
                    \_port: (i_clk), line:433:9, endln:433:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:434:9, endln:434:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:434:30, endln:434:37
                    |vpiParent:
                    \_port: (i_rst_n), line:434:9, endln:434:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:435:9, endln:435:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:435:30, endln:435:46
                    |vpiParent:
                    \_port: (bit_field_if), line:435:9, endln:435:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:436:9, endln:436:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                |vpiPort:
                \_port: , line:437:9, endln:437:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:438:9, endln:438:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:438:30, endln:438:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:439:9, endln:439:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:439:30, endln:439:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:440:9, endln:440:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:440:30, endln:440:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:441:9, endln:441:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:441:30, endln:441:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:442:9, endln:442:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:442:30, endln:442:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:443:9, endln:443:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_value.i_register_2_bit_field_0), line:443:30, endln:443:54
                    |vpiParent:
                    \_port: (i_value), line:443:9, endln:443:55
                    |vpiName:i_register_2_bit_field_0
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_0.u_bit_field.i_value.i_register_2_bit_field_0
                |vpiPort:
                \_port: (i_mask), line:444:9, endln:444:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:444:30, endln:444:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:445:9, endln:445:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
                |vpiPort:
                \_port: , line:446:9, endln:446:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:432:9, endln:432:20
          |vpiStmt:
          \_gen_if: , line:449:5, endln:449:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiCondition:
            \_constant: , line:449:9, endln:449:10
              |vpiParent:
              \_gen_if: , line:449:5, endln:449:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:449:5, endln:449:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_2.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:450:28, endln:450:49
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:450:44, endln:450:49
                  |vpiDecompile:8'hab
                  |vpiSize:8
                  |HEX:ab
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_2.g_bit_field_1.INITIAL_VALUE), line:450:28, endln:450:49
                  |vpiParent:
                  \_param_assign: , line:450:28, endln:450:49
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_2.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_2.g_bit_field_1.INITIAL_VALUE), line:450:28, endln:450:49
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:450:18, endln:450:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_2.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:451:31, endln:451:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:8]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:8]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:8]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:8]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:8]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:8]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:8]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:8]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:8]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:8]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:8]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:8]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:8]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:8]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:8]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:8]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:8]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:8]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:458:9, endln:458:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_constant: , line:458:30, endln:458:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_rst_n), line:459:9, endln:459:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_constant: , line:459:30, endln:459:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (bit_field_if), line:460:9, endln:460:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:460:30, endln:460:46
                    |vpiParent:
                    \_port: (bit_field_if), line:460:9, endln:460:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:461:9, endln:461:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                |vpiPort:
                \_port: , line:462:9, endln:462:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:463:9, endln:463:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:463:30, endln:463:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:464:9, endln:464:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:464:30, endln:464:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:465:9, endln:465:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:465:30, endln:465:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:466:9, endln:466:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:466:30, endln:466:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:467:9, endln:467:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:467:30, endln:467:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:468:9, endln:468:44
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_1.u_bit_field.i_value.INITIAL_VALUE), line:468:30, endln:468:43
                    |vpiParent:
                    \_port: (i_value), line:468:9, endln:468:44
                    |vpiName:INITIAL_VALUE
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_1.u_bit_field.i_value.INITIAL_VALUE
                |vpiPort:
                \_port: (i_mask), line:469:9, endln:469:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:469:30, endln:469:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:470:9, endln:470:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
                |vpiPort:
                \_port: , line:471:9, endln:471:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:457:9, endln:457:20
          |vpiStmt:
          \_gen_if: , line:474:5, endln:474:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiCondition:
            \_constant: , line:474:9, endln:474:10
              |vpiParent:
              \_gen_if: , line:474:5, endln:474:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:474:5, endln:474:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_2.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:475:28, endln:475:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:475:44, endln:475:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_2.g_bit_field_2.INITIAL_VALUE), line:475:28, endln:475:48
                  |vpiParent:
                  \_param_assign: , line:475:28, endln:475:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_2.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_2.g_bit_field_2.INITIAL_VALUE), line:475:28, endln:475:48
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:475:18, endln:475:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_2.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:476:31, endln:476:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:483:9, endln:483:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_clk.i_clk), line:483:30, endln:483:35
                    |vpiParent:
                    \_port: (i_clk), line:483:9, endln:483:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:484:9, endln:484:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:484:30, endln:484:37
                    |vpiParent:
                    \_port: (i_rst_n), line:484:9, endln:484:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:485:9, endln:485:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:485:30, endln:485:46
                    |vpiParent:
                    \_port: (bit_field_if), line:485:9, endln:485:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:486:9, endln:486:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                |vpiPort:
                \_port: , line:487:9, endln:487:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:488:9, endln:488:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:488:30, endln:488:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:489:9, endln:489:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_hw_write_enable.i_register_2_bit_field_2_latch), line:489:30, endln:489:60
                    |vpiParent:
                    \_port: (i_hw_write_enable), line:489:9, endln:489:61
                    |vpiName:i_register_2_bit_field_2_latch
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_hw_write_enable.i_register_2_bit_field_2_latch
                |vpiPort:
                \_port: (i_hw_write_data), line:490:9, endln:490:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_hw_write_data.i_register_2_bit_field_2), line:490:30, endln:490:54
                    |vpiParent:
                    \_port: (i_hw_write_data), line:490:9, endln:490:55
                    |vpiName:i_register_2_bit_field_2
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.i_hw_write_data.i_register_2_bit_field_2
                |vpiPort:
                \_port: (i_hw_set), line:491:9, endln:491:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:491:30, endln:491:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:492:9, endln:492:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:492:30, endln:492:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:493:9, endln:493:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:493:30, endln:493:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:494:9, endln:494:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:494:30, endln:494:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:495:9, endln:495:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_2.u_bit_field.o_value.o_register_2_bit_field_2), line:495:30, endln:495:54
                    |vpiParent:
                    \_port: (o_value), line:495:9, endln:495:55
                    |vpiName:o_register_2_bit_field_2
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_2.u_bit_field.o_value.o_register_2_bit_field_2
                |vpiPort:
                \_port: , line:496:9, endln:496:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:482:9, endln:482:20
          |vpiStmt:
          \_gen_if: , line:499:5, endln:499:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_2)
            |vpiCondition:
            \_constant: , line:499:9, endln:499:10
              |vpiParent:
              \_gen_if: , line:499:5, endln:499:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:499:5, endln:499:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_2.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:500:28, endln:500:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:500:44, endln:500:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_2.g_bit_field_3.INITIAL_VALUE), line:500:28, endln:500:48
                  |vpiParent:
                  \_param_assign: , line:500:28, endln:500:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_2.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_2.g_bit_field_3.INITIAL_VALUE), line:500:28, endln:500:48
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:500:18, endln:500:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_2.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:501:31, endln:501:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[20+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[20+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[20+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_2.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:508:9, endln:508:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_clk.i_clk), line:508:30, endln:508:35
                    |vpiParent:
                    \_port: (i_clk), line:508:9, endln:508:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:509:9, endln:509:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:509:30, endln:509:37
                    |vpiParent:
                    \_port: (i_rst_n), line:509:9, endln:509:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:510:9, endln:510:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:510:30, endln:510:46
                    |vpiParent:
                    \_port: (bit_field_if), line:510:9, endln:510:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:511:9, endln:511:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                |vpiPort:
                \_port: , line:512:9, endln:512:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:513:9, endln:513:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:513:30, endln:513:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:514:9, endln:514:58
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[3].value[16+:1]), line:514:30, endln:514:57
                    |vpiParent:
                    \_port: (i_hw_write_enable), line:514:9, endln:514:58
                    |vpiActual:
                    \_bit_select: (register_if[3]), line:514:30, endln:514:41
                      |vpiParent:
                      \_hier_path: (register_if[3].value[16+:1]), line:514:30, endln:514:57
                      |vpiName:register_if
                      |vpiFullName:register_if[3]
                      |vpiIndex:
                      \_constant: , line:514:42, endln:514:43
                        |vpiDecompile:3
                        |vpiSize:64
                        |UINT:3
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[3].value[16+:1]), line:514:45, endln:514:56
                      |vpiParent:
                      \_hier_path: (register_if[3].value[16+:1]), line:514:30, endln:514:57
                      |vpiName:value
                      |vpiFullName:register_if[3].value[16+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:514:51, endln:514:53
                        |vpiDecompile:16
                        |vpiSize:64
                        |UINT:16
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:514:55, endln:514:56
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[3].value[16+:1]
                |vpiPort:
                \_port: (i_hw_write_data), line:515:9, endln:515:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_hw_write_data.i_register_2_bit_field_3), line:515:30, endln:515:54
                    |vpiParent:
                    \_port: (i_hw_write_data), line:515:9, endln:515:55
                    |vpiName:i_register_2_bit_field_3
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.u_bit_field.i_hw_write_data.i_register_2_bit_field_3
                |vpiPort:
                \_port: (i_hw_set), line:516:9, endln:516:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:516:30, endln:516:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:517:9, endln:517:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:517:30, endln:517:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:518:9, endln:518:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:518:30, endln:518:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:519:9, endln:519:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:519:30, endln:519:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:520:9, endln:520:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_2.g_bit_field_3.u_bit_field.o_value.o_register_2_bit_field_3), line:520:30, endln:520:54
                    |vpiParent:
                    \_port: (o_value), line:520:9, endln:520:55
                    |vpiName:o_register_2_bit_field_3
                    |vpiFullName:work@block_0.g_register_2.g_bit_field_3.u_bit_field.o_value.o_register_2_bit_field_3
                |vpiPort:
                \_port: , line:521:9, endln:521:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:507:9, endln:507:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:525:12, endln:525:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:525:16, endln:525:17
          |vpiParent:
          \_gen_if: , line:525:12, endln:525:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_3)
          |vpiParent:
          \_gen_if: , line:525:12, endln:525:14
          |vpiName:g_register_3
          |vpiFullName:work@block_0.g_register_3
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:526:30, endln:526:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_3.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_3.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:536:7, endln:536:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:537:7, endln:537:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:536:7, endln:536:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_3.u_register.i_clk.i_clk), line:537:22, endln:537:27
                |vpiParent:
                \_port: (i_clk), line:537:7, endln:537:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_3.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:538:7, endln:538:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:536:7, endln:536:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_3.u_register.i_rst_n.i_rst_n), line:538:22, endln:538:29
                |vpiParent:
                \_port: (i_rst_n), line:538:7, endln:538:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_3.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:539:7, endln:539:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:536:7, endln:536:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_3.u_register.register_if), line:539:34, endln:539:35
                |vpiParent:
                \_port: (register_if), line:539:7, endln:539:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_3.u_register.register_if
                |vpiIndex:
                \_constant: , line:539:34, endln:539:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_3.u_register.register_if), line:539:34, endln:539:35
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:540:7, endln:540:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:536:7, endln:536:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_3.u_register.bit_field_if.bit_field_if), line:540:22, endln:540:34
                |vpiParent:
                \_port: (bit_field_if), line:540:7, endln:540:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_3.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:542:5, endln:542:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiCondition:
            \_constant: , line:542:9, endln:542:10
              |vpiParent:
              \_gen_if: , line:542:5, endln:542:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:542:5, endln:542:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_3.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:543:28, endln:543:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:543:44, endln:543:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_3.g_bit_field_0.INITIAL_VALUE), line:543:28, endln:543:48
                  |vpiParent:
                  \_param_assign: , line:543:28, endln:543:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_3.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_3.g_bit_field_0.INITIAL_VALUE), line:543:28, endln:543:48
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:543:18, endln:543:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_3.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:544:31, endln:544:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:553:9, endln:553:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.u_bit_field.i_clk.i_clk), line:553:30, endln:553:35
                    |vpiParent:
                    \_port: (i_clk), line:553:9, endln:553:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:554:9, endln:554:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:554:30, endln:554:37
                    |vpiParent:
                    \_port: (i_rst_n), line:554:9, endln:554:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:555:9, endln:555:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:555:30, endln:555:46
                    |vpiParent:
                    \_port: (bit_field_if), line:555:9, endln:555:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:556:9, endln:556:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                |vpiPort:
                \_port: , line:557:9, endln:557:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:558:9, endln:558:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:558:30, endln:558:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:559:9, endln:559:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:559:30, endln:559:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:560:9, endln:560:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:560:30, endln:560:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:561:9, endln:561:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:561:30, endln:561:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:562:9, endln:562:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:562:30, endln:562:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:563:9, endln:563:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:563:30, endln:563:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:564:9, endln:564:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:564:30, endln:564:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:565:9, endln:565:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_0.u_bit_field.o_value.o_register_3_bit_field_0), line:565:30, endln:565:54
                    |vpiParent:
                    \_port: (o_value), line:565:9, endln:565:55
                    |vpiName:o_register_3_bit_field_0
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_0.u_bit_field.o_value.o_register_3_bit_field_0
                |vpiPort:
                \_port: , line:566:9, endln:566:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:552:9, endln:552:20
          |vpiStmt:
          \_gen_if: , line:569:5, endln:569:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiCondition:
            \_constant: , line:569:9, endln:569:10
              |vpiParent:
              \_gen_if: , line:569:5, endln:569:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:569:5, endln:569:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_3.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:570:28, endln:570:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:570:44, endln:570:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_3.g_bit_field_1.INITIAL_VALUE), line:570:28, endln:570:48
                  |vpiParent:
                  \_param_assign: , line:570:28, endln:570:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_3.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_3.g_bit_field_1.INITIAL_VALUE), line:570:28, endln:570:48
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:570:18, endln:570:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_3.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:571:31, endln:571:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:580:9, endln:580:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.u_bit_field.i_clk.i_clk), line:580:30, endln:580:35
                    |vpiParent:
                    \_port: (i_clk), line:580:9, endln:580:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:581:9, endln:581:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:581:30, endln:581:37
                    |vpiParent:
                    \_port: (i_rst_n), line:581:9, endln:581:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:582:9, endln:582:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:582:30, endln:582:46
                    |vpiParent:
                    \_port: (bit_field_if), line:582:9, endln:582:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:583:9, endln:583:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                |vpiPort:
                \_port: , line:584:9, endln:584:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:585:9, endln:585:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:585:30, endln:585:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:586:9, endln:586:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:586:30, endln:586:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:587:9, endln:587:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:587:30, endln:587:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:588:9, endln:588:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:588:30, endln:588:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:589:9, endln:589:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:589:30, endln:589:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:590:9, endln:590:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:590:30, endln:590:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:591:9, endln:591:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:591:30, endln:591:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:592:9, endln:592:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_1.u_bit_field.o_value.o_register_3_bit_field_1), line:592:30, endln:592:54
                    |vpiParent:
                    \_port: (o_value), line:592:9, endln:592:55
                    |vpiName:o_register_3_bit_field_1
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_1.u_bit_field.o_value.o_register_3_bit_field_1
                |vpiPort:
                \_port: , line:593:9, endln:593:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:579:9, endln:579:20
          |vpiStmt:
          \_gen_if: , line:596:5, endln:596:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiCondition:
            \_constant: , line:596:9, endln:596:10
              |vpiParent:
              \_gen_if: , line:596:5, endln:596:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:596:5, endln:596:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_3.g_bit_field_2
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:597:31, endln:597:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field_w01trg
                |vpiPort:
                \_port: (i_clk), line:603:9, endln:603:30
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.u_bit_field.i_clk.i_clk), line:603:24, endln:603:29
                    |vpiParent:
                    \_port: (i_clk), line:603:9, endln:603:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:604:9, endln:604:32
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:604:24, endln:604:31
                    |vpiParent:
                    \_port: (i_rst_n), line:604:9, endln:604:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:605:9, endln:605:41
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:605:24, endln:605:40
                    |vpiParent:
                    \_port: (bit_field_if), line:605:9, endln:605:41
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (i_value), line:606:9, endln:606:27
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:606:24, endln:606:26
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_trigger), line:607:9, endln:607:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:602:9, endln:602:20
                  |vpiName:o_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_2.u_bit_field.o_trigger.o_register_3_bit_field_2_trigger), line:607:24, endln:607:56
                    |vpiParent:
                    \_port: (o_trigger), line:607:9, endln:607:57
                    |vpiName:o_register_3_bit_field_2_trigger
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_2.u_bit_field.o_trigger.o_register_3_bit_field_2_trigger
          |vpiStmt:
          \_gen_if: , line:610:5, endln:610:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_3)
            |vpiCondition:
            \_constant: , line:610:9, endln:610:10
              |vpiParent:
              \_gen_if: , line:610:5, endln:610:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:610:5, endln:610:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_3.g_bit_field_3
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:611:31, endln:611:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_3.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field_w01trg
                |vpiPort:
                \_port: (i_clk), line:617:9, endln:617:30
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.u_bit_field.i_clk.i_clk), line:617:24, endln:617:29
                    |vpiParent:
                    \_port: (i_clk), line:617:9, endln:617:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:618:9, endln:618:32
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:618:24, endln:618:31
                    |vpiParent:
                    \_port: (i_rst_n), line:618:9, endln:618:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:619:9, endln:619:41
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:619:24, endln:619:40
                    |vpiParent:
                    \_port: (bit_field_if), line:619:9, endln:619:41
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (i_value), line:620:9, endln:620:27
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:620:24, endln:620:26
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_trigger), line:621:9, endln:621:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:616:9, endln:616:20
                  |vpiName:o_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_3.g_bit_field_3.u_bit_field.o_trigger.o_register_3_bit_field_3_trigger), line:621:24, endln:621:56
                    |vpiParent:
                    \_port: (o_trigger), line:621:9, endln:621:57
                    |vpiName:o_register_3_bit_field_3_trigger
                    |vpiFullName:work@block_0.g_register_3.g_bit_field_3.u_bit_field.o_trigger.o_register_3_bit_field_3_trigger
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:625:12, endln:625:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:625:16, endln:625:17
          |vpiParent:
          \_gen_if: , line:625:12, endln:625:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_4)
          |vpiParent:
          \_gen_if: , line:625:12, endln:625:14
          |vpiName:g_register_4
          |vpiFullName:work@block_0.g_register_4
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:626:30, endln:626:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_4.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_4.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:636:7, endln:636:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:637:7, endln:637:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:636:7, endln:636:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_4.u_register.i_clk.i_clk), line:637:22, endln:637:27
                |vpiParent:
                \_port: (i_clk), line:637:7, endln:637:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_4.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:638:7, endln:638:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:636:7, endln:636:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_4.u_register.i_rst_n.i_rst_n), line:638:22, endln:638:29
                |vpiParent:
                \_port: (i_rst_n), line:638:7, endln:638:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_4.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:639:7, endln:639:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:636:7, endln:636:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_4.u_register.register_if), line:639:34, endln:639:35
                |vpiParent:
                \_port: (register_if), line:639:7, endln:639:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_4.u_register.register_if
                |vpiIndex:
                \_constant: , line:639:34, endln:639:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_4.u_register.register_if), line:639:34, endln:639:35
                  |vpiDecompile:4
                  |vpiSize:64
                  |UINT:4
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:640:7, endln:640:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:636:7, endln:636:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_4.u_register.bit_field_if.bit_field_if), line:640:22, endln:640:34
                |vpiParent:
                \_port: (bit_field_if), line:640:7, endln:640:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_4.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:642:5, endln:642:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiCondition:
            \_constant: , line:642:9, endln:642:10
              |vpiParent:
              \_gen_if: , line:642:5, endln:642:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:642:5, endln:642:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_4.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:643:28, endln:643:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:643:44, endln:643:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_4.g_bit_field_0.INITIAL_VALUE), line:643:28, endln:643:48
                  |vpiParent:
                  \_param_assign: , line:643:28, endln:643:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_4.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_4.g_bit_field_0.INITIAL_VALUE), line:643:28, endln:643:48
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:643:18, endln:643:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_4.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:644:31, endln:644:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:652:9, endln:652:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_clk.i_clk), line:652:30, endln:652:35
                    |vpiParent:
                    \_port: (i_clk), line:652:9, endln:652:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:653:9, endln:653:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:653:30, endln:653:37
                    |vpiParent:
                    \_port: (i_rst_n), line:653:9, endln:653:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:654:9, endln:654:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:654:30, endln:654:46
                    |vpiParent:
                    \_port: (bit_field_if), line:654:9, endln:654:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:655:9, endln:655:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                |vpiPort:
                \_port: , line:656:9, endln:656:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:657:9, endln:657:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:657:30, endln:657:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:658:9, endln:658:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:658:30, endln:658:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:659:9, endln:659:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:659:30, endln:659:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:660:9, endln:660:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_hw_set.i_register_4_bit_field_0_set), line:660:30, endln:660:58
                    |vpiParent:
                    \_port: (i_hw_set), line:660:9, endln:660:59
                    |vpiName:i_register_4_bit_field_0_set
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.u_bit_field.i_hw_set.i_register_4_bit_field_0_set
                |vpiPort:
                \_port: (i_hw_clear), line:661:9, endln:661:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:661:30, endln:661:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:662:9, endln:662:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:662:30, endln:662:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:663:9, endln:663:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:663:30, endln:663:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:664:9, endln:664:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_0.u_bit_field.o_value.o_register_4_bit_field_0), line:664:30, endln:664:54
                    |vpiParent:
                    \_port: (o_value), line:664:9, endln:664:55
                    |vpiName:o_register_4_bit_field_0
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_0.u_bit_field.o_value.o_register_4_bit_field_0
                |vpiPort:
                \_port: , line:665:9, endln:665:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:651:9, endln:651:20
          |vpiStmt:
          \_gen_if: , line:668:5, endln:668:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiCondition:
            \_constant: , line:668:9, endln:668:10
              |vpiParent:
              \_gen_if: , line:668:5, endln:668:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:668:5, endln:668:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_4.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:669:28, endln:669:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:669:44, endln:669:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_4.g_bit_field_1.INITIAL_VALUE), line:669:28, endln:669:48
                  |vpiParent:
                  \_param_assign: , line:669:28, endln:669:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_4.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_4.g_bit_field_1.INITIAL_VALUE), line:669:28, endln:669:48
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:669:18, endln:669:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_4.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:670:31, endln:670:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:678:9, endln:678:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_clk.i_clk), line:678:30, endln:678:35
                    |vpiParent:
                    \_port: (i_clk), line:678:9, endln:678:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:679:9, endln:679:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:679:30, endln:679:37
                    |vpiParent:
                    \_port: (i_rst_n), line:679:9, endln:679:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:680:9, endln:680:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:680:30, endln:680:46
                    |vpiParent:
                    \_port: (bit_field_if), line:680:9, endln:680:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:681:9, endln:681:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                |vpiPort:
                \_port: , line:682:9, endln:682:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:683:9, endln:683:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:683:30, endln:683:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:684:9, endln:684:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:684:30, endln:684:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:685:9, endln:685:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:685:30, endln:685:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:686:9, endln:686:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_hw_set.i_register_4_bit_field_1_set), line:686:30, endln:686:58
                    |vpiParent:
                    \_port: (i_hw_set), line:686:9, endln:686:59
                    |vpiName:i_register_4_bit_field_1_set
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.i_hw_set.i_register_4_bit_field_1_set
                |vpiPort:
                \_port: (i_hw_clear), line:687:9, endln:687:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:687:30, endln:687:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:688:9, endln:688:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:688:30, endln:688:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:689:9, endln:689:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_hier_path: (register_if[0].value[0+:4]), line:689:30, endln:689:56
                    |vpiParent:
                    \_port: (i_mask), line:689:9, endln:689:57
                    |vpiActual:
                    \_bit_select: (register_if[0]), line:689:30, endln:689:41
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:689:30, endln:689:56
                      |vpiName:register_if
                      |vpiFullName:register_if[0]
                      |vpiIndex:
                      \_constant: , line:689:42, endln:689:43
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[0].value[0+:4]), line:689:45, endln:689:55
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:689:30, endln:689:56
                      |vpiName:value
                      |vpiFullName:register_if[0].value[0+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:689:51, endln:689:52
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:689:54, endln:689:55
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[0].value[0+:4]
                |vpiPort:
                \_port: (o_value), line:690:9, endln:690:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.o_value.o_register_4_bit_field_1), line:690:30, endln:690:54
                    |vpiParent:
                    \_port: (o_value), line:690:9, endln:690:55
                    |vpiName:o_register_4_bit_field_1
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.o_value.o_register_4_bit_field_1
                |vpiPort:
                \_port: (o_value_unmasked), line:691:9, endln:691:64
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:677:9, endln:677:20
                  |vpiName:o_value_unmasked
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_1.u_bit_field.o_value_unmasked.o_register_4_bit_field_1_unmasked), line:691:30, endln:691:63
                    |vpiParent:
                    \_port: (o_value_unmasked), line:691:9, endln:691:64
                    |vpiName:o_register_4_bit_field_1_unmasked
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_1.u_bit_field.o_value_unmasked.o_register_4_bit_field_1_unmasked
          |vpiStmt:
          \_gen_if: , line:694:5, endln:694:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiCondition:
            \_constant: , line:694:9, endln:694:10
              |vpiParent:
              \_gen_if: , line:694:5, endln:694:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:694:5, endln:694:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_4.g_bit_field_2
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:695:31, endln:695:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[12+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[12+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[12+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:703:9, endln:703:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.u_bit_field.i_clk.i_clk), line:703:30, endln:703:35
                    |vpiParent:
                    \_port: (i_clk), line:703:9, endln:703:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:704:9, endln:704:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:704:30, endln:704:37
                    |vpiParent:
                    \_port: (i_rst_n), line:704:9, endln:704:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:705:9, endln:705:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:705:30, endln:705:46
                    |vpiParent:
                    \_port: (bit_field_if), line:705:9, endln:705:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:706:9, endln:706:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                |vpiPort:
                \_port: , line:707:9, endln:707:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:708:9, endln:708:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:708:30, endln:708:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:709:9, endln:709:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:709:30, endln:709:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:710:9, endln:710:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:710:30, endln:710:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:711:9, endln:711:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:711:30, endln:711:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:712:9, endln:712:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:712:30, endln:712:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:713:9, endln:713:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_hier_path: (register_if[4].value[8+:4]), line:713:30, endln:713:56
                    |vpiParent:
                    \_port: (i_value), line:713:9, endln:713:57
                    |vpiActual:
                    \_bit_select: (register_if[4]), line:713:30, endln:713:41
                      |vpiParent:
                      \_hier_path: (register_if[4].value[8+:4]), line:713:30, endln:713:56
                      |vpiName:register_if
                      |vpiFullName:register_if[4]
                      |vpiIndex:
                      \_constant: , line:713:42, endln:713:43
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[4].value[8+:4]), line:713:45, endln:713:55
                      |vpiParent:
                      \_hier_path: (register_if[4].value[8+:4]), line:713:30, endln:713:56
                      |vpiName:value
                      |vpiFullName:register_if[4].value[8+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:713:51, endln:713:52
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:713:54, endln:713:55
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[4].value[8+:4]
                |vpiPort:
                \_port: (i_mask), line:714:9, endln:714:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:714:30, endln:714:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:715:9, endln:715:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
                |vpiPort:
                \_port: , line:716:9, endln:716:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:702:9, endln:702:20
          |vpiStmt:
          \_gen_if: , line:719:5, endln:719:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_4)
            |vpiCondition:
            \_constant: , line:719:9, endln:719:10
              |vpiParent:
              \_gen_if: , line:719:5, endln:719:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:719:5, endln:719:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_4.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:720:28, endln:720:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:720:44, endln:720:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_4.g_bit_field_3.INITIAL_VALUE), line:720:28, endln:720:48
                  |vpiParent:
                  \_param_assign: , line:720:28, endln:720:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_4.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_4.g_bit_field_3.INITIAL_VALUE), line:720:28, endln:720:48
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:720:18, endln:720:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_4.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:721:31, endln:721:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_4.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:729:9, endln:729:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_clk.i_clk), line:729:30, endln:729:35
                    |vpiParent:
                    \_port: (i_clk), line:729:9, endln:729:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:730:9, endln:730:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:730:30, endln:730:37
                    |vpiParent:
                    \_port: (i_rst_n), line:730:9, endln:730:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:731:9, endln:731:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:731:30, endln:731:46
                    |vpiParent:
                    \_port: (bit_field_if), line:731:9, endln:731:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:732:9, endln:732:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                |vpiPort:
                \_port: , line:733:9, endln:733:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:734:9, endln:734:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:734:30, endln:734:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:735:9, endln:735:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:735:30, endln:735:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:736:9, endln:736:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:736:30, endln:736:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:737:9, endln:737:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:737:30, endln:737:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:738:9, endln:738:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_hw_clear.i_register_4_bit_field_3_clear), line:738:30, endln:738:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:738:9, endln:738:61
                    |vpiName:i_register_4_bit_field_3_clear
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.u_bit_field.i_hw_clear.i_register_4_bit_field_3_clear
                |vpiPort:
                \_port: (i_value), line:739:9, endln:739:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:739:30, endln:739:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:740:9, endln:740:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:740:30, endln:740:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:741:9, endln:741:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_4.g_bit_field_3.u_bit_field.o_value.o_register_4_bit_field_3), line:741:30, endln:741:54
                    |vpiParent:
                    \_port: (o_value), line:741:9, endln:741:55
                    |vpiName:o_register_4_bit_field_3
                    |vpiFullName:work@block_0.g_register_4.g_bit_field_3.u_bit_field.o_value.o_register_4_bit_field_3
                |vpiPort:
                \_port: , line:742:9, endln:742:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:728:9, endln:728:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:746:12, endln:746:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:746:16, endln:746:17
          |vpiParent:
          \_gen_if: , line:746:12, endln:746:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_5)
          |vpiParent:
          \_gen_if: , line:746:12, endln:746:14
          |vpiName:g_register_5
          |vpiFullName:work@block_0.g_register_5
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:747:30, endln:747:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_5.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:757:7, endln:757:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:758:7, endln:758:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:757:7, endln:757:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_5.u_register.i_clk.i_clk), line:758:22, endln:758:27
                |vpiParent:
                \_port: (i_clk), line:758:7, endln:758:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_5.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:759:7, endln:759:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:757:7, endln:757:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_5.u_register.i_rst_n.i_rst_n), line:759:22, endln:759:29
                |vpiParent:
                \_port: (i_rst_n), line:759:7, endln:759:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_5.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:760:7, endln:760:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:757:7, endln:757:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_5.u_register.register_if), line:760:34, endln:760:35
                |vpiParent:
                \_port: (register_if), line:760:7, endln:760:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_5.u_register.register_if
                |vpiIndex:
                \_constant: , line:760:34, endln:760:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_5.u_register.register_if), line:760:34, endln:760:35
                  |vpiDecompile:5
                  |vpiSize:64
                  |UINT:5
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:761:7, endln:761:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:757:7, endln:757:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_5.u_register.bit_field_if.bit_field_if), line:761:22, endln:761:34
                |vpiParent:
                \_port: (bit_field_if), line:761:7, endln:761:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_5.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:763:5, endln:763:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:763:9, endln:763:10
              |vpiParent:
              \_gen_if: , line:763:5, endln:763:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:763:5, endln:763:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_5.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:764:28, endln:764:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:764:44, endln:764:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_0.INITIAL_VALUE), line:764:28, endln:764:48
                  |vpiParent:
                  \_param_assign: , line:764:28, endln:764:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_0.INITIAL_VALUE), line:764:28, endln:764:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:764:18, endln:764:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:765:31, endln:765:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:772:9, endln:772:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_clk.i_clk), line:772:30, endln:772:35
                    |vpiParent:
                    \_port: (i_clk), line:772:9, endln:772:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:773:9, endln:773:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:773:30, endln:773:37
                    |vpiParent:
                    \_port: (i_rst_n), line:773:9, endln:773:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:774:9, endln:774:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:774:30, endln:774:46
                    |vpiParent:
                    \_port: (bit_field_if), line:774:9, endln:774:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:775:9, endln:775:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                |vpiPort:
                \_port: , line:776:9, endln:776:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:777:9, endln:777:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:777:30, endln:777:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:778:9, endln:778:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:778:30, endln:778:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:779:9, endln:779:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:779:30, endln:779:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:780:9, endln:780:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:780:30, endln:780:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:781:9, endln:781:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_hw_clear.i_register_5_bit_field_0_clear), line:781:30, endln:781:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:781:9, endln:781:61
                    |vpiName:i_register_5_bit_field_0_clear
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.u_bit_field.i_hw_clear.i_register_5_bit_field_0_clear
                |vpiPort:
                \_port: (i_value), line:782:9, endln:782:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:782:30, endln:782:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:783:9, endln:783:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:783:30, endln:783:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:784:9, endln:784:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_0.u_bit_field.o_value.o_register_5_bit_field_0), line:784:30, endln:784:54
                    |vpiParent:
                    \_port: (o_value), line:784:9, endln:784:55
                    |vpiName:o_register_5_bit_field_0
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_0.u_bit_field.o_value.o_register_5_bit_field_0
                |vpiPort:
                \_port: , line:785:9, endln:785:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:771:9, endln:771:20
          |vpiStmt:
          \_gen_if: , line:788:5, endln:788:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:788:9, endln:788:10
              |vpiParent:
              \_gen_if: , line:788:5, endln:788:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:788:5, endln:788:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_5.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:789:28, endln:789:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:789:44, endln:789:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_1.INITIAL_VALUE), line:789:28, endln:789:48
                  |vpiParent:
                  \_param_assign: , line:789:28, endln:789:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_1.INITIAL_VALUE), line:789:28, endln:789:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:789:18, endln:789:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:790:31, endln:790:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[2+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[2+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[2+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:797:9, endln:797:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.u_bit_field.i_clk.i_clk), line:797:30, endln:797:35
                    |vpiParent:
                    \_port: (i_clk), line:797:9, endln:797:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:798:9, endln:798:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:798:30, endln:798:37
                    |vpiParent:
                    \_port: (i_rst_n), line:798:9, endln:798:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:799:9, endln:799:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:799:30, endln:799:46
                    |vpiParent:
                    \_port: (bit_field_if), line:799:9, endln:799:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:800:9, endln:800:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                |vpiPort:
                \_port: , line:801:9, endln:801:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:802:9, endln:802:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:802:30, endln:802:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:803:9, endln:803:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:803:30, endln:803:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:804:9, endln:804:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:804:30, endln:804:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:805:9, endln:805:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:805:30, endln:805:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:806:9, endln:806:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_hier_path: (register_if[3].value[8+:1]), line:806:30, endln:806:56
                    |vpiParent:
                    \_port: (i_hw_clear), line:806:9, endln:806:57
                    |vpiActual:
                    \_bit_select: (register_if[3]), line:806:30, endln:806:41
                      |vpiParent:
                      \_hier_path: (register_if[3].value[8+:1]), line:806:30, endln:806:56
                      |vpiName:register_if
                      |vpiFullName:register_if[3]
                      |vpiIndex:
                      \_constant: , line:806:42, endln:806:43
                        |vpiDecompile:3
                        |vpiSize:64
                        |UINT:3
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[3].value[8+:1]), line:806:45, endln:806:55
                      |vpiParent:
                      \_hier_path: (register_if[3].value[8+:1]), line:806:30, endln:806:56
                      |vpiName:value
                      |vpiFullName:register_if[3].value[8+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:806:51, endln:806:52
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:806:54, endln:806:55
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[3].value[8+:1]
                |vpiPort:
                \_port: (i_value), line:807:9, endln:807:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:807:30, endln:807:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:808:9, endln:808:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:808:30, endln:808:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:809:9, endln:809:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_1.u_bit_field.o_value.o_register_5_bit_field_1), line:809:30, endln:809:54
                    |vpiParent:
                    \_port: (o_value), line:809:9, endln:809:55
                    |vpiName:o_register_5_bit_field_1
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_1.u_bit_field.o_value.o_register_5_bit_field_1
                |vpiPort:
                \_port: , line:810:9, endln:810:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:796:9, endln:796:20
          |vpiStmt:
          \_gen_if: , line:813:5, endln:813:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:813:9, endln:813:10
              |vpiParent:
              \_gen_if: , line:813:5, endln:813:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:813:5, endln:813:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_5.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:814:28, endln:814:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:814:44, endln:814:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_2.INITIAL_VALUE), line:814:28, endln:814:48
                  |vpiParent:
                  \_param_assign: , line:814:28, endln:814:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_2.INITIAL_VALUE), line:814:28, endln:814:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:814:18, endln:814:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:815:31, endln:815:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:821:9, endln:821:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_clk.i_clk), line:821:30, endln:821:35
                    |vpiParent:
                    \_port: (i_clk), line:821:9, endln:821:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:822:9, endln:822:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:822:30, endln:822:37
                    |vpiParent:
                    \_port: (i_rst_n), line:822:9, endln:822:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:823:9, endln:823:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:823:30, endln:823:46
                    |vpiParent:
                    \_port: (bit_field_if), line:823:9, endln:823:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:824:9, endln:824:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                |vpiPort:
                \_port: , line:825:9, endln:825:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:826:9, endln:826:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:826:30, endln:826:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:827:9, endln:827:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_hw_write_enable.i_register_5_bit_field_2_set), line:827:30, endln:827:58
                    |vpiParent:
                    \_port: (i_hw_write_enable), line:827:9, endln:827:59
                    |vpiName:i_register_5_bit_field_2_set
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_hw_write_enable.i_register_5_bit_field_2_set
                |vpiPort:
                \_port: (i_hw_write_data), line:828:9, endln:828:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_hw_write_data.i_register_5_bit_field_2), line:828:30, endln:828:54
                    |vpiParent:
                    \_port: (i_hw_write_data), line:828:9, endln:828:55
                    |vpiName:i_register_5_bit_field_2
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.i_hw_write_data.i_register_5_bit_field_2
                |vpiPort:
                \_port: (i_hw_set), line:829:9, endln:829:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:829:30, endln:829:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:830:9, endln:830:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:830:30, endln:830:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:831:9, endln:831:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:831:30, endln:831:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:832:9, endln:832:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:832:30, endln:832:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:833:9, endln:833:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_2.u_bit_field.o_value.o_register_5_bit_field_2), line:833:30, endln:833:54
                    |vpiParent:
                    \_port: (o_value), line:833:9, endln:833:55
                    |vpiName:o_register_5_bit_field_2
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_2.u_bit_field.o_value.o_register_5_bit_field_2
                |vpiPort:
                \_port: , line:834:9, endln:834:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:820:9, endln:820:20
          |vpiStmt:
          \_gen_if: , line:837:5, endln:837:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:837:9, endln:837:10
              |vpiParent:
              \_gen_if: , line:837:5, endln:837:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:837:5, endln:837:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_5.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:838:28, endln:838:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:838:44, endln:838:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_3.INITIAL_VALUE), line:838:28, endln:838:48
                  |vpiParent:
                  \_param_assign: , line:838:28, endln:838:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_3.INITIAL_VALUE), line:838:28, endln:838:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:838:18, endln:838:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:839:31, endln:839:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[6+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[6+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[6+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:845:9, endln:845:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_clk.i_clk), line:845:30, endln:845:35
                    |vpiParent:
                    \_port: (i_clk), line:845:9, endln:845:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:846:9, endln:846:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:846:30, endln:846:37
                    |vpiParent:
                    \_port: (i_rst_n), line:846:9, endln:846:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:847:9, endln:847:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:847:30, endln:847:46
                    |vpiParent:
                    \_port: (bit_field_if), line:847:9, endln:847:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:848:9, endln:848:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                |vpiPort:
                \_port: , line:849:9, endln:849:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:850:9, endln:850:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:850:30, endln:850:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:851:9, endln:851:58
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[3].value[16+:1]), line:851:30, endln:851:57
                    |vpiParent:
                    \_port: (i_hw_write_enable), line:851:9, endln:851:58
                    |vpiActual:
                    \_bit_select: (register_if[3]), line:851:30, endln:851:41
                      |vpiParent:
                      \_hier_path: (register_if[3].value[16+:1]), line:851:30, endln:851:57
                      |vpiName:register_if
                      |vpiFullName:register_if[3]
                      |vpiIndex:
                      \_constant: , line:851:42, endln:851:43
                        |vpiDecompile:3
                        |vpiSize:64
                        |UINT:3
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[3].value[16+:1]), line:851:45, endln:851:56
                      |vpiParent:
                      \_hier_path: (register_if[3].value[16+:1]), line:851:30, endln:851:57
                      |vpiName:value
                      |vpiFullName:register_if[3].value[16+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:851:51, endln:851:53
                        |vpiDecompile:16
                        |vpiSize:64
                        |UINT:16
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:851:55, endln:851:56
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[3].value[16+:1]
                |vpiPort:
                \_port: (i_hw_write_data), line:852:9, endln:852:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_hw_write_data.i_register_5_bit_field_3), line:852:30, endln:852:54
                    |vpiParent:
                    \_port: (i_hw_write_data), line:852:9, endln:852:55
                    |vpiName:i_register_5_bit_field_3
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.u_bit_field.i_hw_write_data.i_register_5_bit_field_3
                |vpiPort:
                \_port: (i_hw_set), line:853:9, endln:853:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:853:30, endln:853:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:854:9, endln:854:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:854:30, endln:854:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:855:9, endln:855:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:855:30, endln:855:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:856:9, endln:856:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:856:30, endln:856:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:857:9, endln:857:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_3.u_bit_field.o_value.o_register_5_bit_field_3), line:857:30, endln:857:54
                    |vpiParent:
                    \_port: (o_value), line:857:9, endln:857:55
                    |vpiName:o_register_5_bit_field_3
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_3.u_bit_field.o_value.o_register_5_bit_field_3
                |vpiPort:
                \_port: , line:858:9, endln:858:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:844:9, endln:844:20
          |vpiStmt:
          \_gen_if: , line:861:5, endln:861:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:861:9, endln:861:10
              |vpiParent:
              \_gen_if: , line:861:5, endln:861:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:861:5, endln:861:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_5.g_bit_field_4
              |vpiStmt:
              \_param_assign: , line:862:28, endln:862:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_constant: , line:862:44, endln:862:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_4.INITIAL_VALUE), line:862:28, endln:862:48
                  |vpiParent:
                  \_param_assign: , line:862:28, endln:862:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_4.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_4.INITIAL_VALUE), line:862:28, endln:862:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:862:18, endln:862:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_4.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:863:31, endln:863:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:870:9, endln:870:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_clk.i_clk), line:870:30, endln:870:35
                    |vpiParent:
                    \_port: (i_clk), line:870:9, endln:870:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:871:9, endln:871:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:871:30, endln:871:37
                    |vpiParent:
                    \_port: (i_rst_n), line:871:9, endln:871:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:872:9, endln:872:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:872:30, endln:872:46
                    |vpiParent:
                    \_port: (bit_field_if), line:872:9, endln:872:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:873:9, endln:873:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                |vpiPort:
                \_port: , line:874:9, endln:874:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:875:9, endln:875:62
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_sw_write_enable.i_register_5_bit_field_4_enable), line:875:30, endln:875:61
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:875:9, endln:875:62
                    |vpiName:i_register_5_bit_field_4_enable
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.u_bit_field.i_sw_write_enable.i_register_5_bit_field_4_enable
                |vpiPort:
                \_port: (i_hw_write_enable), line:876:9, endln:876:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:876:30, endln:876:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:877:9, endln:877:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:877:30, endln:877:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:878:9, endln:878:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:878:30, endln:878:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:879:9, endln:879:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:879:30, endln:879:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:880:9, endln:880:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:880:30, endln:880:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:881:9, endln:881:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:881:30, endln:881:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:882:9, endln:882:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_4.u_bit_field.o_value.o_register_5_bit_field_4), line:882:30, endln:882:54
                    |vpiParent:
                    \_port: (o_value), line:882:9, endln:882:55
                    |vpiName:o_register_5_bit_field_4
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_4.u_bit_field.o_value.o_register_5_bit_field_4
                |vpiPort:
                \_port: , line:883:9, endln:883:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:869:9, endln:869:20
          |vpiStmt:
          \_gen_if: , line:886:5, endln:886:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:886:9, endln:886:10
              |vpiParent:
              \_gen_if: , line:886:5, endln:886:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:886:5, endln:886:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_5.g_bit_field_5
              |vpiStmt:
              \_param_assign: , line:887:28, endln:887:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_constant: , line:887:44, endln:887:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_5.INITIAL_VALUE), line:887:28, endln:887:48
                  |vpiParent:
                  \_param_assign: , line:887:28, endln:887:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_5.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_5.INITIAL_VALUE), line:887:28, endln:887:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:887:18, endln:887:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_5.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:888:31, endln:888:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[10+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[10+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[10+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:895:9, endln:895:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.u_bit_field.i_clk.i_clk), line:895:30, endln:895:35
                    |vpiParent:
                    \_port: (i_clk), line:895:9, endln:895:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:896:9, endln:896:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:896:30, endln:896:37
                    |vpiParent:
                    \_port: (i_rst_n), line:896:9, endln:896:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:897:9, endln:897:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:897:30, endln:897:46
                    |vpiParent:
                    \_port: (bit_field_if), line:897:9, endln:897:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:898:9, endln:898:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                |vpiPort:
                \_port: , line:899:9, endln:899:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:900:9, endln:900:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[0].value[8+:1]), line:900:30, endln:900:56
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:900:9, endln:900:57
                    |vpiActual:
                    \_bit_select: (register_if[0]), line:900:30, endln:900:41
                      |vpiParent:
                      \_hier_path: (register_if[0].value[8+:1]), line:900:30, endln:900:56
                      |vpiName:register_if
                      |vpiFullName:register_if[0]
                      |vpiIndex:
                      \_constant: , line:900:42, endln:900:43
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[0].value[8+:1]), line:900:45, endln:900:55
                      |vpiParent:
                      \_hier_path: (register_if[0].value[8+:1]), line:900:30, endln:900:56
                      |vpiName:value
                      |vpiFullName:register_if[0].value[8+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:900:51, endln:900:52
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:900:54, endln:900:55
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[0].value[8+:1]
                |vpiPort:
                \_port: (i_hw_write_enable), line:901:9, endln:901:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:901:30, endln:901:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:902:9, endln:902:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:902:30, endln:902:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:903:9, endln:903:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:903:30, endln:903:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:904:9, endln:904:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:904:30, endln:904:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:905:9, endln:905:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:905:30, endln:905:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:906:9, endln:906:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:906:30, endln:906:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:907:9, endln:907:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_5.u_bit_field.o_value.o_register_5_bit_field_5), line:907:30, endln:907:54
                    |vpiParent:
                    \_port: (o_value), line:907:9, endln:907:55
                    |vpiName:o_register_5_bit_field_5
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_5.u_bit_field.o_value.o_register_5_bit_field_5
                |vpiPort:
                \_port: , line:908:9, endln:908:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:894:9, endln:894:20
          |vpiStmt:
          \_gen_if: , line:911:5, endln:911:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:911:9, endln:911:10
              |vpiParent:
              \_gen_if: , line:911:5, endln:911:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
              |vpiParent:
              \_gen_if: , line:911:5, endln:911:7
              |vpiName:g_bit_field_6
              |vpiFullName:work@block_0.g_register_5.g_bit_field_6
              |vpiStmt:
              \_param_assign: , line:912:28, endln:912:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_constant: , line:912:44, endln:912:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_6.INITIAL_VALUE), line:912:28, endln:912:48
                  |vpiParent:
                  \_param_assign: , line:912:28, endln:912:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_6.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_6.INITIAL_VALUE), line:912:28, endln:912:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:912:18, endln:912:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_6.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:913:31, endln:913:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[12+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[12+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[12+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_6)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:920:9, endln:920:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.u_bit_field.i_clk.i_clk), line:920:30, endln:920:35
                    |vpiParent:
                    \_port: (i_clk), line:920:9, endln:920:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:921:9, endln:921:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n), line:921:30, endln:921:37
                    |vpiParent:
                    \_port: (i_rst_n), line:921:9, endln:921:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:922:9, endln:922:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if), line:922:30, endln:922:46
                    |vpiParent:
                    \_port: (bit_field_if), line:922:9, endln:922:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:923:9, endln:923:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                |vpiPort:
                \_port: , line:924:9, endln:924:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:925:9, endln:925:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[1].value[0+:1]), line:925:30, endln:925:56
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:925:9, endln:925:57
                    |vpiActual:
                    \_bit_select: (register_if[1]), line:925:30, endln:925:41
                      |vpiParent:
                      \_hier_path: (register_if[1].value[0+:1]), line:925:30, endln:925:56
                      |vpiName:register_if
                      |vpiFullName:register_if[1]
                      |vpiIndex:
                      \_constant: , line:925:42, endln:925:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[1].value[0+:1]), line:925:45, endln:925:55
                      |vpiParent:
                      \_hier_path: (register_if[1].value[0+:1]), line:925:30, endln:925:56
                      |vpiName:value
                      |vpiFullName:register_if[1].value[0+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:925:51, endln:925:52
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:925:54, endln:925:55
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[1].value[0+:1]
                |vpiPort:
                \_port: (i_hw_write_enable), line:926:9, endln:926:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:926:30, endln:926:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:927:9, endln:927:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:927:30, endln:927:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:928:9, endln:928:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:928:30, endln:928:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:929:9, endln:929:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:929:30, endln:929:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:930:9, endln:930:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:930:30, endln:930:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:931:9, endln:931:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:931:30, endln:931:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:932:9, endln:932:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_6.u_bit_field.o_value.o_register_5_bit_field_6), line:932:30, endln:932:54
                    |vpiParent:
                    \_port: (o_value), line:932:9, endln:932:55
                    |vpiName:o_register_5_bit_field_6
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_6.u_bit_field.o_value.o_register_5_bit_field_6
                |vpiPort:
                \_port: , line:933:9, endln:933:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:919:9, endln:919:20
          |vpiStmt:
          \_gen_if: , line:936:5, endln:936:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:936:9, endln:936:10
              |vpiParent:
              \_gen_if: , line:936:5, endln:936:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
              |vpiParent:
              \_gen_if: , line:936:5, endln:936:7
              |vpiName:g_bit_field_7
              |vpiFullName:work@block_0.g_register_5.g_bit_field_7
              |vpiStmt:
              \_param_assign: , line:937:28, endln:937:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_constant: , line:937:44, endln:937:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_7.INITIAL_VALUE), line:937:28, endln:937:48
                  |vpiParent:
                  \_param_assign: , line:937:28, endln:937:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_7.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_7.INITIAL_VALUE), line:937:28, endln:937:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:937:18, endln:937:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_7.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:938:31, endln:938:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_7)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:945:9, endln:945:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_clk.i_clk), line:945:30, endln:945:35
                    |vpiParent:
                    \_port: (i_clk), line:945:9, endln:945:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:946:9, endln:946:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n), line:946:30, endln:946:37
                    |vpiParent:
                    \_port: (i_rst_n), line:946:9, endln:946:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:947:9, endln:947:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if), line:947:30, endln:947:46
                    |vpiParent:
                    \_port: (bit_field_if), line:947:9, endln:947:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:948:9, endln:948:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                |vpiPort:
                \_port: , line:949:9, endln:949:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:950:9, endln:950:60
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_sw_write_enable.i_register_5_bit_field_7_lock), line:950:30, endln:950:59
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:950:9, endln:950:60
                    |vpiName:i_register_5_bit_field_7_lock
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.u_bit_field.i_sw_write_enable.i_register_5_bit_field_7_lock
                |vpiPort:
                \_port: (i_hw_write_enable), line:951:9, endln:951:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:951:30, endln:951:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:952:9, endln:952:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:952:30, endln:952:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:953:9, endln:953:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:953:30, endln:953:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:954:9, endln:954:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:954:30, endln:954:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:955:9, endln:955:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:955:30, endln:955:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:956:9, endln:956:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:956:30, endln:956:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:957:9, endln:957:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_7.u_bit_field.o_value.o_register_5_bit_field_7), line:957:30, endln:957:54
                    |vpiParent:
                    \_port: (o_value), line:957:9, endln:957:55
                    |vpiName:o_register_5_bit_field_7
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_7.u_bit_field.o_value.o_register_5_bit_field_7
                |vpiPort:
                \_port: , line:958:9, endln:958:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:944:9, endln:944:20
          |vpiStmt:
          \_gen_if: , line:961:5, endln:961:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:961:9, endln:961:10
              |vpiParent:
              \_gen_if: , line:961:5, endln:961:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
              |vpiParent:
              \_gen_if: , line:961:5, endln:961:7
              |vpiName:g_bit_field_8
              |vpiFullName:work@block_0.g_register_5.g_bit_field_8
              |vpiStmt:
              \_param_assign: , line:962:28, endln:962:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_constant: , line:962:44, endln:962:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_8.INITIAL_VALUE), line:962:28, endln:962:48
                  |vpiParent:
                  \_param_assign: , line:962:28, endln:962:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_8.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_8.INITIAL_VALUE), line:962:28, endln:962:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:962:18, endln:962:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_8.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:963:31, endln:963:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[18+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[18+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[18+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[18+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[18+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:18
                      |vpiSize:64
                      |UINT:18
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[18+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[18+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[18+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[18+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[18+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[18+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:18
                      |vpiSize:64
                      |UINT:18
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[18+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[18+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[18+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[18+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[18+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[18+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:18
                      |vpiSize:64
                      |UINT:18
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[18+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_8)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:970:9, endln:970:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.u_bit_field.i_clk.i_clk), line:970:30, endln:970:35
                    |vpiParent:
                    \_port: (i_clk), line:970:9, endln:970:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:971:9, endln:971:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n), line:971:30, endln:971:37
                    |vpiParent:
                    \_port: (i_rst_n), line:971:9, endln:971:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:972:9, endln:972:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if), line:972:30, endln:972:46
                    |vpiParent:
                    \_port: (bit_field_if), line:972:9, endln:972:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:973:9, endln:973:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                |vpiPort:
                \_port: , line:974:9, endln:974:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:975:9, endln:975:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[0].value[8+:1]), line:975:30, endln:975:56
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:975:9, endln:975:57
                    |vpiActual:
                    \_bit_select: (register_if[0]), line:975:30, endln:975:41
                      |vpiParent:
                      \_hier_path: (register_if[0].value[8+:1]), line:975:30, endln:975:56
                      |vpiName:register_if
                      |vpiFullName:register_if[0]
                      |vpiIndex:
                      \_constant: , line:975:42, endln:975:43
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[0].value[8+:1]), line:975:45, endln:975:55
                      |vpiParent:
                      \_hier_path: (register_if[0].value[8+:1]), line:975:30, endln:975:56
                      |vpiName:value
                      |vpiFullName:register_if[0].value[8+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:975:51, endln:975:52
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:975:54, endln:975:55
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[0].value[8+:1]
                |vpiPort:
                \_port: (i_hw_write_enable), line:976:9, endln:976:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:976:30, endln:976:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:977:9, endln:977:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:977:30, endln:977:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:978:9, endln:978:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:978:30, endln:978:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:979:9, endln:979:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:979:30, endln:979:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:980:9, endln:980:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:980:30, endln:980:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:981:9, endln:981:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:981:30, endln:981:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:982:9, endln:982:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_8.u_bit_field.o_value.o_register_5_bit_field_8), line:982:30, endln:982:54
                    |vpiParent:
                    \_port: (o_value), line:982:9, endln:982:55
                    |vpiName:o_register_5_bit_field_8
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_8.u_bit_field.o_value.o_register_5_bit_field_8
                |vpiPort:
                \_port: , line:983:9, endln:983:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:969:9, endln:969:20
          |vpiStmt:
          \_gen_if: , line:986:5, endln:986:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_5)
            |vpiCondition:
            \_constant: , line:986:9, endln:986:10
              |vpiParent:
              \_gen_if: , line:986:5, endln:986:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
              |vpiParent:
              \_gen_if: , line:986:5, endln:986:7
              |vpiName:g_bit_field_9
              |vpiFullName:work@block_0.g_register_5.g_bit_field_9
              |vpiStmt:
              \_param_assign: , line:987:28, endln:987:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_constant: , line:987:44, endln:987:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_5.g_bit_field_9.INITIAL_VALUE), line:987:28, endln:987:48
                  |vpiParent:
                  \_param_assign: , line:987:28, endln:987:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_5.g_bit_field_9.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_5.g_bit_field_9.INITIAL_VALUE), line:987:28, endln:987:48
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:987:18, endln:987:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_5.g_bit_field_9.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:988:31, endln:988:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[20+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[20+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[20+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[20+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[20+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[20+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[20+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[20+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[20+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[20+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[20+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[20+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_5.g_bit_field_9)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:995:9, endln:995:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.u_bit_field.i_clk.i_clk), line:995:30, endln:995:35
                    |vpiParent:
                    \_port: (i_clk), line:995:9, endln:995:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:996:9, endln:996:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.u_bit_field.i_rst_n.i_rst_n), line:996:30, endln:996:37
                    |vpiParent:
                    \_port: (i_rst_n), line:996:9, endln:996:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:997:9, endln:997:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.u_bit_field.bit_field_if.bit_field_sub_if), line:997:30, endln:997:46
                    |vpiParent:
                    \_port: (bit_field_if), line:997:9, endln:997:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:998:9, endln:998:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                |vpiPort:
                \_port: , line:999:9, endln:999:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1000:9, endln:1000:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_hier_path: (register_if[1].value[0+:1]), line:1000:30, endln:1000:56
                    |vpiParent:
                    \_port: (i_sw_write_enable), line:1000:9, endln:1000:57
                    |vpiActual:
                    \_bit_select: (register_if[1]), line:1000:30, endln:1000:41
                      |vpiParent:
                      \_hier_path: (register_if[1].value[0+:1]), line:1000:30, endln:1000:56
                      |vpiName:register_if
                      |vpiFullName:register_if[1]
                      |vpiIndex:
                      \_constant: , line:1000:42, endln:1000:43
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[1].value[0+:1]), line:1000:45, endln:1000:55
                      |vpiParent:
                      \_hier_path: (register_if[1].value[0+:1]), line:1000:30, endln:1000:56
                      |vpiName:value
                      |vpiFullName:register_if[1].value[0+:1]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:1000:51, endln:1000:52
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:1000:54, endln:1000:55
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiName:register_if[1].value[0+:1]
                |vpiPort:
                \_port: (i_hw_write_enable), line:1001:9, endln:1001:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1001:30, endln:1001:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1002:9, endln:1002:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1002:30, endln:1002:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1003:9, endln:1003:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1003:30, endln:1003:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1004:9, endln:1004:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1004:30, endln:1004:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1005:9, endln:1005:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1005:30, endln:1005:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1006:9, endln:1006:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1006:30, endln:1006:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1007:9, endln:1007:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_5.g_bit_field_9.u_bit_field.o_value.o_register_5_bit_field_9), line:1007:30, endln:1007:54
                    |vpiParent:
                    \_port: (o_value), line:1007:9, endln:1007:55
                    |vpiName:o_register_5_bit_field_9
                    |vpiFullName:work@block_0.g_register_5.g_bit_field_9.u_bit_field.o_value.o_register_5_bit_field_9
                |vpiPort:
                \_port: , line:1008:9, endln:1008:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:994:9, endln:994:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1012:12, endln:1012:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1012:16, endln:1012:17
          |vpiParent:
          \_gen_if: , line:1012:12, endln:1012:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_6)
          |vpiParent:
          \_gen_if: , line:1012:12, endln:1012:14
          |vpiName:g_register_6
          |vpiFullName:work@block_0.g_register_6
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:1013:30, endln:1013:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_6.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:1023:7, endln:1023:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:1024:7, endln:1024:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1023:7, endln:1023:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_6.u_register.i_clk.i_clk), line:1024:22, endln:1024:27
                |vpiParent:
                \_port: (i_clk), line:1024:7, endln:1024:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_6.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:1025:7, endln:1025:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1023:7, endln:1023:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_6.u_register.i_rst_n.i_rst_n), line:1025:22, endln:1025:29
                |vpiParent:
                \_port: (i_rst_n), line:1025:7, endln:1025:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_6.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:1026:7, endln:1026:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1023:7, endln:1023:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_6.u_register.register_if), line:1026:34, endln:1026:35
                |vpiParent:
                \_port: (register_if), line:1026:7, endln:1026:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_6.u_register.register_if
                |vpiIndex:
                \_constant: , line:1026:34, endln:1026:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_6.u_register.register_if), line:1026:34, endln:1026:35
                  |vpiDecompile:6
                  |vpiSize:64
                  |UINT:6
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:1027:7, endln:1027:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1023:7, endln:1023:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_6.u_register.bit_field_if.bit_field_if), line:1027:22, endln:1027:34
                |vpiParent:
                \_port: (bit_field_if), line:1027:7, endln:1027:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_6.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:1029:5, endln:1029:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1029:9, endln:1029:10
              |vpiParent:
              \_gen_if: , line:1029:5, endln:1029:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:1029:5, endln:1029:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_6.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:1030:28, endln:1030:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:1030:44, endln:1030:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_0.INITIAL_VALUE), line:1030:28, endln:1030:48
                  |vpiParent:
                  \_param_assign: , line:1030:28, endln:1030:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_0.INITIAL_VALUE), line:1030:28, endln:1030:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1030:18, endln:1030:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1031:31, endln:1031:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1039:9, endln:1039:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_clk.i_clk), line:1039:30, endln:1039:35
                    |vpiParent:
                    \_port: (i_clk), line:1039:9, endln:1039:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1040:9, endln:1040:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:1040:30, endln:1040:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1040:9, endln:1040:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1041:9, endln:1041:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:1041:30, endln:1041:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1041:9, endln:1041:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1042:9, endln:1042:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                |vpiPort:
                \_port: , line:1043:9, endln:1043:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1044:9, endln:1044:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1044:30, endln:1044:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1045:9, endln:1045:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1045:30, endln:1045:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1046:9, endln:1046:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1046:30, endln:1046:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1047:9, endln:1047:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_hw_set.i_register_6_bit_field_0_set), line:1047:30, endln:1047:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1047:9, endln:1047:59
                    |vpiName:i_register_6_bit_field_0_set
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.u_bit_field.i_hw_set.i_register_6_bit_field_0_set
                |vpiPort:
                \_port: (i_hw_clear), line:1048:9, endln:1048:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1048:30, endln:1048:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1049:9, endln:1049:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1049:30, endln:1049:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1050:9, endln:1050:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1050:30, endln:1050:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1051:9, endln:1051:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_0.u_bit_field.o_value.o_register_6_bit_field_0), line:1051:30, endln:1051:54
                    |vpiParent:
                    \_port: (o_value), line:1051:9, endln:1051:55
                    |vpiName:o_register_6_bit_field_0
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_0.u_bit_field.o_value.o_register_6_bit_field_0
                |vpiPort:
                \_port: , line:1052:9, endln:1052:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1038:9, endln:1038:20
          |vpiStmt:
          \_gen_if: , line:1055:5, endln:1055:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1055:9, endln:1055:10
              |vpiParent:
              \_gen_if: , line:1055:5, endln:1055:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:1055:5, endln:1055:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_6.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:1056:28, endln:1056:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:1056:44, endln:1056:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_1.INITIAL_VALUE), line:1056:28, endln:1056:48
                  |vpiParent:
                  \_param_assign: , line:1056:28, endln:1056:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_1.INITIAL_VALUE), line:1056:28, endln:1056:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1056:18, endln:1056:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1057:31, endln:1057:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1065:9, endln:1065:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_clk.i_clk), line:1065:30, endln:1065:35
                    |vpiParent:
                    \_port: (i_clk), line:1065:9, endln:1065:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1066:9, endln:1066:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:1066:30, endln:1066:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1066:9, endln:1066:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1067:9, endln:1067:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:1067:30, endln:1067:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1067:9, endln:1067:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1068:9, endln:1068:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                |vpiPort:
                \_port: , line:1069:9, endln:1069:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1070:9, endln:1070:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1070:30, endln:1070:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1071:9, endln:1071:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1071:30, endln:1071:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1072:9, endln:1072:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1072:30, endln:1072:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1073:9, endln:1073:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_hw_set.i_register_6_bit_field_1_set), line:1073:30, endln:1073:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1073:9, endln:1073:59
                    |vpiName:i_register_6_bit_field_1_set
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.i_hw_set.i_register_6_bit_field_1_set
                |vpiPort:
                \_port: (i_hw_clear), line:1074:9, endln:1074:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1074:30, endln:1074:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1075:9, endln:1075:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1075:30, endln:1075:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1076:9, endln:1076:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_hier_path: (register_if[0].value[0+:4]), line:1076:30, endln:1076:56
                    |vpiParent:
                    \_port: (i_mask), line:1076:9, endln:1076:57
                    |vpiActual:
                    \_bit_select: (register_if[0]), line:1076:30, endln:1076:41
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:1076:30, endln:1076:56
                      |vpiName:register_if
                      |vpiFullName:register_if[0]
                      |vpiIndex:
                      \_constant: , line:1076:42, endln:1076:43
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[0].value[0+:4]), line:1076:45, endln:1076:55
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:1076:30, endln:1076:56
                      |vpiName:value
                      |vpiFullName:register_if[0].value[0+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:1076:51, endln:1076:52
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:1076:54, endln:1076:55
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[0].value[0+:4]
                |vpiPort:
                \_port: (o_value), line:1077:9, endln:1077:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.o_value.o_register_6_bit_field_1), line:1077:30, endln:1077:54
                    |vpiParent:
                    \_port: (o_value), line:1077:9, endln:1077:55
                    |vpiName:o_register_6_bit_field_1
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.o_value.o_register_6_bit_field_1
                |vpiPort:
                \_port: (o_value_unmasked), line:1078:9, endln:1078:64
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1064:9, endln:1064:20
                  |vpiName:o_value_unmasked
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_1.u_bit_field.o_value_unmasked.o_register_6_bit_field_1_unmasked), line:1078:30, endln:1078:63
                    |vpiParent:
                    \_port: (o_value_unmasked), line:1078:9, endln:1078:64
                    |vpiName:o_register_6_bit_field_1_unmasked
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_1.u_bit_field.o_value_unmasked.o_register_6_bit_field_1_unmasked
          |vpiStmt:
          \_gen_if: , line:1081:5, endln:1081:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1081:9, endln:1081:10
              |vpiParent:
              \_gen_if: , line:1081:5, endln:1081:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:1081:5, endln:1081:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_6.g_bit_field_2
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1082:31, endln:1082:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1090:9, endln:1090:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.u_bit_field.i_clk.i_clk), line:1090:30, endln:1090:35
                    |vpiParent:
                    \_port: (i_clk), line:1090:9, endln:1090:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1091:9, endln:1091:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:1091:30, endln:1091:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1091:9, endln:1091:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1092:9, endln:1092:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:1092:30, endln:1092:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1092:9, endln:1092:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1093:9, endln:1093:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                |vpiPort:
                \_port: , line:1094:9, endln:1094:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1095:9, endln:1095:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1095:30, endln:1095:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1096:9, endln:1096:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1096:30, endln:1096:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1097:9, endln:1097:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1097:30, endln:1097:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1098:9, endln:1098:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1098:30, endln:1098:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1099:9, endln:1099:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1099:30, endln:1099:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1100:9, endln:1100:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_hier_path: (register_if[6].value[4+:4]), line:1100:30, endln:1100:56
                    |vpiParent:
                    \_port: (i_value), line:1100:9, endln:1100:57
                    |vpiActual:
                    \_bit_select: (register_if[6]), line:1100:30, endln:1100:41
                      |vpiParent:
                      \_hier_path: (register_if[6].value[4+:4]), line:1100:30, endln:1100:56
                      |vpiName:register_if
                      |vpiFullName:register_if[6]
                      |vpiIndex:
                      \_constant: , line:1100:42, endln:1100:43
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[6].value[4+:4]), line:1100:45, endln:1100:55
                      |vpiParent:
                      \_hier_path: (register_if[6].value[4+:4]), line:1100:30, endln:1100:56
                      |vpiName:value
                      |vpiFullName:register_if[6].value[4+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:1100:51, endln:1100:52
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:1100:54, endln:1100:55
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[6].value[4+:4]
                |vpiPort:
                \_port: (i_mask), line:1101:9, endln:1101:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1101:30, endln:1101:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:1102:9, endln:1102:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
                |vpiPort:
                \_port: , line:1103:9, endln:1103:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1089:9, endln:1089:20
          |vpiStmt:
          \_gen_if: , line:1106:5, endln:1106:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1106:9, endln:1106:10
              |vpiParent:
              \_gen_if: , line:1106:5, endln:1106:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:1106:5, endln:1106:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_6.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:1107:28, endln:1107:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:1107:44, endln:1107:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_3.INITIAL_VALUE), line:1107:28, endln:1107:48
                  |vpiParent:
                  \_param_assign: , line:1107:28, endln:1107:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_3.INITIAL_VALUE), line:1107:28, endln:1107:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1107:18, endln:1107:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1108:31, endln:1108:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[12+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[12+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[12+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[12+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[12+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1116:9, endln:1116:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_clk.i_clk), line:1116:30, endln:1116:35
                    |vpiParent:
                    \_port: (i_clk), line:1116:9, endln:1116:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1117:9, endln:1117:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:1117:30, endln:1117:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1117:9, endln:1117:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1118:9, endln:1118:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:1118:30, endln:1118:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1118:9, endln:1118:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1119:9, endln:1119:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                |vpiPort:
                \_port: , line:1120:9, endln:1120:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1121:9, endln:1121:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1121:30, endln:1121:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1122:9, endln:1122:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1122:30, endln:1122:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1123:9, endln:1123:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1123:30, endln:1123:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1124:9, endln:1124:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_hw_set.i_register_6_bit_field_3_set), line:1124:30, endln:1124:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1124:9, endln:1124:59
                    |vpiName:i_register_6_bit_field_3_set
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.u_bit_field.i_hw_set.i_register_6_bit_field_3_set
                |vpiPort:
                \_port: (i_hw_clear), line:1125:9, endln:1125:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1125:30, endln:1125:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1126:9, endln:1126:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1126:30, endln:1126:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1127:9, endln:1127:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1127:30, endln:1127:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1128:9, endln:1128:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_3.u_bit_field.o_value.o_register_6_bit_field_3), line:1128:30, endln:1128:54
                    |vpiParent:
                    \_port: (o_value), line:1128:9, endln:1128:55
                    |vpiName:o_register_6_bit_field_3
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_3.u_bit_field.o_value.o_register_6_bit_field_3
                |vpiPort:
                \_port: , line:1129:9, endln:1129:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1115:9, endln:1115:20
          |vpiStmt:
          \_gen_if: , line:1132:5, endln:1132:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1132:9, endln:1132:10
              |vpiParent:
              \_gen_if: , line:1132:5, endln:1132:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:1132:5, endln:1132:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_6.g_bit_field_4
              |vpiStmt:
              \_param_assign: , line:1133:28, endln:1133:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_constant: , line:1133:44, endln:1133:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_4.INITIAL_VALUE), line:1133:28, endln:1133:48
                  |vpiParent:
                  \_param_assign: , line:1133:28, endln:1133:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_4.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_4.INITIAL_VALUE), line:1133:28, endln:1133:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1133:18, endln:1133:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_4.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1134:31, endln:1134:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1142:9, endln:1142:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_clk.i_clk), line:1142:30, endln:1142:35
                    |vpiParent:
                    \_port: (i_clk), line:1142:9, endln:1142:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1143:9, endln:1143:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:1143:30, endln:1143:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1143:9, endln:1143:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1144:9, endln:1144:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:1144:30, endln:1144:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1144:9, endln:1144:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1145:9, endln:1145:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                |vpiPort:
                \_port: , line:1146:9, endln:1146:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1147:9, endln:1147:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1147:30, endln:1147:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1148:9, endln:1148:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1148:30, endln:1148:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1149:9, endln:1149:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1149:30, endln:1149:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1150:9, endln:1150:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_hw_set.i_register_6_bit_field_4_set), line:1150:30, endln:1150:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1150:9, endln:1150:59
                    |vpiName:i_register_6_bit_field_4_set
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.i_hw_set.i_register_6_bit_field_4_set
                |vpiPort:
                \_port: (i_hw_clear), line:1151:9, endln:1151:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1151:30, endln:1151:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1152:9, endln:1152:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1152:30, endln:1152:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1153:9, endln:1153:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_hier_path: (register_if[0].value[0+:4]), line:1153:30, endln:1153:56
                    |vpiParent:
                    \_port: (i_mask), line:1153:9, endln:1153:57
                    |vpiActual:
                    \_bit_select: (register_if[0]), line:1153:30, endln:1153:41
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:1153:30, endln:1153:56
                      |vpiName:register_if
                      |vpiFullName:register_if[0]
                      |vpiIndex:
                      \_constant: , line:1153:42, endln:1153:43
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[0].value[0+:4]), line:1153:45, endln:1153:55
                      |vpiParent:
                      \_hier_path: (register_if[0].value[0+:4]), line:1153:30, endln:1153:56
                      |vpiName:value
                      |vpiFullName:register_if[0].value[0+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:1153:51, endln:1153:52
                        |vpiDecompile:0
                        |vpiSize:64
                        |UINT:0
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:1153:54, endln:1153:55
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[0].value[0+:4]
                |vpiPort:
                \_port: (o_value), line:1154:9, endln:1154:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.o_value.o_register_6_bit_field_4), line:1154:30, endln:1154:54
                    |vpiParent:
                    \_port: (o_value), line:1154:9, endln:1154:55
                    |vpiName:o_register_6_bit_field_4
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.o_value.o_register_6_bit_field_4
                |vpiPort:
                \_port: (o_value_unmasked), line:1155:9, endln:1155:64
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1141:9, endln:1141:20
                  |vpiName:o_value_unmasked
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_4.u_bit_field.o_value_unmasked.o_register_6_bit_field_4_unmasked), line:1155:30, endln:1155:63
                    |vpiParent:
                    \_port: (o_value_unmasked), line:1155:9, endln:1155:64
                    |vpiName:o_register_6_bit_field_4_unmasked
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_4.u_bit_field.o_value_unmasked.o_register_6_bit_field_4_unmasked
          |vpiStmt:
          \_gen_if: , line:1158:5, endln:1158:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1158:9, endln:1158:10
              |vpiParent:
              \_gen_if: , line:1158:5, endln:1158:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:1158:5, endln:1158:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_6.g_bit_field_5
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1159:31, endln:1159:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[20+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[20+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[20+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[20+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[20+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[20+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[20+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:20
                      |vpiSize:64
                      |UINT:20
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[20+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1167:9, endln:1167:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.u_bit_field.i_clk.i_clk), line:1167:30, endln:1167:35
                    |vpiParent:
                    \_port: (i_clk), line:1167:9, endln:1167:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1168:9, endln:1168:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:1168:30, endln:1168:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1168:9, endln:1168:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1169:9, endln:1169:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:1169:30, endln:1169:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1169:9, endln:1169:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1170:9, endln:1170:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                |vpiPort:
                \_port: , line:1171:9, endln:1171:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1172:9, endln:1172:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1172:30, endln:1172:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1173:9, endln:1173:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1173:30, endln:1173:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1174:9, endln:1174:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1174:30, endln:1174:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1175:9, endln:1175:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1175:30, endln:1175:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1176:9, endln:1176:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1176:30, endln:1176:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1177:9, endln:1177:58
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_hier_path: (register_if[6].value[16+:4]), line:1177:30, endln:1177:57
                    |vpiParent:
                    \_port: (i_value), line:1177:9, endln:1177:58
                    |vpiActual:
                    \_bit_select: (register_if[6]), line:1177:30, endln:1177:41
                      |vpiParent:
                      \_hier_path: (register_if[6].value[16+:4]), line:1177:30, endln:1177:57
                      |vpiName:register_if
                      |vpiFullName:register_if[6]
                      |vpiIndex:
                      \_constant: , line:1177:42, endln:1177:43
                        |vpiDecompile:6
                        |vpiSize:64
                        |UINT:6
                        |vpiConstType:9
                    |vpiActual:
                    \_indexed_part_select: (register_if[6].value[16+:4]), line:1177:45, endln:1177:56
                      |vpiParent:
                      \_hier_path: (register_if[6].value[16+:4]), line:1177:30, endln:1177:57
                      |vpiName:value
                      |vpiFullName:register_if[6].value[16+:4]
                      |vpiConstantSelect:1
                      |vpiIndexedPartSelectType:1
                      |vpiBaseExpr:
                      \_constant: , line:1177:51, endln:1177:53
                        |vpiDecompile:16
                        |vpiSize:64
                        |UINT:16
                        |vpiConstType:9
                      |vpiWidthExpr:
                      \_constant: , line:1177:55, endln:1177:56
                        |vpiDecompile:4
                        |vpiSize:64
                        |UINT:4
                        |vpiConstType:9
                    |vpiName:register_if[6].value[16+:4]
                |vpiPort:
                \_port: (i_mask), line:1178:9, endln:1178:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1178:30, endln:1178:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:1179:9, endln:1179:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
                |vpiPort:
                \_port: , line:1180:9, endln:1180:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1166:9, endln:1166:20
          |vpiStmt:
          \_gen_if: , line:1183:5, endln:1183:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1183:9, endln:1183:10
              |vpiParent:
              \_gen_if: , line:1183:5, endln:1183:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
              |vpiParent:
              \_gen_if: , line:1183:5, endln:1183:7
              |vpiName:g_bit_field_6
              |vpiFullName:work@block_0.g_register_6.g_bit_field_6
              |vpiStmt:
              \_param_assign: , line:1184:28, endln:1184:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_constant: , line:1184:44, endln:1184:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_6.INITIAL_VALUE), line:1184:28, endln:1184:48
                  |vpiParent:
                  \_param_assign: , line:1184:28, endln:1184:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_6.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_6.INITIAL_VALUE), line:1184:28, endln:1184:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1184:18, endln:1184:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_6.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1185:31, endln:1185:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[24+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[24+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[24+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_6)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1193:9, endln:1193:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_clk.i_clk), line:1193:30, endln:1193:35
                    |vpiParent:
                    \_port: (i_clk), line:1193:9, endln:1193:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1194:9, endln:1194:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n), line:1194:30, endln:1194:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1194:9, endln:1194:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1195:9, endln:1195:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if), line:1195:30, endln:1195:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1195:9, endln:1195:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1196:9, endln:1196:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                |vpiPort:
                \_port: , line:1197:9, endln:1197:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1198:9, endln:1198:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1198:30, endln:1198:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1199:9, endln:1199:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1199:30, endln:1199:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1200:9, endln:1200:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1200:30, endln:1200:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1201:9, endln:1201:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1201:30, endln:1201:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1202:9, endln:1202:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_hw_clear.i_register_6_bit_field_6_clear), line:1202:30, endln:1202:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:1202:9, endln:1202:61
                    |vpiName:i_register_6_bit_field_6_clear
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.u_bit_field.i_hw_clear.i_register_6_bit_field_6_clear
                |vpiPort:
                \_port: (i_value), line:1203:9, endln:1203:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1203:30, endln:1203:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1204:9, endln:1204:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1204:30, endln:1204:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1205:9, endln:1205:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_6.u_bit_field.o_value.o_register_6_bit_field_6), line:1205:30, endln:1205:54
                    |vpiParent:
                    \_port: (o_value), line:1205:9, endln:1205:55
                    |vpiName:o_register_6_bit_field_6
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_6.u_bit_field.o_value.o_register_6_bit_field_6
                |vpiPort:
                \_port: , line:1206:9, endln:1206:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1192:9, endln:1192:20
          |vpiStmt:
          \_gen_if: , line:1209:5, endln:1209:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1209:9, endln:1209:10
              |vpiParent:
              \_gen_if: , line:1209:5, endln:1209:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
              |vpiParent:
              \_gen_if: , line:1209:5, endln:1209:7
              |vpiName:g_bit_field_7
              |vpiFullName:work@block_0.g_register_6.g_bit_field_7
              |vpiStmt:
              \_param_assign: , line:1210:28, endln:1210:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_constant: , line:1210:44, endln:1210:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_7.INITIAL_VALUE), line:1210:28, endln:1210:48
                  |vpiParent:
                  \_param_assign: , line:1210:28, endln:1210:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_7.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_7.INITIAL_VALUE), line:1210:28, endln:1210:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1210:18, endln:1210:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_7.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1211:31, endln:1211:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[28+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[28+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[28+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[28+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[28+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:28
                      |vpiSize:64
                      |UINT:28
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[28+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[28+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[28+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[28+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[28+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[28+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:28
                      |vpiSize:64
                      |UINT:28
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[28+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[28+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[28+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[28+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[28+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[28+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:28
                      |vpiSize:64
                      |UINT:28
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[28+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_7)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1219:9, endln:1219:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_clk.i_clk), line:1219:30, endln:1219:35
                    |vpiParent:
                    \_port: (i_clk), line:1219:9, endln:1219:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1220:9, endln:1220:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n), line:1220:30, endln:1220:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1220:9, endln:1220:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1221:9, endln:1221:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if), line:1221:30, endln:1221:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1221:9, endln:1221:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1222:9, endln:1222:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                |vpiPort:
                \_port: , line:1223:9, endln:1223:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1224:9, endln:1224:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1224:30, endln:1224:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1225:9, endln:1225:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1225:30, endln:1225:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1226:9, endln:1226:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1226:30, endln:1226:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1227:9, endln:1227:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1227:30, endln:1227:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1228:9, endln:1228:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_hw_clear.i_register_6_bit_field_7_clear), line:1228:30, endln:1228:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:1228:9, endln:1228:61
                    |vpiName:i_register_6_bit_field_7_clear
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.u_bit_field.i_hw_clear.i_register_6_bit_field_7_clear
                |vpiPort:
                \_port: (i_value), line:1229:9, endln:1229:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1229:30, endln:1229:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1230:9, endln:1230:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1230:30, endln:1230:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1231:9, endln:1231:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_7.u_bit_field.o_value.o_register_6_bit_field_7), line:1231:30, endln:1231:54
                    |vpiParent:
                    \_port: (o_value), line:1231:9, endln:1231:55
                    |vpiName:o_register_6_bit_field_7
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_7.u_bit_field.o_value.o_register_6_bit_field_7
                |vpiPort:
                \_port: , line:1232:9, endln:1232:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1218:9, endln:1218:20
          |vpiStmt:
          \_gen_if: , line:1235:5, endln:1235:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1235:9, endln:1235:10
              |vpiParent:
              \_gen_if: , line:1235:5, endln:1235:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
              |vpiParent:
              \_gen_if: , line:1235:5, endln:1235:7
              |vpiName:g_bit_field_8
              |vpiFullName:work@block_0.g_register_6.g_bit_field_8
              |vpiStmt:
              \_param_assign: , line:1236:28, endln:1236:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_constant: , line:1236:44, endln:1236:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_8.INITIAL_VALUE), line:1236:28, endln:1236:48
                  |vpiParent:
                  \_param_assign: , line:1236:28, endln:1236:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_8.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_8.INITIAL_VALUE), line:1236:28, endln:1236:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1236:18, endln:1236:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_8.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1237:31, endln:1237:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[32+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[32+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[32+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_8)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1244:9, endln:1244:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.u_bit_field.i_clk.i_clk), line:1244:30, endln:1244:35
                    |vpiParent:
                    \_port: (i_clk), line:1244:9, endln:1244:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1245:9, endln:1245:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n), line:1245:30, endln:1245:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1245:9, endln:1245:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1246:9, endln:1246:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if), line:1246:30, endln:1246:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1246:9, endln:1246:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1247:9, endln:1247:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                |vpiPort:
                \_port: , line:1248:9, endln:1248:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1249:9, endln:1249:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1249:30, endln:1249:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1250:9, endln:1250:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1250:30, endln:1250:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1251:9, endln:1251:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1251:30, endln:1251:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1252:9, endln:1252:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1252:30, endln:1252:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1253:9, endln:1253:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1253:30, endln:1253:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1254:9, endln:1254:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1254:30, endln:1254:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1255:9, endln:1255:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1255:30, endln:1255:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1256:9, endln:1256:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_8.u_bit_field.o_value.o_register_6_bit_field_8), line:1256:30, endln:1256:54
                    |vpiParent:
                    \_port: (o_value), line:1256:9, endln:1256:55
                    |vpiName:o_register_6_bit_field_8
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_8.u_bit_field.o_value.o_register_6_bit_field_8
                |vpiPort:
                \_port: , line:1257:9, endln:1257:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1243:9, endln:1243:20
          |vpiStmt:
          \_gen_if: , line:1260:5, endln:1260:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_6)
            |vpiCondition:
            \_constant: , line:1260:9, endln:1260:10
              |vpiParent:
              \_gen_if: , line:1260:5, endln:1260:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
              |vpiParent:
              \_gen_if: , line:1260:5, endln:1260:7
              |vpiName:g_bit_field_9
              |vpiFullName:work@block_0.g_register_6.g_bit_field_9
              |vpiStmt:
              \_param_assign: , line:1261:28, endln:1261:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_constant: , line:1261:44, endln:1261:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_6.g_bit_field_9.INITIAL_VALUE), line:1261:28, endln:1261:48
                  |vpiParent:
                  \_param_assign: , line:1261:28, endln:1261:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_6.g_bit_field_9.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_6.g_bit_field_9.INITIAL_VALUE), line:1261:28, endln:1261:48
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1261:18, endln:1261:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_6.g_bit_field_9.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1262:31, endln:1262:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[36+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[36+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[36+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[36+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[36+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:36
                      |vpiSize:64
                      |UINT:36
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[36+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[36+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[36+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[36+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[36+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[36+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:36
                      |vpiSize:64
                      |UINT:36
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[36+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[36+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[36+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[36+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[36+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[36+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:36
                      |vpiSize:64
                      |UINT:36
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[36+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_6.g_bit_field_9)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1269:9, endln:1269:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.u_bit_field.i_clk.i_clk), line:1269:30, endln:1269:35
                    |vpiParent:
                    \_port: (i_clk), line:1269:9, endln:1269:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1270:9, endln:1270:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.u_bit_field.i_rst_n.i_rst_n), line:1270:30, endln:1270:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1270:9, endln:1270:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1271:9, endln:1271:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.u_bit_field.bit_field_if.bit_field_sub_if), line:1271:30, endln:1271:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1271:9, endln:1271:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1272:9, endln:1272:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                |vpiPort:
                \_port: , line:1273:9, endln:1273:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1274:9, endln:1274:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1274:30, endln:1274:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1275:9, endln:1275:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1275:30, endln:1275:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1276:9, endln:1276:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1276:30, endln:1276:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1277:9, endln:1277:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1277:30, endln:1277:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1278:9, endln:1278:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1278:30, endln:1278:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1279:9, endln:1279:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1279:30, endln:1279:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1280:9, endln:1280:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1280:30, endln:1280:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1281:9, endln:1281:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_6.g_bit_field_9.u_bit_field.o_value.o_register_6_bit_field_9), line:1281:30, endln:1281:54
                    |vpiParent:
                    \_port: (o_value), line:1281:9, endln:1281:55
                    |vpiName:o_register_6_bit_field_9
                    |vpiFullName:work@block_0.g_register_6.g_bit_field_9.u_bit_field.o_value.o_register_6_bit_field_9
                |vpiPort:
                \_port: , line:1282:9, endln:1282:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1268:9, endln:1268:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1286:12, endln:1286:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1286:16, endln:1286:17
          |vpiParent:
          \_gen_if: , line:1286:12, endln:1286:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_7)
          |vpiParent:
          \_gen_if: , line:1286:12, endln:1286:14
          |vpiName:g_register_7
          |vpiFullName:work@block_0.g_register_7
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:1287:30, endln:1287:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_7.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_7.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:1297:7, endln:1297:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:1298:7, endln:1298:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1297:7, endln:1297:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_7.u_register.i_clk.i_clk), line:1298:22, endln:1298:27
                |vpiParent:
                \_port: (i_clk), line:1298:7, endln:1298:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_7.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:1299:7, endln:1299:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1297:7, endln:1297:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_7.u_register.i_rst_n.i_rst_n), line:1299:22, endln:1299:29
                |vpiParent:
                \_port: (i_rst_n), line:1299:7, endln:1299:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_7.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:1300:7, endln:1300:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1297:7, endln:1297:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_7.u_register.register_if), line:1300:34, endln:1300:35
                |vpiParent:
                \_port: (register_if), line:1300:7, endln:1300:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_7.u_register.register_if
                |vpiIndex:
                \_constant: , line:1300:34, endln:1300:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_7.u_register.register_if), line:1300:34, endln:1300:35
                  |vpiDecompile:7
                  |vpiSize:64
                  |UINT:7
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:1301:7, endln:1301:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1297:7, endln:1297:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_7.u_register.bit_field_if.bit_field_if), line:1301:22, endln:1301:34
                |vpiParent:
                \_port: (bit_field_if), line:1301:7, endln:1301:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_7.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:1303:5, endln:1303:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiCondition:
            \_constant: , line:1303:9, endln:1303:10
              |vpiParent:
              \_gen_if: , line:1303:5, endln:1303:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:1303:5, endln:1303:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_7.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:1304:28, endln:1304:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:1304:44, endln:1304:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_7.g_bit_field_0.INITIAL_VALUE), line:1304:28, endln:1304:48
                  |vpiParent:
                  \_param_assign: , line:1304:28, endln:1304:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_7.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_7.g_bit_field_0.INITIAL_VALUE), line:1304:28, endln:1304:48
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1304:18, endln:1304:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_7.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1305:31, endln:1305:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1313:9, endln:1313:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.u_bit_field.i_clk.i_clk), line:1313:30, endln:1313:35
                    |vpiParent:
                    \_port: (i_clk), line:1313:9, endln:1313:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1314:9, endln:1314:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:1314:30, endln:1314:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1314:9, endln:1314:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1315:9, endln:1315:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:1315:30, endln:1315:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1315:9, endln:1315:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1316:9, endln:1316:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                |vpiPort:
                \_port: , line:1317:9, endln:1317:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1318:9, endln:1318:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1318:30, endln:1318:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1319:9, endln:1319:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1319:30, endln:1319:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1320:9, endln:1320:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1320:30, endln:1320:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1321:9, endln:1321:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1321:30, endln:1321:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1322:9, endln:1322:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1322:30, endln:1322:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1323:9, endln:1323:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1323:30, endln:1323:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1324:9, endln:1324:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1324:30, endln:1324:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1325:9, endln:1325:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_0.u_bit_field.o_value.o_register_7_bit_field_0), line:1325:30, endln:1325:54
                    |vpiParent:
                    \_port: (o_value), line:1325:9, endln:1325:55
                    |vpiName:o_register_7_bit_field_0
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_0.u_bit_field.o_value.o_register_7_bit_field_0
                |vpiPort:
                \_port: , line:1326:9, endln:1326:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1312:9, endln:1312:20
          |vpiStmt:
          \_gen_if: , line:1329:5, endln:1329:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiCondition:
            \_constant: , line:1329:9, endln:1329:10
              |vpiParent:
              \_gen_if: , line:1329:5, endln:1329:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:1329:5, endln:1329:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_7.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:1330:28, endln:1330:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:1330:44, endln:1330:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_7.g_bit_field_1.INITIAL_VALUE), line:1330:28, endln:1330:48
                  |vpiParent:
                  \_param_assign: , line:1330:28, endln:1330:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_7.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_7.g_bit_field_1.INITIAL_VALUE), line:1330:28, endln:1330:48
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1330:18, endln:1330:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_7.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1331:31, endln:1331:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1339:9, endln:1339:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.u_bit_field.i_clk.i_clk), line:1339:30, endln:1339:35
                    |vpiParent:
                    \_port: (i_clk), line:1339:9, endln:1339:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1340:9, endln:1340:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:1340:30, endln:1340:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1340:9, endln:1340:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1341:9, endln:1341:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:1341:30, endln:1341:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1341:9, endln:1341:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1342:9, endln:1342:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                |vpiPort:
                \_port: , line:1343:9, endln:1343:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1344:9, endln:1344:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1344:30, endln:1344:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1345:9, endln:1345:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1345:30, endln:1345:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1346:9, endln:1346:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1346:30, endln:1346:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1347:9, endln:1347:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1347:30, endln:1347:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1348:9, endln:1348:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1348:30, endln:1348:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1349:9, endln:1349:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1349:30, endln:1349:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1350:9, endln:1350:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1350:30, endln:1350:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1351:9, endln:1351:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_1.u_bit_field.o_value.o_register_7_bit_field_1), line:1351:30, endln:1351:54
                    |vpiParent:
                    \_port: (o_value), line:1351:9, endln:1351:55
                    |vpiName:o_register_7_bit_field_1
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_1.u_bit_field.o_value.o_register_7_bit_field_1
                |vpiPort:
                \_port: , line:1352:9, endln:1352:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1338:9, endln:1338:20
          |vpiStmt:
          \_gen_if: , line:1355:5, endln:1355:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiCondition:
            \_constant: , line:1355:9, endln:1355:10
              |vpiParent:
              \_gen_if: , line:1355:5, endln:1355:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:1355:5, endln:1355:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_7.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:1356:28, endln:1356:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:1356:44, endln:1356:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_7.g_bit_field_2.INITIAL_VALUE), line:1356:28, endln:1356:48
                  |vpiParent:
                  \_param_assign: , line:1356:28, endln:1356:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_7.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_7.g_bit_field_2.INITIAL_VALUE), line:1356:28, endln:1356:48
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1356:18, endln:1356:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_7.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1357:31, endln:1357:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1365:9, endln:1365:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.u_bit_field.i_clk.i_clk), line:1365:30, endln:1365:35
                    |vpiParent:
                    \_port: (i_clk), line:1365:9, endln:1365:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1366:9, endln:1366:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:1366:30, endln:1366:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1366:9, endln:1366:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1367:9, endln:1367:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:1367:30, endln:1367:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1367:9, endln:1367:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1368:9, endln:1368:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                |vpiPort:
                \_port: , line:1369:9, endln:1369:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1370:9, endln:1370:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1370:30, endln:1370:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1371:9, endln:1371:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1371:30, endln:1371:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1372:9, endln:1372:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1372:30, endln:1372:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1373:9, endln:1373:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1373:30, endln:1373:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1374:9, endln:1374:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1374:30, endln:1374:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1375:9, endln:1375:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1375:30, endln:1375:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1376:9, endln:1376:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1376:30, endln:1376:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1377:9, endln:1377:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_2.u_bit_field.o_value.o_register_7_bit_field_2), line:1377:30, endln:1377:54
                    |vpiParent:
                    \_port: (o_value), line:1377:9, endln:1377:55
                    |vpiName:o_register_7_bit_field_2
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_2.u_bit_field.o_value.o_register_7_bit_field_2
                |vpiPort:
                \_port: , line:1378:9, endln:1378:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1364:9, endln:1364:20
          |vpiStmt:
          \_gen_if: , line:1381:5, endln:1381:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_7)
            |vpiCondition:
            \_constant: , line:1381:9, endln:1381:10
              |vpiParent:
              \_gen_if: , line:1381:5, endln:1381:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:1381:5, endln:1381:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_7.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:1382:28, endln:1382:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:1382:44, endln:1382:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_7.g_bit_field_3.INITIAL_VALUE), line:1382:28, endln:1382:48
                  |vpiParent:
                  \_param_assign: , line:1382:28, endln:1382:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_7.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_7.g_bit_field_3.INITIAL_VALUE), line:1382:28, endln:1382:48
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1382:18, endln:1382:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_7.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1383:31, endln:1383:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[24+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[24+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[24+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_7.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1391:9, endln:1391:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.u_bit_field.i_clk.i_clk), line:1391:30, endln:1391:35
                    |vpiParent:
                    \_port: (i_clk), line:1391:9, endln:1391:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1392:9, endln:1392:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:1392:30, endln:1392:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1392:9, endln:1392:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1393:9, endln:1393:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:1393:30, endln:1393:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1393:9, endln:1393:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1394:9, endln:1394:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                |vpiPort:
                \_port: , line:1395:9, endln:1395:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1396:9, endln:1396:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1396:30, endln:1396:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1397:9, endln:1397:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1397:30, endln:1397:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1398:9, endln:1398:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1398:30, endln:1398:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1399:9, endln:1399:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1399:30, endln:1399:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1400:9, endln:1400:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1400:30, endln:1400:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1401:9, endln:1401:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1401:30, endln:1401:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1402:9, endln:1402:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1402:30, endln:1402:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1403:9, endln:1403:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_7.g_bit_field_3.u_bit_field.o_value.o_register_7_bit_field_3), line:1403:30, endln:1403:54
                    |vpiParent:
                    \_port: (o_value), line:1403:9, endln:1403:55
                    |vpiName:o_register_7_bit_field_3
                    |vpiFullName:work@block_0.g_register_7.g_bit_field_3.u_bit_field.o_value.o_register_7_bit_field_3
                |vpiPort:
                \_port: , line:1404:9, endln:1404:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1390:9, endln:1390:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1408:12, endln:1408:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1408:16, endln:1408:17
          |vpiParent:
          \_gen_if: , line:1408:12, endln:1408:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_8)
          |vpiParent:
          \_gen_if: , line:1408:12, endln:1408:14
          |vpiName:g_register_8
          |vpiFullName:work@block_0.g_register_8
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:1409:30, endln:1409:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_8.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:1419:7, endln:1419:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:1420:7, endln:1420:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1419:7, endln:1419:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_8.u_register.i_clk.i_clk), line:1420:22, endln:1420:27
                |vpiParent:
                \_port: (i_clk), line:1420:7, endln:1420:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_8.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:1421:7, endln:1421:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1419:7, endln:1419:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_8.u_register.i_rst_n.i_rst_n), line:1421:22, endln:1421:29
                |vpiParent:
                \_port: (i_rst_n), line:1421:7, endln:1421:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_8.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:1422:7, endln:1422:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1419:7, endln:1419:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_8.u_register.register_if), line:1422:34, endln:1422:35
                |vpiParent:
                \_port: (register_if), line:1422:7, endln:1422:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_8.u_register.register_if
                |vpiIndex:
                \_constant: , line:1422:34, endln:1422:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_8.u_register.register_if), line:1422:34, endln:1422:35
                  |vpiDecompile:8
                  |vpiSize:64
                  |UINT:8
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:1423:7, endln:1423:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1419:7, endln:1419:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_8.u_register.bit_field_if.bit_field_if), line:1423:22, endln:1423:34
                |vpiParent:
                \_port: (bit_field_if), line:1423:7, endln:1423:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_8.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:1425:5, endln:1425:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1425:9, endln:1425:10
              |vpiParent:
              \_gen_if: , line:1425:5, endln:1425:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:1425:5, endln:1425:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_8.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:1426:28, endln:1426:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:1426:44, endln:1426:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_0.INITIAL_VALUE), line:1426:28, endln:1426:48
                  |vpiParent:
                  \_param_assign: , line:1426:28, endln:1426:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_0.INITIAL_VALUE), line:1426:28, endln:1426:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1426:18, endln:1426:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1427:31, endln:1427:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1435:9, endln:1435:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_clk.i_clk), line:1435:30, endln:1435:35
                    |vpiParent:
                    \_port: (i_clk), line:1435:9, endln:1435:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1436:9, endln:1436:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:1436:30, endln:1436:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1436:9, endln:1436:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1437:9, endln:1437:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:1437:30, endln:1437:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1437:9, endln:1437:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1438:9, endln:1438:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                |vpiPort:
                \_port: , line:1439:9, endln:1439:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1440:9, endln:1440:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1440:30, endln:1440:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1441:9, endln:1441:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1441:30, endln:1441:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1442:9, endln:1442:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1442:30, endln:1442:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1443:9, endln:1443:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_hw_set.i_register_8_bit_field_0_set), line:1443:30, endln:1443:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1443:9, endln:1443:59
                    |vpiName:i_register_8_bit_field_0_set
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.u_bit_field.i_hw_set.i_register_8_bit_field_0_set
                |vpiPort:
                \_port: (i_hw_clear), line:1444:9, endln:1444:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1444:30, endln:1444:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1445:9, endln:1445:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1445:30, endln:1445:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1446:9, endln:1446:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1446:30, endln:1446:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1447:9, endln:1447:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_0.u_bit_field.o_value.o_register_8_bit_field_0), line:1447:30, endln:1447:54
                    |vpiParent:
                    \_port: (o_value), line:1447:9, endln:1447:55
                    |vpiName:o_register_8_bit_field_0
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_0.u_bit_field.o_value.o_register_8_bit_field_0
                |vpiPort:
                \_port: , line:1448:9, endln:1448:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1434:9, endln:1434:20
          |vpiStmt:
          \_gen_if: , line:1451:5, endln:1451:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1451:9, endln:1451:10
              |vpiParent:
              \_gen_if: , line:1451:5, endln:1451:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:1451:5, endln:1451:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_8.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:1452:28, endln:1452:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:1452:44, endln:1452:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_1.INITIAL_VALUE), line:1452:28, endln:1452:48
                  |vpiParent:
                  \_param_assign: , line:1452:28, endln:1452:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_1.INITIAL_VALUE), line:1452:28, endln:1452:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1452:18, endln:1452:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1453:31, endln:1453:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:4]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:4]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:4]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:4]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:4]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:4]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1461:9, endln:1461:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_clk.i_clk), line:1461:30, endln:1461:35
                    |vpiParent:
                    \_port: (i_clk), line:1461:9, endln:1461:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1462:9, endln:1462:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:1462:30, endln:1462:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1462:9, endln:1462:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1463:9, endln:1463:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:1463:30, endln:1463:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1463:9, endln:1463:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1464:9, endln:1464:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                |vpiPort:
                \_port: , line:1465:9, endln:1465:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1466:9, endln:1466:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1466:30, endln:1466:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1467:9, endln:1467:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1467:30, endln:1467:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1468:9, endln:1468:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1468:30, endln:1468:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1469:9, endln:1469:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1469:30, endln:1469:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1470:9, endln:1470:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_hw_clear.i_register_8_bit_field_1_clear), line:1470:30, endln:1470:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:1470:9, endln:1470:61
                    |vpiName:i_register_8_bit_field_1_clear
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.u_bit_field.i_hw_clear.i_register_8_bit_field_1_clear
                |vpiPort:
                \_port: (i_value), line:1471:9, endln:1471:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1471:30, endln:1471:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1472:9, endln:1472:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1472:30, endln:1472:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1473:9, endln:1473:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_1.u_bit_field.o_value.o_register_8_bit_field_1), line:1473:30, endln:1473:54
                    |vpiParent:
                    \_port: (o_value), line:1473:9, endln:1473:55
                    |vpiName:o_register_8_bit_field_1
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_1.u_bit_field.o_value.o_register_8_bit_field_1
                |vpiPort:
                \_port: , line:1474:9, endln:1474:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1460:9, endln:1460:20
          |vpiStmt:
          \_gen_if: , line:1477:5, endln:1477:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1477:9, endln:1477:10
              |vpiParent:
              \_gen_if: , line:1477:5, endln:1477:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:1477:5, endln:1477:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_8.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:1478:28, endln:1478:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:1478:44, endln:1478:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_2.INITIAL_VALUE), line:1478:28, endln:1478:48
                  |vpiParent:
                  \_param_assign: , line:1478:28, endln:1478:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_2.INITIAL_VALUE), line:1478:28, endln:1478:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1478:18, endln:1478:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1479:31, endln:1479:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1487:9, endln:1487:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_clk.i_clk), line:1487:30, endln:1487:35
                    |vpiParent:
                    \_port: (i_clk), line:1487:9, endln:1487:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1488:9, endln:1488:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:1488:30, endln:1488:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1488:9, endln:1488:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1489:9, endln:1489:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:1489:30, endln:1489:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1489:9, endln:1489:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1490:9, endln:1490:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                |vpiPort:
                \_port: , line:1491:9, endln:1491:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1492:9, endln:1492:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1492:30, endln:1492:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1493:9, endln:1493:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1493:30, endln:1493:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1494:9, endln:1494:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1494:30, endln:1494:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1495:9, endln:1495:59
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_hw_set.i_register_8_bit_field_2_set), line:1495:30, endln:1495:58
                    |vpiParent:
                    \_port: (i_hw_set), line:1495:9, endln:1495:59
                    |vpiName:i_register_8_bit_field_2_set
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.u_bit_field.i_hw_set.i_register_8_bit_field_2_set
                |vpiPort:
                \_port: (i_hw_clear), line:1496:9, endln:1496:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1496:30, endln:1496:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1497:9, endln:1497:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1497:30, endln:1497:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1498:9, endln:1498:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1498:30, endln:1498:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1499:9, endln:1499:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_2.u_bit_field.o_value.o_register_8_bit_field_2), line:1499:30, endln:1499:54
                    |vpiParent:
                    \_port: (o_value), line:1499:9, endln:1499:55
                    |vpiName:o_register_8_bit_field_2
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_2.u_bit_field.o_value.o_register_8_bit_field_2
                |vpiPort:
                \_port: , line:1500:9, endln:1500:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1486:9, endln:1486:20
          |vpiStmt:
          \_gen_if: , line:1503:5, endln:1503:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1503:9, endln:1503:10
              |vpiParent:
              \_gen_if: , line:1503:5, endln:1503:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:1503:5, endln:1503:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_8.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:1504:28, endln:1504:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:1504:44, endln:1504:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_3.INITIAL_VALUE), line:1504:28, endln:1504:48
                  |vpiParent:
                  \_param_assign: , line:1504:28, endln:1504:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_3.INITIAL_VALUE), line:1504:28, endln:1504:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1504:18, endln:1504:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1505:31, endln:1505:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[24+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[24+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[24+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[24+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[24+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[24+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[24+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:24
                      |vpiSize:64
                      |UINT:24
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[24+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1513:9, endln:1513:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_clk.i_clk), line:1513:30, endln:1513:35
                    |vpiParent:
                    \_port: (i_clk), line:1513:9, endln:1513:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1514:9, endln:1514:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:1514:30, endln:1514:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1514:9, endln:1514:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1515:9, endln:1515:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:1515:30, endln:1515:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1515:9, endln:1515:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1516:9, endln:1516:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                |vpiPort:
                \_port: , line:1517:9, endln:1517:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1518:9, endln:1518:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1518:30, endln:1518:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1519:9, endln:1519:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1519:30, endln:1519:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1520:9, endln:1520:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1520:30, endln:1520:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1521:9, endln:1521:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1521:30, endln:1521:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1522:9, endln:1522:61
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_hw_clear.i_register_8_bit_field_3_clear), line:1522:30, endln:1522:60
                    |vpiParent:
                    \_port: (i_hw_clear), line:1522:9, endln:1522:61
                    |vpiName:i_register_8_bit_field_3_clear
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.u_bit_field.i_hw_clear.i_register_8_bit_field_3_clear
                |vpiPort:
                \_port: (i_value), line:1523:9, endln:1523:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1523:30, endln:1523:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1524:9, endln:1524:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1524:30, endln:1524:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1525:9, endln:1525:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_3.u_bit_field.o_value.o_register_8_bit_field_3), line:1525:30, endln:1525:54
                    |vpiParent:
                    \_port: (o_value), line:1525:9, endln:1525:55
                    |vpiName:o_register_8_bit_field_3
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_3.u_bit_field.o_value.o_register_8_bit_field_3
                |vpiPort:
                \_port: , line:1526:9, endln:1526:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1512:9, endln:1512:20
          |vpiStmt:
          \_gen_if: , line:1529:5, endln:1529:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1529:9, endln:1529:10
              |vpiParent:
              \_gen_if: , line:1529:5, endln:1529:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:1529:5, endln:1529:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_8.g_bit_field_4
              |vpiStmt:
              \_param_assign: , line:1530:28, endln:1530:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_constant: , line:1530:44, endln:1530:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_4.INITIAL_VALUE), line:1530:28, endln:1530:48
                  |vpiParent:
                  \_param_assign: , line:1530:28, endln:1530:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_4.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_4.INITIAL_VALUE), line:1530:28, endln:1530:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1530:18, endln:1530:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_4.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1531:31, endln:1531:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[32+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[32+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[32+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[32+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[32+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1539:9, endln:1539:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.u_bit_field.i_clk.i_clk), line:1539:30, endln:1539:35
                    |vpiParent:
                    \_port: (i_clk), line:1539:9, endln:1539:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1540:9, endln:1540:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:1540:30, endln:1540:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1540:9, endln:1540:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1541:9, endln:1541:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:1541:30, endln:1541:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1541:9, endln:1541:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1542:9, endln:1542:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                |vpiPort:
                \_port: , line:1543:9, endln:1543:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1544:9, endln:1544:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1544:30, endln:1544:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1545:9, endln:1545:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1545:30, endln:1545:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1546:9, endln:1546:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1546:30, endln:1546:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1547:9, endln:1547:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1547:30, endln:1547:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1548:9, endln:1548:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1548:30, endln:1548:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1549:9, endln:1549:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1549:30, endln:1549:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1550:9, endln:1550:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1550:30, endln:1550:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1551:9, endln:1551:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_4.u_bit_field.o_value.o_register_8_bit_field_4), line:1551:30, endln:1551:54
                    |vpiParent:
                    \_port: (o_value), line:1551:9, endln:1551:55
                    |vpiName:o_register_8_bit_field_4
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_4.u_bit_field.o_value.o_register_8_bit_field_4
                |vpiPort:
                \_port: , line:1552:9, endln:1552:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1538:9, endln:1538:20
          |vpiStmt:
          \_gen_if: , line:1555:5, endln:1555:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_8)
            |vpiCondition:
            \_constant: , line:1555:9, endln:1555:10
              |vpiParent:
              \_gen_if: , line:1555:5, endln:1555:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:1555:5, endln:1555:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_8.g_bit_field_5
              |vpiStmt:
              \_param_assign: , line:1556:28, endln:1556:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_constant: , line:1556:44, endln:1556:48
                  |vpiDecompile:4'h0
                  |vpiSize:4
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_8.g_bit_field_5.INITIAL_VALUE), line:1556:28, endln:1556:48
                  |vpiParent:
                  \_param_assign: , line:1556:28, endln:1556:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_8.g_bit_field_5.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_8.g_bit_field_5.INITIAL_VALUE), line:1556:28, endln:1556:48
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1556:18, endln:1556:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_8.g_bit_field_5.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1557:31, endln:1557:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[40+:4]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[40+:4]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[40+:4]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[40+:4]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[40+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:40
                      |vpiSize:64
                      |UINT:40
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[40+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[40+:4]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[40+:4]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[40+:4]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[40+:4]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[40+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:40
                      |vpiSize:64
                      |UINT:40
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[40+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[40+:4]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[40+:4]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[40+:4]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[40+:4]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[40+:4]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:40
                      |vpiSize:64
                      |UINT:40
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[40+:4]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_8.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1565:9, endln:1565:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.u_bit_field.i_clk.i_clk), line:1565:30, endln:1565:35
                    |vpiParent:
                    \_port: (i_clk), line:1565:9, endln:1565:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1566:9, endln:1566:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:1566:30, endln:1566:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1566:9, endln:1566:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1567:9, endln:1567:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:1567:30, endln:1567:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1567:9, endln:1567:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1568:9, endln:1568:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                |vpiPort:
                \_port: , line:1569:9, endln:1569:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1570:9, endln:1570:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1570:30, endln:1570:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1571:9, endln:1571:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1571:30, endln:1571:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1572:9, endln:1572:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1572:30, endln:1572:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1573:9, endln:1573:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1573:30, endln:1573:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1574:9, endln:1574:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1574:30, endln:1574:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1575:9, endln:1575:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1575:30, endln:1575:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1576:9, endln:1576:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1576:30, endln:1576:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1577:9, endln:1577:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_8.g_bit_field_5.u_bit_field.o_value.o_register_8_bit_field_5), line:1577:30, endln:1577:54
                    |vpiParent:
                    \_port: (o_value), line:1577:9, endln:1577:55
                    |vpiName:o_register_8_bit_field_5
                    |vpiFullName:work@block_0.g_register_8.g_bit_field_5.u_bit_field.o_value.o_register_8_bit_field_5
                |vpiPort:
                \_port: , line:1578:9, endln:1578:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1564:9, endln:1564:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1582:12, endln:1582:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1582:16, endln:1582:17
          |vpiParent:
          \_gen_if: , line:1582:12, endln:1582:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_9)
          |vpiParent:
          \_gen_if: , line:1582:12, endln:1582:14
          |vpiName:g_register_9
          |vpiFullName:work@block_0.g_register_9
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:1583:30, endln:1583:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_9.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:1593:7, endln:1593:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:1594:7, endln:1594:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1593:7, endln:1593:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_9.u_register.i_clk.i_clk), line:1594:22, endln:1594:27
                |vpiParent:
                \_port: (i_clk), line:1594:7, endln:1594:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_9.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:1595:7, endln:1595:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1593:7, endln:1593:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_9.u_register.i_rst_n.i_rst_n), line:1595:22, endln:1595:29
                |vpiParent:
                \_port: (i_rst_n), line:1595:7, endln:1595:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_9.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:1596:7, endln:1596:37
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1593:7, endln:1593:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_9.u_register.register_if), line:1596:34, endln:1596:35
                |vpiParent:
                \_port: (register_if), line:1596:7, endln:1596:37
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_9.u_register.register_if
                |vpiIndex:
                \_constant: , line:1596:34, endln:1596:35
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_9.u_register.register_if), line:1596:34, endln:1596:35
                  |vpiDecompile:9
                  |vpiSize:64
                  |UINT:9
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:1597:7, endln:1597:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:1593:7, endln:1593:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_9.u_register.bit_field_if.bit_field_if), line:1597:22, endln:1597:34
                |vpiParent:
                \_port: (bit_field_if), line:1597:7, endln:1597:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_9.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:1599:5, endln:1599:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1599:9, endln:1599:10
              |vpiParent:
              \_gen_if: , line:1599:5, endln:1599:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:1599:5, endln:1599:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_9.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:1600:28, endln:1600:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:1600:44, endln:1600:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_9.g_bit_field_0.INITIAL_VALUE), line:1600:28, endln:1600:48
                  |vpiParent:
                  \_param_assign: , line:1600:28, endln:1600:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_9.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_9.g_bit_field_0.INITIAL_VALUE), line:1600:28, endln:1600:48
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1600:18, endln:1600:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_9.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1601:31, endln:1601:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1609:9, endln:1609:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.i_clk.i_clk), line:1609:30, endln:1609:35
                    |vpiParent:
                    \_port: (i_clk), line:1609:9, endln:1609:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1610:9, endln:1610:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:1610:30, endln:1610:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1610:9, endln:1610:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1611:9, endln:1611:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:1611:30, endln:1611:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1611:9, endln:1611:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (o_write_trigger), line:1612:9, endln:1612:69
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:o_write_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_write_trigger.o_register_9_bit_field_0_write_trigger), line:1612:30, endln:1612:68
                    |vpiParent:
                    \_port: (o_write_trigger), line:1612:9, endln:1612:69
                    |vpiName:o_register_9_bit_field_0_write_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_write_trigger.o_register_9_bit_field_0_write_trigger
                |vpiPort:
                \_port: (o_read_trigger), line:1613:9, endln:1613:68
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:o_read_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_read_trigger.o_register_9_bit_field_0_read_trigger), line:1613:30, endln:1613:67
                    |vpiParent:
                    \_port: (o_read_trigger), line:1613:9, endln:1613:68
                    |vpiName:o_register_9_bit_field_0_read_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_read_trigger.o_register_9_bit_field_0_read_trigger
                |vpiPort:
                \_port: (i_sw_write_enable), line:1614:9, endln:1614:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1614:30, endln:1614:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1615:9, endln:1615:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1615:30, endln:1615:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1616:9, endln:1616:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1616:30, endln:1616:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1617:9, endln:1617:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1617:30, endln:1617:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1618:9, endln:1618:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1618:30, endln:1618:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1619:9, endln:1619:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1619:30, endln:1619:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1620:9, endln:1620:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1620:30, endln:1620:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1621:9, endln:1621:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_value.o_register_9_bit_field_0), line:1621:30, endln:1621:54
                    |vpiParent:
                    \_port: (o_value), line:1621:9, endln:1621:55
                    |vpiName:o_register_9_bit_field_0
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_0.u_bit_field.o_value.o_register_9_bit_field_0
                |vpiPort:
                \_port: , line:1622:9, endln:1622:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1608:9, endln:1608:20
          |vpiStmt:
          \_gen_if: , line:1625:5, endln:1625:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1625:9, endln:1625:10
              |vpiParent:
              \_gen_if: , line:1625:5, endln:1625:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:1625:5, endln:1625:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_9.g_bit_field_1
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1626:31, endln:1626:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[2+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[2+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[2+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1634:9, endln:1634:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_clk.i_clk), line:1634:30, endln:1634:35
                    |vpiParent:
                    \_port: (i_clk), line:1634:9, endln:1634:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1635:9, endln:1635:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:1635:30, endln:1635:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1635:9, endln:1635:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1636:9, endln:1636:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:1636:30, endln:1636:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1636:9, endln:1636:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1637:9, endln:1637:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                |vpiPort:
                \_port: (o_read_trigger), line:1638:9, endln:1638:68
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:o_read_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.u_bit_field.o_read_trigger.o_register_9_bit_field_1_read_trigger), line:1638:30, endln:1638:67
                    |vpiParent:
                    \_port: (o_read_trigger), line:1638:9, endln:1638:68
                    |vpiName:o_register_9_bit_field_1_read_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.u_bit_field.o_read_trigger.o_register_9_bit_field_1_read_trigger
                |vpiPort:
                \_port: (i_sw_write_enable), line:1639:9, endln:1639:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1639:30, endln:1639:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1640:9, endln:1640:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1640:30, endln:1640:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1641:9, endln:1641:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1641:30, endln:1641:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1642:9, endln:1642:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1642:30, endln:1642:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1643:9, endln:1643:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1643:30, endln:1643:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1644:9, endln:1644:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_value.i_register_9_bit_field_1), line:1644:30, endln:1644:54
                    |vpiParent:
                    \_port: (i_value), line:1644:9, endln:1644:55
                    |vpiName:i_register_9_bit_field_1
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_1.u_bit_field.i_value.i_register_9_bit_field_1
                |vpiPort:
                \_port: (i_mask), line:1645:9, endln:1645:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1645:30, endln:1645:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:1646:9, endln:1646:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
                |vpiPort:
                \_port: , line:1647:9, endln:1647:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1633:9, endln:1633:20
          |vpiStmt:
          \_gen_if: , line:1650:5, endln:1650:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1650:9, endln:1650:10
              |vpiParent:
              \_gen_if: , line:1650:5, endln:1650:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:1650:5, endln:1650:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_9.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:1651:28, endln:1651:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:1651:44, endln:1651:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_9.g_bit_field_2.INITIAL_VALUE), line:1651:28, endln:1651:48
                  |vpiParent:
                  \_param_assign: , line:1651:28, endln:1651:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_9.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_9.g_bit_field_2.INITIAL_VALUE), line:1651:28, endln:1651:48
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1651:18, endln:1651:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_9.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1652:31, endln:1652:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1661:9, endln:1661:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.u_bit_field.i_clk.i_clk), line:1661:30, endln:1661:35
                    |vpiParent:
                    \_port: (i_clk), line:1661:9, endln:1661:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1662:9, endln:1662:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:1662:30, endln:1662:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1662:9, endln:1662:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1663:9, endln:1663:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:1663:30, endln:1663:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1663:9, endln:1663:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (o_write_trigger), line:1664:9, endln:1664:69
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:o_write_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.u_bit_field.o_write_trigger.o_register_9_bit_field_2_write_trigger), line:1664:30, endln:1664:68
                    |vpiParent:
                    \_port: (o_write_trigger), line:1664:9, endln:1664:69
                    |vpiName:o_register_9_bit_field_2_write_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.u_bit_field.o_write_trigger.o_register_9_bit_field_2_write_trigger
                |vpiPort:
                \_port: , line:1665:9, endln:1665:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1666:9, endln:1666:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1666:30, endln:1666:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1667:9, endln:1667:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1667:30, endln:1667:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1668:9, endln:1668:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1668:30, endln:1668:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1669:9, endln:1669:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1669:30, endln:1669:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1670:9, endln:1670:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1670:30, endln:1670:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1671:9, endln:1671:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1671:30, endln:1671:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1672:9, endln:1672:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1672:30, endln:1672:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1673:9, endln:1673:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_2.u_bit_field.o_value.o_register_9_bit_field_2), line:1673:30, endln:1673:54
                    |vpiParent:
                    \_port: (o_value), line:1673:9, endln:1673:55
                    |vpiName:o_register_9_bit_field_2
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_2.u_bit_field.o_value.o_register_9_bit_field_2
                |vpiPort:
                \_port: , line:1674:9, endln:1674:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1660:9, endln:1660:20
          |vpiStmt:
          \_gen_if: , line:1677:5, endln:1677:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1677:9, endln:1677:10
              |vpiParent:
              \_gen_if: , line:1677:5, endln:1677:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:1677:5, endln:1677:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_9.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:1678:28, endln:1678:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:1678:44, endln:1678:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_9.g_bit_field_3.INITIAL_VALUE), line:1678:28, endln:1678:48
                  |vpiParent:
                  \_param_assign: , line:1678:28, endln:1678:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_9.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_9.g_bit_field_3.INITIAL_VALUE), line:1678:28, endln:1678:48
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1678:18, endln:1678:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_9.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1679:31, endln:1679:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[6+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[6+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[6+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1687:9, endln:1687:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_clk.i_clk), line:1687:30, endln:1687:35
                    |vpiParent:
                    \_port: (i_clk), line:1687:9, endln:1687:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1688:9, endln:1688:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:1688:30, endln:1688:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1688:9, endln:1688:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1689:9, endln:1689:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:1689:30, endln:1689:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1689:9, endln:1689:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (o_write_trigger), line:1690:9, endln:1690:69
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:o_write_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_write_trigger.o_register_9_bit_field_3_write_trigger), line:1690:30, endln:1690:68
                    |vpiParent:
                    \_port: (o_write_trigger), line:1690:9, endln:1690:69
                    |vpiName:o_register_9_bit_field_3_write_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_write_trigger.o_register_9_bit_field_3_write_trigger
                |vpiPort:
                \_port: (o_read_trigger), line:1691:9, endln:1691:68
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:o_read_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_read_trigger.o_register_9_bit_field_3_read_trigger), line:1691:30, endln:1691:67
                    |vpiParent:
                    \_port: (o_read_trigger), line:1691:9, endln:1691:68
                    |vpiName:o_register_9_bit_field_3_read_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_read_trigger.o_register_9_bit_field_3_read_trigger
                |vpiPort:
                \_port: (i_sw_write_enable), line:1692:9, endln:1692:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1692:30, endln:1692:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1693:9, endln:1693:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1693:30, endln:1693:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1694:9, endln:1694:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1694:30, endln:1694:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1695:9, endln:1695:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1695:30, endln:1695:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1696:9, endln:1696:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1696:30, endln:1696:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1697:9, endln:1697:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_value.i_register_9_bit_field_3), line:1697:30, endln:1697:54
                    |vpiParent:
                    \_port: (i_value), line:1697:9, endln:1697:55
                    |vpiName:i_register_9_bit_field_3
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.i_value.i_register_9_bit_field_3
                |vpiPort:
                \_port: (i_mask), line:1698:9, endln:1698:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1698:30, endln:1698:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1699:9, endln:1699:55
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_value.o_register_9_bit_field_3), line:1699:30, endln:1699:54
                    |vpiParent:
                    \_port: (o_value), line:1699:9, endln:1699:55
                    |vpiName:o_register_9_bit_field_3
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_3.u_bit_field.o_value.o_register_9_bit_field_3
                |vpiPort:
                \_port: , line:1700:9, endln:1700:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1686:9, endln:1686:20
          |vpiStmt:
          \_gen_if: , line:1703:5, endln:1703:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1703:9, endln:1703:10
              |vpiParent:
              \_gen_if: , line:1703:5, endln:1703:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:1703:5, endln:1703:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_9.g_bit_field_4
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1704:31, endln:1704:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field_w01trg
                |vpiPort:
                \_port: (i_clk), line:1710:9, endln:1710:30
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_clk.i_clk), line:1710:24, endln:1710:29
                    |vpiParent:
                    \_port: (i_clk), line:1710:9, endln:1710:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1711:9, endln:1711:32
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:1711:24, endln:1711:31
                    |vpiParent:
                    \_port: (i_rst_n), line:1711:9, endln:1711:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1712:9, endln:1712:41
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:1712:24, endln:1712:40
                    |vpiParent:
                    \_port: (bit_field_if), line:1712:9, endln:1712:41
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (i_value), line:1713:9, endln:1713:49
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_value.i_register_9_bit_field_4), line:1713:24, endln:1713:48
                    |vpiParent:
                    \_port: (i_value), line:1713:9, endln:1713:49
                    |vpiName:i_register_9_bit_field_4
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.u_bit_field.i_value.i_register_9_bit_field_4
                |vpiPort:
                \_port: (o_trigger), line:1714:9, endln:1714:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1709:9, endln:1709:20
                  |vpiName:o_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_4.u_bit_field.o_trigger.o_register_9_bit_field_4_trigger), line:1714:24, endln:1714:56
                    |vpiParent:
                    \_port: (o_trigger), line:1714:9, endln:1714:57
                    |vpiName:o_register_9_bit_field_4_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_4.u_bit_field.o_trigger.o_register_9_bit_field_4_trigger
          |vpiStmt:
          \_gen_if: , line:1717:5, endln:1717:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_9)
            |vpiCondition:
            \_constant: , line:1717:9, endln:1717:10
              |vpiParent:
              \_gen_if: , line:1717:5, endln:1717:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:1717:5, endln:1717:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_9.g_bit_field_5
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1718:31, endln:1718:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[10+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[10+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[10+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_9.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field_w01trg
                |vpiPort:
                \_port: (i_clk), line:1724:9, endln:1724:30
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_clk.i_clk), line:1724:24, endln:1724:29
                    |vpiParent:
                    \_port: (i_clk), line:1724:9, endln:1724:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1725:9, endln:1725:32
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:1725:24, endln:1725:31
                    |vpiParent:
                    \_port: (i_rst_n), line:1725:9, endln:1725:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1726:9, endln:1726:41
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:1726:24, endln:1726:40
                    |vpiParent:
                    \_port: (bit_field_if), line:1726:9, endln:1726:41
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (i_value), line:1727:9, endln:1727:49
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_value.i_register_9_bit_field_5), line:1727:24, endln:1727:48
                    |vpiParent:
                    \_port: (i_value), line:1727:9, endln:1727:49
                    |vpiName:i_register_9_bit_field_5
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.u_bit_field.i_value.i_register_9_bit_field_5
                |vpiPort:
                \_port: (o_trigger), line:1728:9, endln:1728:57
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field_w01trg (u_bit_field), line:1723:9, endln:1723:20
                  |vpiName:o_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_9.g_bit_field_5.u_bit_field.o_trigger.o_register_9_bit_field_5_trigger), line:1728:24, endln:1728:56
                    |vpiParent:
                    \_port: (o_trigger), line:1728:9, endln:1728:57
                    |vpiName:o_register_9_bit_field_5_trigger
                    |vpiFullName:work@block_0.g_register_9.g_bit_field_5.u_bit_field.o_trigger.o_register_9_bit_field_5_trigger
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1732:12, endln:1732:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1732:16, endln:1732:17
          |vpiParent:
          \_gen_if: , line:1732:12, endln:1732:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_10)
          |vpiParent:
          \_gen_if: , line:1732:12, endln:1732:14
          |vpiName:g_register_10
          |vpiFullName:work@block_0.g_register_10
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1839:12, endln:1839:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1839:16, endln:1839:17
          |vpiParent:
          \_gen_if: , line:1839:12, endln:1839:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_11)
          |vpiParent:
          \_gen_if: , line:1839:12, endln:1839:14
          |vpiName:g_register_11
          |vpiFullName:work@block_0.g_register_11
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:1926:12, endln:1926:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:1926:16, endln:1926:17
          |vpiParent:
          \_gen_if: , line:1926:12, endln:1926:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_12)
          |vpiParent:
          \_gen_if: , line:1926:12, endln:1926:14
          |vpiName:g_register_12
          |vpiFullName:work@block_0.g_register_12
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:1927:30, endln:1927:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_assignment: , line:1928:11, endln:1928:25
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@block_0.g_register_12.indirect_index), line:1928:11, endln:1928:25
              |vpiParent:
              \_assignment: , line:1928:11, endln:1928:25
              |vpiTypespec:
              \_ref_typespec: (work@block_0.g_register_12.indirect_index)
                |vpiParent:
                \_logic_var: (work@block_0.g_register_12.indirect_index), line:1928:11, endln:1928:25
                |vpiFullName:work@block_0.g_register_12.indirect_index
                |vpiActual:
                \_logic_typespec: , line:1928:5, endln:1928:10
              |vpiName:indirect_index
              |vpiFullName:work@block_0.g_register_12.indirect_index
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_12.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_12.__g_tie_off
          |vpiStmt:
          \_cont_assign: , line:1930:12, endln:1930:57
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiRhs:
            \_operation: , line:1930:29, endln:1930:57
              |vpiParent:
              \_cont_assign: , line:1930:12, endln:1930:57
              |vpiOpType:33
              |vpiOperand:
              \_hier_path: (register_if[0].value[8+:1]), line:1930:30, endln:1930:56
                |vpiParent:
                \_operation: , line:1930:29, endln:1930:57
                |vpiActual:
                \_bit_select: (register_if[0]), line:1930:30, endln:1930:41
                  |vpiParent:
                  \_hier_path: (register_if[0].value[8+:1]), line:1930:30, endln:1930:56
                  |vpiName:register_if
                  |vpiFullName:register_if[0]
                  |vpiIndex:
                  \_constant: , line:1930:42, endln:1930:43
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiActual:
                \_indexed_part_select: (register_if[0].value[8+:1]), line:1930:45, endln:1930:55
                  |vpiParent:
                  \_hier_path: (register_if[0].value[8+:1]), line:1930:30, endln:1930:56
                  |vpiName:value
                  |vpiFullName:register_if[0].value[8+:1]
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_constant: , line:1930:51, endln:1930:52
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
                  |vpiWidthExpr:
                  \_constant: , line:1930:54, endln:1930:55
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiName:register_if[0].value[8+:1]
            |vpiLhs:
            \_ref_obj: (work@block_0.g_register_12.indirect_index), line:1930:12, endln:1930:26
              |vpiParent:
              \_cont_assign: , line:1930:12, endln:1930:57
              |vpiName:indirect_index
              |vpiFullName:work@block_0.g_register_12.indirect_index
          |vpiStmt:
          \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiName:u_register
            |vpiDefName:work@rggen_indirect_register
            |vpiPort:
            \_port: (i_clk), line:1942:7, endln:1942:32
              |vpiParent:
              \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_12.u_register.i_clk.i_clk), line:1942:26, endln:1942:31
                |vpiParent:
                \_port: (i_clk), line:1942:7, endln:1942:32
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_12.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:1943:7, endln:1943:34
              |vpiParent:
              \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_12.u_register.i_rst_n.i_rst_n), line:1943:26, endln:1943:33
                |vpiParent:
                \_port: (i_rst_n), line:1943:7, endln:1943:34
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_12.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:1944:7, endln:1944:42
              |vpiParent:
              \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_12.u_register.register_if), line:1944:38, endln:1944:40
                |vpiParent:
                \_port: (register_if), line:1944:7, endln:1944:42
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_12.u_register.register_if
                |vpiIndex:
                \_constant: , line:1944:38, endln:1944:40
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_12.u_register.register_if), line:1944:38, endln:1944:40
                  |vpiDecompile:22
                  |vpiSize:64
                  |UINT:22
                  |vpiConstType:9
            |vpiPort:
            \_port: (i_indirect_index), line:1945:7, endln:1945:41
              |vpiParent:
              \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
              |vpiName:i_indirect_index
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_12.u_register.i_indirect_index.indirect_index), line:1945:26, endln:1945:40
                |vpiParent:
                \_port: (i_indirect_index), line:1945:7, endln:1945:41
                |vpiName:indirect_index
                |vpiFullName:work@block_0.g_register_12.u_register.i_indirect_index.indirect_index
            |vpiPort:
            \_port: (bit_field_if), line:1946:7, endln:1946:39
              |vpiParent:
              \_ref_module: work@rggen_indirect_register (u_register), line:1941:7, endln:1941:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_12.u_register.bit_field_if.bit_field_if), line:1946:26, endln:1946:38
                |vpiParent:
                \_port: (bit_field_if), line:1946:7, endln:1946:39
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_12.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:1948:5, endln:1948:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiCondition:
            \_constant: , line:1948:9, endln:1948:10
              |vpiParent:
              \_gen_if: , line:1948:5, endln:1948:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:1948:5, endln:1948:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_12.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:1949:22, endln:1949:42
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:1949:38, endln:1949:42
                  |vpiDecompile:1'h0
                  |vpiSize:1
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_12.g_bit_field_0.INITIAL_VALUE), line:1949:22, endln:1949:42
                  |vpiParent:
                  \_param_assign: , line:1949:22, endln:1949:42
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_12.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_12.g_bit_field_0.INITIAL_VALUE), line:1949:22, endln:1949:42
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1949:18, endln:1949:21
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_12.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1950:31, endln:1950:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:1]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:1]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:1]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:1]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:1]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:1]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1958:9, endln:1958:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.u_bit_field.i_clk.i_clk), line:1958:30, endln:1958:35
                    |vpiParent:
                    \_port: (i_clk), line:1958:9, endln:1958:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1959:9, endln:1959:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:1959:30, endln:1959:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1959:9, endln:1959:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1960:9, endln:1960:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:1960:30, endln:1960:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1960:9, endln:1960:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1961:9, endln:1961:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                |vpiPort:
                \_port: , line:1962:9, endln:1962:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1963:9, endln:1963:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1963:30, endln:1963:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1964:9, endln:1964:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1964:30, endln:1964:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1965:9, endln:1965:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1965:30, endln:1965:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1966:9, endln:1966:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1966:30, endln:1966:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1967:9, endln:1967:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1967:30, endln:1967:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1968:9, endln:1968:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1968:30, endln:1968:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1969:9, endln:1969:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1969:30, endln:1969:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1970:9, endln:1970:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_0.u_bit_field.o_value.o_register_12_bit_field_0), line:1970:30, endln:1970:55
                    |vpiParent:
                    \_port: (o_value), line:1970:9, endln:1970:56
                    |vpiName:o_register_12_bit_field_0
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_0.u_bit_field.o_value.o_register_12_bit_field_0
                |vpiPort:
                \_port: , line:1971:9, endln:1971:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1957:9, endln:1957:20
          |vpiStmt:
          \_gen_if: , line:1974:5, endln:1974:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_12)
            |vpiCondition:
            \_constant: , line:1974:9, endln:1974:10
              |vpiParent:
              \_gen_if: , line:1974:5, endln:1974:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:1974:5, endln:1974:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_12.g_bit_field_1
              |vpiStmt:
              \_param_assign: , line:1975:22, endln:1975:42
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_constant: , line:1975:38, endln:1975:42
                  |vpiDecompile:1'h0
                  |vpiSize:1
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_12.g_bit_field_1.INITIAL_VALUE), line:1975:22, endln:1975:42
                  |vpiParent:
                  \_param_assign: , line:1975:22, endln:1975:42
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_12.g_bit_field_1.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_12.g_bit_field_1.INITIAL_VALUE), line:1975:22, endln:1975:42
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:1975:18, endln:1975:21
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_12.g_bit_field_1.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:1976:31, endln:1976:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[32+:1]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:1]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[32+:1]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[32+:1]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[32+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[32+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[32+:1]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:1]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[32+:1]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[32+:1]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[32+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[32+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[32+:1]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:1]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[32+:1]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[32+:1]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[32+:1]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:32
                      |vpiSize:64
                      |UINT:32
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[32+:1]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_12.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:1984:9, endln:1984:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.u_bit_field.i_clk.i_clk), line:1984:30, endln:1984:35
                    |vpiParent:
                    \_port: (i_clk), line:1984:9, endln:1984:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:1985:9, endln:1985:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:1985:30, endln:1985:37
                    |vpiParent:
                    \_port: (i_rst_n), line:1985:9, endln:1985:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:1986:9, endln:1986:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:1986:30, endln:1986:46
                    |vpiParent:
                    \_port: (bit_field_if), line:1986:9, endln:1986:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:1987:9, endln:1987:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                |vpiPort:
                \_port: , line:1988:9, endln:1988:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:1989:9, endln:1989:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1989:30, endln:1989:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:1990:9, endln:1990:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:1990:30, endln:1990:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:1991:9, endln:1991:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:1991:30, endln:1991:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:1992:9, endln:1992:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:1992:30, endln:1992:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:1993:9, endln:1993:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:1993:30, endln:1993:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:1994:9, endln:1994:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:1994:30, endln:1994:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:1995:9, endln:1995:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:1995:30, endln:1995:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:1996:9, endln:1996:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_12.g_bit_field_1.u_bit_field.o_value.o_register_12_bit_field_1), line:1996:30, endln:1996:55
                    |vpiParent:
                    \_port: (o_value), line:1996:9, endln:1996:56
                    |vpiName:o_register_12_bit_field_1
                    |vpiFullName:work@block_0.g_register_12.g_bit_field_1.u_bit_field.o_value.o_register_12_bit_field_1
                |vpiPort:
                \_port: , line:1997:9, endln:1997:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:1983:9, endln:1983:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:2001:12, endln:2001:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:2001:16, endln:2001:17
          |vpiParent:
          \_gen_if: , line:2001:12, endln:2001:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_13)
          |vpiParent:
          \_gen_if: , line:2001:12, endln:2001:14
          |vpiName:g_register_13
          |vpiFullName:work@block_0.g_register_13
          |vpiStmt:
          \_ref_module: work@rggen_bit_field_if (bit_field_if), line:2002:30, endln:2002:42
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiName:bit_field_if
            |vpiDefName:work@rggen_bit_field_if
          |vpiStmt:
          \_gen_if: , line:12:3, endln:12:5
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:12:7, endln:12:8
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.__g_tie_off)
              |vpiParent:
              \_gen_if: , line:12:3, endln:12:5
              |vpiName:__g_tie_off
              |vpiFullName:work@block_0.g_register_13.__g_tie_off
          |vpiStmt:
          \_ref_module: work@rggen_default_register (u_register), line:2012:7, endln:2012:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiName:u_register
            |vpiDefName:work@rggen_default_register
            |vpiPort:
            \_port: (i_clk), line:2013:7, endln:2013:28
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:2012:7, endln:2012:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_13.u_register.i_clk.i_clk), line:2013:22, endln:2013:27
                |vpiParent:
                \_port: (i_clk), line:2013:7, endln:2013:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_13.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:2014:7, endln:2014:30
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:2012:7, endln:2012:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_13.u_register.i_rst_n.i_rst_n), line:2014:22, endln:2014:29
                |vpiParent:
                \_port: (i_rst_n), line:2014:7, endln:2014:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_13.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:2015:7, endln:2015:38
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:2012:7, endln:2012:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_13.u_register.register_if), line:2015:34, endln:2015:36
                |vpiParent:
                \_port: (register_if), line:2015:7, endln:2015:38
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_13.u_register.register_if
                |vpiIndex:
                \_constant: , line:2015:34, endln:2015:36
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_13.u_register.register_if), line:2015:34, endln:2015:36
                  |vpiDecompile:23
                  |vpiSize:64
                  |UINT:23
                  |vpiConstType:9
            |vpiPort:
            \_port: (bit_field_if), line:2016:7, endln:2016:35
              |vpiParent:
              \_ref_module: work@rggen_default_register (u_register), line:2012:7, endln:2012:17
              |vpiName:bit_field_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_13.u_register.bit_field_if.bit_field_if), line:2016:22, endln:2016:34
                |vpiParent:
                \_port: (bit_field_if), line:2016:7, endln:2016:35
                |vpiName:bit_field_if
                |vpiFullName:work@block_0.g_register_13.u_register.bit_field_if.bit_field_if
          |vpiStmt:
          \_gen_if: , line:2018:5, endln:2018:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2018:9, endln:2018:10
              |vpiParent:
              \_gen_if: , line:2018:5, endln:2018:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
              |vpiParent:
              \_gen_if: , line:2018:5, endln:2018:7
              |vpiName:g_bit_field_0
              |vpiFullName:work@block_0.g_register_13.g_bit_field_0
              |vpiStmt:
              \_param_assign: , line:2019:28, endln:2019:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_constant: , line:2019:44, endln:2019:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_0.INITIAL_VALUE), line:2019:28, endln:2019:48
                  |vpiParent:
                  \_param_assign: , line:2019:28, endln:2019:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_0.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_0.INITIAL_VALUE), line:2019:28, endln:2019:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2019:18, endln:2019:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_0.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2020:31, endln:2020:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[0+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[0+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[0+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[0+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[0+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[0+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[0+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[0+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_0)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2032:9, endln:2032:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.u_bit_field.i_clk.i_clk), line:2032:30, endln:2032:35
                    |vpiParent:
                    \_port: (i_clk), line:2032:9, endln:2032:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2033:9, endln:2033:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:2033:30, endln:2033:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2033:9, endln:2033:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2034:9, endln:2034:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:2034:30, endln:2034:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2034:9, endln:2034:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2035:9, endln:2035:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                |vpiPort:
                \_port: , line:2036:9, endln:2036:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2037:9, endln:2037:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2037:30, endln:2037:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2038:9, endln:2038:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2038:30, endln:2038:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2039:9, endln:2039:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2039:30, endln:2039:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2040:9, endln:2040:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2040:30, endln:2040:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2041:9, endln:2041:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2041:30, endln:2041:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2042:9, endln:2042:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2042:30, endln:2042:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2043:9, endln:2043:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2043:30, endln:2043:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2044:9, endln:2044:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_0.u_bit_field.o_value.o_register_13_bit_field_0), line:2044:30, endln:2044:55
                    |vpiParent:
                    \_port: (o_value), line:2044:9, endln:2044:56
                    |vpiName:o_register_13_bit_field_0
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_0.u_bit_field.o_value.o_register_13_bit_field_0
                |vpiPort:
                \_port: , line:2045:9, endln:2045:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2031:9, endln:2031:20
          |vpiStmt:
          \_gen_if: , line:2048:5, endln:2048:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2048:9, endln:2048:10
              |vpiParent:
              \_gen_if: , line:2048:5, endln:2048:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
              |vpiParent:
              \_gen_if: , line:2048:5, endln:2048:7
              |vpiName:g_bit_field_1
              |vpiFullName:work@block_0.g_register_13.g_bit_field_1
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2049:31, endln:2049:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[2+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[2+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[2+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[2+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[2+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[2+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[2+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[2+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_1)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2061:9, endln:2061:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_clk.i_clk), line:2061:30, endln:2061:35
                    |vpiParent:
                    \_port: (i_clk), line:2061:9, endln:2061:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2062:9, endln:2062:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n), line:2062:30, endln:2062:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2062:9, endln:2062:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2063:9, endln:2063:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if), line:2063:30, endln:2063:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2063:9, endln:2063:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2064:9, endln:2064:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                |vpiPort:
                \_port: , line:2065:9, endln:2065:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2066:9, endln:2066:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2066:30, endln:2066:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2067:9, endln:2067:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2067:30, endln:2067:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2068:9, endln:2068:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2068:30, endln:2068:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2069:9, endln:2069:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2069:30, endln:2069:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2070:9, endln:2070:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2070:30, endln:2070:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2071:9, endln:2071:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_value.i_register_13_bit_field_1), line:2071:30, endln:2071:55
                    |vpiParent:
                    \_port: (i_value), line:2071:9, endln:2071:56
                    |vpiName:i_register_13_bit_field_1
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_1.u_bit_field.i_value.i_register_13_bit_field_1
                |vpiPort:
                \_port: (i_mask), line:2072:9, endln:2072:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2072:30, endln:2072:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: , line:2073:9, endln:2073:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
                |vpiPort:
                \_port: , line:2074:9, endln:2074:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2060:9, endln:2060:20
          |vpiStmt:
          \_gen_if: , line:2077:5, endln:2077:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2077:9, endln:2077:10
              |vpiParent:
              \_gen_if: , line:2077:5, endln:2077:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
              |vpiParent:
              \_gen_if: , line:2077:5, endln:2077:7
              |vpiName:g_bit_field_2
              |vpiFullName:work@block_0.g_register_13.g_bit_field_2
              |vpiStmt:
              \_param_assign: , line:2078:28, endln:2078:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_constant: , line:2078:44, endln:2078:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_2.INITIAL_VALUE), line:2078:28, endln:2078:48
                  |vpiParent:
                  \_param_assign: , line:2078:28, endln:2078:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_2.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_2.INITIAL_VALUE), line:2078:28, endln:2078:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2078:18, endln:2078:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_2.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2079:31, endln:2079:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[4+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[4+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[4+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[4+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[4+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[4+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[4+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:4
                      |vpiSize:64
                      |UINT:4
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[4+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_2)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2091:9, endln:2091:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.u_bit_field.i_clk.i_clk), line:2091:30, endln:2091:35
                    |vpiParent:
                    \_port: (i_clk), line:2091:9, endln:2091:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2092:9, endln:2092:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n), line:2092:30, endln:2092:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2092:9, endln:2092:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2093:9, endln:2093:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if), line:2093:30, endln:2093:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2093:9, endln:2093:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2094:9, endln:2094:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                |vpiPort:
                \_port: , line:2095:9, endln:2095:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2096:9, endln:2096:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2096:30, endln:2096:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2097:9, endln:2097:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2097:30, endln:2097:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2098:9, endln:2098:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2098:30, endln:2098:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2099:9, endln:2099:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2099:30, endln:2099:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2100:9, endln:2100:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2100:30, endln:2100:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2101:9, endln:2101:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2101:30, endln:2101:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2102:9, endln:2102:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2102:30, endln:2102:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2103:9, endln:2103:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_2.u_bit_field.o_value.o_register_13_bit_field_2), line:2103:30, endln:2103:55
                    |vpiParent:
                    \_port: (o_value), line:2103:9, endln:2103:56
                    |vpiName:o_register_13_bit_field_2
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_2.u_bit_field.o_value.o_register_13_bit_field_2
                |vpiPort:
                \_port: , line:2104:9, endln:2104:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2090:9, endln:2090:20
          |vpiStmt:
          \_gen_if: , line:2107:5, endln:2107:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2107:9, endln:2107:10
              |vpiParent:
              \_gen_if: , line:2107:5, endln:2107:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
              |vpiParent:
              \_gen_if: , line:2107:5, endln:2107:7
              |vpiName:g_bit_field_3
              |vpiFullName:work@block_0.g_register_13.g_bit_field_3
              |vpiStmt:
              \_param_assign: , line:2108:28, endln:2108:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_constant: , line:2108:44, endln:2108:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_3.INITIAL_VALUE), line:2108:28, endln:2108:48
                  |vpiParent:
                  \_param_assign: , line:2108:28, endln:2108:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_3.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_3.INITIAL_VALUE), line:2108:28, endln:2108:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2108:18, endln:2108:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_3.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2109:31, endln:2109:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[6+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[6+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[6+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[6+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[6+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[6+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[6+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:6
                      |vpiSize:64
                      |UINT:6
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[6+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_3)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2121:9, endln:2121:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.i_clk.i_clk), line:2121:30, endln:2121:35
                    |vpiParent:
                    \_port: (i_clk), line:2121:9, endln:2121:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2122:9, endln:2122:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n), line:2122:30, endln:2122:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2122:9, endln:2122:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2123:9, endln:2123:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if), line:2123:30, endln:2123:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2123:9, endln:2123:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: (o_write_trigger), line:2124:9, endln:2124:70
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:o_write_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_write_trigger.o_register_13_bit_field_3_write_trigger), line:2124:30, endln:2124:69
                    |vpiParent:
                    \_port: (o_write_trigger), line:2124:9, endln:2124:70
                    |vpiName:o_register_13_bit_field_3_write_trigger
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_write_trigger.o_register_13_bit_field_3_write_trigger
                |vpiPort:
                \_port: (o_read_trigger), line:2125:9, endln:2125:69
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:o_read_trigger
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_read_trigger.o_register_13_bit_field_3_read_trigger), line:2125:30, endln:2125:68
                    |vpiParent:
                    \_port: (o_read_trigger), line:2125:9, endln:2125:69
                    |vpiName:o_register_13_bit_field_3_read_trigger
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_read_trigger.o_register_13_bit_field_3_read_trigger
                |vpiPort:
                \_port: (i_sw_write_enable), line:2126:9, endln:2126:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2126:30, endln:2126:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2127:9, endln:2127:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2127:30, endln:2127:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2128:9, endln:2128:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2128:30, endln:2128:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2129:9, endln:2129:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2129:30, endln:2129:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2130:9, endln:2130:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2130:30, endln:2130:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2131:9, endln:2131:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2131:30, endln:2131:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2132:9, endln:2132:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2132:30, endln:2132:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2133:9, endln:2133:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_value.o_register_13_bit_field_3), line:2133:30, endln:2133:55
                    |vpiParent:
                    \_port: (o_value), line:2133:9, endln:2133:56
                    |vpiName:o_register_13_bit_field_3
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_3.u_bit_field.o_value.o_register_13_bit_field_3
                |vpiPort:
                \_port: , line:2134:9, endln:2134:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2120:9, endln:2120:20
          |vpiStmt:
          \_gen_if: , line:2137:5, endln:2137:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2137:9, endln:2137:10
              |vpiParent:
              \_gen_if: , line:2137:5, endln:2137:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
              |vpiParent:
              \_gen_if: , line:2137:5, endln:2137:7
              |vpiName:g_bit_field_4
              |vpiFullName:work@block_0.g_register_13.g_bit_field_4
              |vpiStmt:
              \_param_assign: , line:2138:28, endln:2138:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_constant: , line:2138:44, endln:2138:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_4.INITIAL_VALUE), line:2138:28, endln:2138:48
                  |vpiParent:
                  \_param_assign: , line:2138:28, endln:2138:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_4.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_4.INITIAL_VALUE), line:2138:28, endln:2138:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2138:18, endln:2138:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_4.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2139:31, endln:2139:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:80
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[8+:2]), line:4:65, endln:4:79
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[8+:2]), line:4:52, endln:4:80
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:76
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:78, endln:4:79
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:80
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[8+:2]), line:5:65, endln:5:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[8+:2]), line:5:52, endln:5:81
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:79, endln:5:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[8+:2]), line:6:65, endln:6:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[8+:2]), line:6:52, endln:6:81
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[8+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:77
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:79, endln:6:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[8+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:68
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.read_data), line:7:59, endln:7:68
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:68
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:64
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.value), line:8:59, endln:8:64
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:64
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_4)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2151:9, endln:2151:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.u_bit_field.i_clk.i_clk), line:2151:30, endln:2151:35
                    |vpiParent:
                    \_port: (i_clk), line:2151:9, endln:2151:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2152:9, endln:2152:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n), line:2152:30, endln:2152:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2152:9, endln:2152:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2153:9, endln:2153:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if), line:2153:30, endln:2153:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2153:9, endln:2153:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2154:9, endln:2154:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                |vpiPort:
                \_port: , line:2155:9, endln:2155:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2156:9, endln:2156:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2156:30, endln:2156:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2157:9, endln:2157:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2157:30, endln:2157:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2158:9, endln:2158:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2158:30, endln:2158:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2159:9, endln:2159:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2159:30, endln:2159:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2160:9, endln:2160:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2160:30, endln:2160:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2161:9, endln:2161:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2161:30, endln:2161:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2162:9, endln:2162:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2162:30, endln:2162:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2163:9, endln:2163:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_4.u_bit_field.o_value.o_register_13_bit_field_4), line:2163:30, endln:2163:55
                    |vpiParent:
                    \_port: (o_value), line:2163:9, endln:2163:56
                    |vpiName:o_register_13_bit_field_4
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_4.u_bit_field.o_value.o_register_13_bit_field_4
                |vpiPort:
                \_port: , line:2164:9, endln:2164:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2150:9, endln:2150:20
          |vpiStmt:
          \_gen_if: , line:2167:5, endln:2167:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2167:9, endln:2167:10
              |vpiParent:
              \_gen_if: , line:2167:5, endln:2167:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
              |vpiParent:
              \_gen_if: , line:2167:5, endln:2167:7
              |vpiName:g_bit_field_5
              |vpiFullName:work@block_0.g_register_13.g_bit_field_5
              |vpiStmt:
              \_param_assign: , line:2168:28, endln:2168:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_constant: , line:2168:44, endln:2168:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_5.INITIAL_VALUE), line:2168:28, endln:2168:48
                  |vpiParent:
                  \_param_assign: , line:2168:28, endln:2168:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_5.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_5.INITIAL_VALUE), line:2168:28, endln:2168:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2168:18, endln:2168:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_5.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2169:31, endln:2169:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[10+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[10+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[10+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[10+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[10+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[10+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[10+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:10
                      |vpiSize:64
                      |UINT:10
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[10+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_5)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2181:9, endln:2181:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.u_bit_field.i_clk.i_clk), line:2181:30, endln:2181:35
                    |vpiParent:
                    \_port: (i_clk), line:2181:9, endln:2181:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2182:9, endln:2182:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n), line:2182:30, endln:2182:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2182:9, endln:2182:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2183:9, endln:2183:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if), line:2183:30, endln:2183:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2183:9, endln:2183:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2184:9, endln:2184:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                |vpiPort:
                \_port: , line:2185:9, endln:2185:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2186:9, endln:2186:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2186:30, endln:2186:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2187:9, endln:2187:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2187:30, endln:2187:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2188:9, endln:2188:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2188:30, endln:2188:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2189:9, endln:2189:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2189:30, endln:2189:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2190:9, endln:2190:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2190:30, endln:2190:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2191:9, endln:2191:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2191:30, endln:2191:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2192:9, endln:2192:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2192:30, endln:2192:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2193:9, endln:2193:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_5.u_bit_field.o_value.o_register_13_bit_field_5), line:2193:30, endln:2193:55
                    |vpiParent:
                    \_port: (o_value), line:2193:9, endln:2193:56
                    |vpiName:o_register_13_bit_field_5
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_5.u_bit_field.o_value.o_register_13_bit_field_5
                |vpiPort:
                \_port: , line:2194:9, endln:2194:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2180:9, endln:2180:20
          |vpiStmt:
          \_gen_if: , line:2197:5, endln:2197:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2197:9, endln:2197:10
              |vpiParent:
              \_gen_if: , line:2197:5, endln:2197:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
              |vpiParent:
              \_gen_if: , line:2197:5, endln:2197:7
              |vpiName:g_bit_field_6
              |vpiFullName:work@block_0.g_register_13.g_bit_field_6
              |vpiStmt:
              \_param_assign: , line:2198:28, endln:2198:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_constant: , line:2198:44, endln:2198:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_6.INITIAL_VALUE), line:2198:28, endln:2198:48
                  |vpiParent:
                  \_param_assign: , line:2198:28, endln:2198:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_6.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_6.INITIAL_VALUE), line:2198:28, endln:2198:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2198:18, endln:2198:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_6.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2199:31, endln:2199:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[12+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[12+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[12+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[12+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[12+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[12+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[12+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:12
                      |vpiSize:64
                      |UINT:12
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[12+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_6)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2211:9, endln:2211:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_clk.i_clk), line:2211:30, endln:2211:35
                    |vpiParent:
                    \_port: (i_clk), line:2211:9, endln:2211:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2212:9, endln:2212:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n), line:2212:30, endln:2212:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2212:9, endln:2212:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2213:9, endln:2213:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if), line:2213:30, endln:2213:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2213:9, endln:2213:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2214:9, endln:2214:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                |vpiPort:
                \_port: , line:2215:9, endln:2215:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2216:9, endln:2216:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2216:30, endln:2216:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2217:9, endln:2217:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2217:30, endln:2217:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2218:9, endln:2218:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2218:30, endln:2218:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2219:9, endln:2219:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2219:30, endln:2219:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2220:9, endln:2220:65
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_hw_clear.i_register_13_bit_field_6_hw_clear), line:2220:30, endln:2220:64
                    |vpiParent:
                    \_port: (i_hw_clear), line:2220:9, endln:2220:65
                    |vpiName:i_register_13_bit_field_6_hw_clear
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.u_bit_field.i_hw_clear.i_register_13_bit_field_6_hw_clear
                |vpiPort:
                \_port: (i_value), line:2221:9, endln:2221:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2221:30, endln:2221:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2222:9, endln:2222:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2222:30, endln:2222:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2223:9, endln:2223:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_6.u_bit_field.o_value.o_register_13_bit_field_6), line:2223:30, endln:2223:55
                    |vpiParent:
                    \_port: (o_value), line:2223:9, endln:2223:56
                    |vpiName:o_register_13_bit_field_6
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_6.u_bit_field.o_value.o_register_13_bit_field_6
                |vpiPort:
                \_port: , line:2224:9, endln:2224:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2210:9, endln:2210:20
          |vpiStmt:
          \_gen_if: , line:2227:5, endln:2227:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2227:9, endln:2227:10
              |vpiParent:
              \_gen_if: , line:2227:5, endln:2227:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
              |vpiParent:
              \_gen_if: , line:2227:5, endln:2227:7
              |vpiName:g_bit_field_7
              |vpiFullName:work@block_0.g_register_13.g_bit_field_7
              |vpiStmt:
              \_param_assign: , line:2228:28, endln:2228:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_constant: , line:2228:44, endln:2228:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_7.INITIAL_VALUE), line:2228:28, endln:2228:48
                  |vpiParent:
                  \_param_assign: , line:2228:28, endln:2228:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_7.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_7.INITIAL_VALUE), line:2228:28, endln:2228:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2228:18, endln:2228:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_7.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2229:31, endln:2229:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[14+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[14+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[14+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[14+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[14+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:14
                      |vpiSize:64
                      |UINT:14
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[14+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[14+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[14+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[14+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[14+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[14+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:14
                      |vpiSize:64
                      |UINT:14
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[14+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[14+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[14+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[14+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[14+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[14+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:14
                      |vpiSize:64
                      |UINT:14
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[14+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_7)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2241:9, endln:2241:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_clk.i_clk), line:2241:30, endln:2241:35
                    |vpiParent:
                    \_port: (i_clk), line:2241:9, endln:2241:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2242:9, endln:2242:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n), line:2242:30, endln:2242:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2242:9, endln:2242:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2243:9, endln:2243:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if), line:2243:30, endln:2243:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2243:9, endln:2243:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2244:9, endln:2244:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                |vpiPort:
                \_port: , line:2245:9, endln:2245:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2246:9, endln:2246:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2246:30, endln:2246:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2247:9, endln:2247:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2247:30, endln:2247:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_data), line:2248:9, endln:2248:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_constant: , line:2248:30, endln:2248:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_set), line:2249:9, endln:2249:63
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_hw_set.i_register_13_bit_field_7_hw_set), line:2249:30, endln:2249:62
                    |vpiParent:
                    \_port: (i_hw_set), line:2249:9, endln:2249:63
                    |vpiName:i_register_13_bit_field_7_hw_set
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.u_bit_field.i_hw_set.i_register_13_bit_field_7_hw_set
                |vpiPort:
                \_port: (i_hw_clear), line:2250:9, endln:2250:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2250:30, endln:2250:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2251:9, endln:2251:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2251:30, endln:2251:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2252:9, endln:2252:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2252:30, endln:2252:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2253:9, endln:2253:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_7.u_bit_field.o_value.o_register_13_bit_field_7), line:2253:30, endln:2253:55
                    |vpiParent:
                    \_port: (o_value), line:2253:9, endln:2253:56
                    |vpiName:o_register_13_bit_field_7
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_7.u_bit_field.o_value.o_register_13_bit_field_7
                |vpiPort:
                \_port: , line:2254:9, endln:2254:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2240:9, endln:2240:20
          |vpiStmt:
          \_gen_if: , line:2257:5, endln:2257:7
            |vpiParent:
            \_named_begin: (work@block_0.g_register_13)
            |vpiCondition:
            \_constant: , line:2257:9, endln:2257:10
              |vpiParent:
              \_gen_if: , line:2257:5, endln:2257:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
              |vpiParent:
              \_gen_if: , line:2257:5, endln:2257:7
              |vpiName:g_bit_field_8
              |vpiFullName:work@block_0.g_register_13.g_bit_field_8
              |vpiStmt:
              \_param_assign: , line:2258:28, endln:2258:48
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_constant: , line:2258:44, endln:2258:48
                  |vpiDecompile:2'h0
                  |vpiSize:2
                  |HEX:0
                  |vpiConstType:5
                |vpiLhs:
                \_parameter: (work@block_0.g_register_13.g_bit_field_8.INITIAL_VALUE), line:2258:28, endln:2258:48
                  |vpiParent:
                  \_param_assign: , line:2258:28, endln:2258:48
                  |vpiTypespec:
                  \_ref_typespec: (work@block_0.g_register_13.g_bit_field_8.INITIAL_VALUE)
                    |vpiParent:
                    \_parameter: (work@block_0.g_register_13.g_bit_field_8.INITIAL_VALUE), line:2258:28, endln:2258:48
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.INITIAL_VALUE
                    |vpiActual:
                    \_bit_typespec: , line:2258:18, endln:2258:27
                  |vpiLocalParam:1
                  |vpiName:INITIAL_VALUE
                  |vpiFullName:work@block_0.g_register_13.g_bit_field_8.INITIAL_VALUE
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:2259:31, endln:2259:47
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiName:bit_field_sub_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_cont_assign: , line:3:11, endln:3:70
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.valid), line:3:65, endln:3:70
                    |vpiParent:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                    |vpiName:valid
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.valid
                  |vpiName:bit_field_if.valid
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                  |vpiParent:
                  \_cont_assign: , line:3:11, endln:3:70
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (valid), line:3:28, endln:3:33
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                    |vpiName:valid
                  |vpiName:bit_field_sub_if.valid
              |vpiStmt:
              \_cont_assign: , line:4:11, endln:4:81
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.read_mask[16+:2]), line:4:65, endln:4:80
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_mask[16+:2]), line:4:52, endln:4:81
                    |vpiName:read_mask
                    |vpiFullName:bit_field_if.read_mask[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:4:75, endln:4:77
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:4:79, endln:4:80
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.read_mask[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                  |vpiParent:
                  \_cont_assign: , line:4:11, endln:4:81
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (read_mask), line:4:28, endln:4:37
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                    |vpiName:read_mask
                  |vpiName:bit_field_sub_if.read_mask
              |vpiStmt:
              \_cont_assign: , line:5:11, endln:5:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_mask[16+:2]), line:5:65, endln:5:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_mask[16+:2]), line:5:52, endln:5:82
                    |vpiName:write_mask
                    |vpiFullName:bit_field_if.write_mask[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:5:76, endln:5:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:5:80, endln:5:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_mask[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                  |vpiParent:
                  \_cont_assign: , line:5:11, endln:5:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_mask), line:5:28, endln:5:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                    |vpiName:write_mask
                  |vpiName:bit_field_sub_if.write_mask
              |vpiStmt:
              \_cont_assign: , line:6:11, endln:6:82
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_indexed_part_select: (bit_field_if.write_data[16+:2]), line:6:65, endln:6:81
                    |vpiParent:
                    \_hier_path: (bit_field_if.write_data[16+:2]), line:6:52, endln:6:82
                    |vpiName:write_data
                    |vpiFullName:bit_field_if.write_data[16+:2]
                    |vpiConstantSelect:1
                    |vpiIndexedPartSelectType:1
                    |vpiBaseExpr:
                    \_constant: , line:6:76, endln:6:78
                      |vpiDecompile:16
                      |vpiSize:64
                      |UINT:16
                      |vpiConstType:9
                    |vpiWidthExpr:
                    \_constant: , line:6:80, endln:6:81
                      |vpiDecompile:2
                      |vpiSize:64
                      |UINT:2
                      |vpiConstType:9
                  |vpiName:bit_field_if.write_data[16+:2]
                |vpiLhs:
                \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                  |vpiParent:
                  \_cont_assign: , line:6:11, endln:6:82
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (write_data), line:6:28, endln:6:38
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                    |vpiName:write_data
                  |vpiName:bit_field_sub_if.write_data
              |vpiStmt:
              \_cont_assign: , line:7:11, endln:7:69
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:7:43, endln:7:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.read_data), line:7:60, endln:7:69
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:43, endln:7:69
                    |vpiName:read_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.read_data
                  |vpiName:bit_field_sub_if.read_data
                |vpiLhs:
                \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                  |vpiParent:
                  \_cont_assign: , line:7:11, endln:7:69
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (read_data), line:7:24, endln:7:33
                    |vpiParent:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:40
                    |vpiName:read_data
                  |vpiName:bit_field_if.read_data
              |vpiStmt:
              \_cont_assign: , line:8:11, endln:8:65
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiRhs:
                \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_sub_if), line:8:43, endln:8:59
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:bit_field_sub_if
                  |vpiActual:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.value), line:8:60, endln:8:65
                    |vpiParent:
                    \_hier_path: (bit_field_sub_if.value), line:8:43, endln:8:65
                    |vpiName:value
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.value
                  |vpiName:bit_field_sub_if.value
                |vpiLhs:
                \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                  |vpiParent:
                  \_cont_assign: , line:8:11, endln:8:65
                  |vpiActual:
                  \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:bit_field_if
                  |vpiActual:
                  \_ref_obj: (value), line:8:24, endln:8:29
                    |vpiParent:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:36
                    |vpiName:value
                  |vpiName:bit_field_if.value
              |vpiStmt:
              \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                |vpiParent:
                \_named_begin: (work@block_0.g_register_13.g_bit_field_8)
                |vpiName:u_bit_field
                |vpiDefName:work@rggen_bit_field
                |vpiPort:
                \_port: (i_clk), line:2271:9, endln:2271:36
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_clk.i_clk), line:2271:30, endln:2271:35
                    |vpiParent:
                    \_port: (i_clk), line:2271:9, endln:2271:36
                    |vpiName:i_clk
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:2272:9, endln:2272:38
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n), line:2272:30, endln:2272:37
                    |vpiParent:
                    \_port: (i_rst_n), line:2272:9, endln:2272:38
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (bit_field_if), line:2273:9, endln:2273:47
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if), line:2273:30, endln:2273:46
                    |vpiParent:
                    \_port: (bit_field_if), line:2273:9, endln:2273:47
                    |vpiName:bit_field_sub_if
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.bit_field_if.bit_field_sub_if
                |vpiPort:
                \_port: , line:2274:9, endln:2274:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                |vpiPort:
                \_port: , line:2275:9, endln:2275:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                |vpiPort:
                \_port: (i_sw_write_enable), line:2276:9, endln:2276:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_sw_write_enable
                  |vpiHighConn:
                  \_constant: , line:2276:30, endln:2276:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_write_enable), line:2277:9, endln:2277:72
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_hw_write_enable
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_hw_write_enable.i_register_13_bit_field_8_hw_write_enable), line:2277:30, endln:2277:71
                    |vpiParent:
                    \_port: (i_hw_write_enable), line:2277:9, endln:2277:72
                    |vpiName:i_register_13_bit_field_8_hw_write_enable
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_hw_write_enable.i_register_13_bit_field_8_hw_write_enable
                |vpiPort:
                \_port: (i_hw_write_data), line:2278:9, endln:2278:70
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_hw_write_data
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_hw_write_data.i_register_13_bit_field_8_hw_write_data), line:2278:30, endln:2278:69
                    |vpiParent:
                    \_port: (i_hw_write_data), line:2278:9, endln:2278:70
                    |vpiName:i_register_13_bit_field_8_hw_write_data
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.i_hw_write_data.i_register_13_bit_field_8_hw_write_data
                |vpiPort:
                \_port: (i_hw_set), line:2279:9, endln:2279:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_hw_set
                  |vpiHighConn:
                  \_constant: , line:2279:30, endln:2279:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_hw_clear), line:2280:9, endln:2280:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_hw_clear
                  |vpiHighConn:
                  \_constant: , line:2280:30, endln:2280:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_value), line:2281:9, endln:2281:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_value
                  |vpiHighConn:
                  \_constant: , line:2281:30, endln:2281:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiPort:
                \_port: (i_mask), line:2282:9, endln:2282:33
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:i_mask
                  |vpiHighConn:
                  \_constant: , line:2282:30, endln:2282:32
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                |vpiPort:
                \_port: (o_value), line:2283:9, endln:2283:56
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
                  |vpiName:o_value
                  |vpiHighConn:
                  \_ref_obj: (work@block_0.g_register_13.g_bit_field_8.u_bit_field.o_value.o_register_13_bit_field_8), line:2283:30, endln:2283:55
                    |vpiParent:
                    \_port: (o_value), line:2283:9, endln:2283:56
                    |vpiName:o_register_13_bit_field_8
                    |vpiFullName:work@block_0.g_register_13.g_bit_field_8.u_bit_field.o_value.o_register_13_bit_field_8
                |vpiPort:
                \_port: , line:2284:9, endln:2284:31
                  |vpiParent:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:2270:9, endln:2270:20
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiStmt:
    \_begin: (work@block_0)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_0
      |vpiStmt:
      \_gen_if: , line:2288:12, endln:2288:14
        |vpiParent:
        \_begin: (work@block_0)
        |vpiCondition:
        \_constant: , line:2288:16, endln:2288:17
          |vpiParent:
          \_gen_if: , line:2288:12, endln:2288:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_0.g_register_15)
          |vpiParent:
          \_gen_if: , line:2288:12, endln:2288:14
          |vpiName:g_register_15
          |vpiFullName:work@block_0.g_register_15
          |vpiStmt:
          \_ref_module: work@rggen_external_register (u_register), line:2295:7, endln:2295:17
            |vpiParent:
            \_named_begin: (work@block_0.g_register_15)
            |vpiName:u_register
            |vpiDefName:work@rggen_external_register
            |vpiPort:
            \_port: (i_clk), line:2296:7, endln:2296:28
              |vpiParent:
              \_ref_module: work@rggen_external_register (u_register), line:2295:7, endln:2295:17
              |vpiName:i_clk
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_15.u_register.i_clk.i_clk), line:2296:22, endln:2296:27
                |vpiParent:
                \_port: (i_clk), line:2296:7, endln:2296:28
                |vpiName:i_clk
                |vpiFullName:work@block_0.g_register_15.u_register.i_clk.i_clk
            |vpiPort:
            \_port: (i_rst_n), line:2297:7, endln:2297:30
              |vpiParent:
              \_ref_module: work@rggen_external_register (u_register), line:2295:7, endln:2295:17
              |vpiName:i_rst_n
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_15.u_register.i_rst_n.i_rst_n), line:2297:22, endln:2297:29
                |vpiParent:
                \_port: (i_rst_n), line:2297:7, endln:2297:30
                |vpiName:i_rst_n
                |vpiFullName:work@block_0.g_register_15.u_register.i_rst_n.i_rst_n
            |vpiPort:
            \_port: (register_if), line:2298:7, endln:2298:38
              |vpiParent:
              \_ref_module: work@rggen_external_register (u_register), line:2295:7, endln:2295:17
              |vpiName:register_if
              |vpiHighConn:
              \_bit_select: (work@block_0.g_register_15.u_register.register_if), line:2298:34, endln:2298:36
                |vpiParent:
                \_port: (register_if), line:2298:7, endln:2298:38
                |vpiName:register_if
                |vpiFullName:work@block_0.g_register_15.u_register.register_if
                |vpiIndex:
                \_constant: , line:2298:34, endln:2298:36
                  |vpiParent:
                  \_bit_select: (work@block_0.g_register_15.u_register.register_if), line:2298:34, endln:2298:36
                  |vpiDecompile:24
                  |vpiSize:64
                  |UINT:24
                  |vpiConstType:9
            |vpiPort:
            \_port: (bus_if), line:2299:7, endln:2299:41
              |vpiParent:
              \_ref_module: work@rggen_external_register (u_register), line:2295:7, endln:2295:17
              |vpiName:bus_if
              |vpiHighConn:
              \_ref_obj: (work@block_0.g_register_15.u_register.bus_if.register_15_bus_if), line:2299:22, endln:2299:40
                |vpiParent:
                \_port: (bus_if), line:2299:7, endln:2299:41
                |vpiName:register_15_bus_if
                |vpiFullName:work@block_0.g_register_15.u_register.bus_if.register_15_bus_if
|uhdmallModules:
\_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@block_1
  |vpiParameter:
  \_parameter: (work@block_1.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@block_1.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@block_1.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@block_1.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@block_1.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@block_1.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@block_1.ADDRESS_WIDTH), line:25:17, endln:25:30
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:7
    |vpiTypespec:
    \_ref_typespec: (work@block_1.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@block_1.ADDRESS_WIDTH), line:25:17, endln:25:30
      |vpiFullName:work@block_1.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:25:13, endln:25:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@block_1.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@block_1.PRE_DECODE), line:26:17, endln:26:27
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.PRE_DECODE)
      |vpiParent:
      \_parameter: (work@block_1.PRE_DECODE), line:26:17, endln:26:27
      |vpiFullName:work@block_1.PRE_DECODE
      |vpiActual:
      \_bit_typespec: , line:26:13, endln:26:16
    |vpiName:PRE_DECODE
    |vpiFullName:work@block_1.PRE_DECODE
  |vpiParameter:
  \_parameter: (work@block_1.BASE_ADDRESS), line:27:37, endln:27:49
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.BASE_ADDRESS)
      |vpiParent:
      \_parameter: (work@block_1.BASE_ADDRESS), line:27:37, endln:27:49
      |vpiFullName:work@block_1.BASE_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:27:13, endln:27:36
    |vpiName:BASE_ADDRESS
    |vpiFullName:work@block_1.BASE_ADDRESS
  |vpiParameter:
  \_parameter: (work@block_1.ERROR_STATUS), line:28:17, endln:28:29
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.ERROR_STATUS)
      |vpiParent:
      \_parameter: (work@block_1.ERROR_STATUS), line:28:17, endln:28:29
      |vpiFullName:work@block_1.ERROR_STATUS
      |vpiActual:
      \_bit_typespec: , line:28:13, endln:28:16
    |vpiName:ERROR_STATUS
    |vpiFullName:work@block_1.ERROR_STATUS
  |vpiParameter:
  \_parameter: (work@block_1.DEFAULT_READ_DATA), line:29:24, endln:29:41
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.DEFAULT_READ_DATA)
      |vpiParent:
      \_parameter: (work@block_1.DEFAULT_READ_DATA), line:29:24, endln:29:41
      |vpiFullName:work@block_1.DEFAULT_READ_DATA
      |vpiActual:
      \_bit_typespec: , line:29:13, endln:29:23
    |vpiName:DEFAULT_READ_DATA
    |vpiFullName:work@block_1.DEFAULT_READ_DATA
  |vpiParameter:
  \_parameter: (work@block_1.INSERT_SLICER), line:30:17, endln:30:30
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@block_1.INSERT_SLICER)
      |vpiParent:
      \_parameter: (work@block_1.INSERT_SLICER), line:30:17, endln:30:30
      |vpiFullName:work@block_1.INSERT_SLICER
      |vpiActual:
      \_bit_typespec: , line:30:13, endln:30:16
    |vpiName:INSERT_SLICER
    |vpiFullName:work@block_1.INSERT_SLICER
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@block_1
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@block_1.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@block_1.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@block_1.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@block_1
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@block_1.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@block_1.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:25:17, endln:25:34
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:25:33, endln:25:34
      |vpiParent:
      \_param_assign: , line:25:17, endln:25:34
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:25:33, endln:25:34
        |vpiFullName:work@block_1
        |vpiActual:
        \_int_typespec: , line:25:13, endln:25:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.ADDRESS_WIDTH), line:25:17, endln:25:30
  |vpiParamAssign:
  \_param_assign: , line:26:17, endln:26:31
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:26:30, endln:26:31
      |vpiParent:
      \_param_assign: , line:26:17, endln:26:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:26:30, endln:26:31
        |vpiFullName:work@block_1
        |vpiActual:
        \_bit_typespec: , line:26:13, endln:26:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.PRE_DECODE), line:26:17, endln:26:27
  |vpiParamAssign:
  \_param_assign: , line:27:37, endln:27:54
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:27:52, endln:27:54
      |vpiParent:
      \_param_assign: , line:27:37, endln:27:54
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:27:52, endln:27:54
        |vpiFullName:work@block_1
        |vpiActual:
        \_bit_typespec: , line:27:13, endln:27:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@block_1.BASE_ADDRESS), line:27:37, endln:27:49
  |vpiParamAssign:
  \_param_assign: , line:28:17, endln:28:33
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:28:32, endln:28:33
      |vpiParent:
      \_param_assign: , line:28:17, endln:28:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:28:32, endln:28:33
        |vpiFullName:work@block_1
        |vpiActual:
        \_bit_typespec: , line:28:13, endln:28:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.ERROR_STATUS), line:28:17, endln:28:29
  |vpiParamAssign:
  \_param_assign: , line:29:24, endln:29:46
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:29:44, endln:29:46
      |vpiParent:
      \_param_assign: , line:29:24, endln:29:46
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:29:44, endln:29:46
        |vpiFullName:work@block_1
        |vpiActual:
        \_bit_typespec: , line:29:13, endln:29:23
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@block_1.DEFAULT_READ_DATA), line:29:24, endln:29:41
  |vpiParamAssign:
  \_param_assign: , line:30:17, endln:30:34
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiRhs:
    \_constant: , line:30:33, endln:30:34
      |vpiParent:
      \_param_assign: , line:30:17, endln:30:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@block_1)
        |vpiParent:
        \_constant: , line:30:33, endln:30:34
        |vpiFullName:work@block_1
        |vpiActual:
        \_bit_typespec: , line:30:13, endln:30:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@block_1.INSERT_SLICER), line:30:17, endln:30:30
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:23:10, endln:23:26
  |vpiDefName:work@block_1
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@block_1.i_clk), line:32:15, endln:32:20
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:i_clk
    |vpiFullName:work@block_1.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.i_rst_n), line:33:15, endln:33:22
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:i_rst_n
    |vpiFullName:work@block_1.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_0_register_0_bit_field_0
    |vpiFullName:work@block_1.o_register_file_0_register_0_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_0_register_1_bit_field_0
    |vpiFullName:work@block_1.o_register_file_0_register_1_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_1_register_0_bit_field_0
    |vpiFullName:work@block_1.o_register_file_1_register_0_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_1_register_1_bit_field_0
    |vpiFullName:work@block_1.o_register_file_1_register_1_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_0
    |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_1
    |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_2
    |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_1_bit_field_0
    |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@block_1.apb_if), line:34:22, endln:34:28
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:apb_if
    |vpiFullName:work@block_1.apb_if
  |vpiNet:
  \_logic_net: (work@block_1.u_adapter.register_if.register_if), line:60:20, endln:60:31
    |vpiParent:
    \_port: (register_if), line:60:5, endln:60:32
    |vpiName:register_if
    |vpiFullName:work@block_1.u_adapter.register_if.register_if
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:32:15, endln:32:20
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_1.i_clk.i_clk), line:32:15, endln:32:20
      |vpiParent:
      \_port: (i_clk), line:32:15, endln:32:20
      |vpiName:i_clk
      |vpiFullName:work@block_1.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@block_1.i_clk), line:32:15, endln:32:20
    |vpiTypedef:
    \_ref_typespec: (work@block_1.i_clk)
      |vpiParent:
      \_port: (i_clk), line:32:15, endln:32:20
      |vpiFullName:work@block_1.i_clk
      |vpiActual:
      \_logic_typespec: , line:32:9, endln:32:14
  |vpiPort:
  \_port: (i_rst_n), line:33:15, endln:33:22
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_1.i_rst_n.i_rst_n), line:33:15, endln:33:22
      |vpiParent:
      \_port: (i_rst_n), line:33:15, endln:33:22
      |vpiName:i_rst_n
      |vpiFullName:work@block_1.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@block_1.i_rst_n), line:33:15, endln:33:22
    |vpiTypedef:
    \_ref_typespec: (work@block_1.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:33:15, endln:33:22
      |vpiFullName:work@block_1.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:33:9, endln:33:14
  |vpiPort:
  \_port: (apb_if), line:34:22, endln:34:28
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:apb_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@block_1.apb_if.apb_if), line:34:22, endln:34:28
      |vpiParent:
      \_port: (apb_if), line:34:22, endln:34:28
      |vpiName:apb_if
      |vpiFullName:work@block_1.apb_if.apb_if
      |vpiActual:
      \_logic_net: (work@block_1.apb_if), line:34:22, endln:34:28
    |vpiTypedef:
    \_ref_typespec: (work@block_1.apb_if)
      |vpiParent:
      \_port: (apb_if), line:34:22, endln:34:28
      |vpiFullName:work@block_1.apb_if
      |vpiActual:
      \_interface_typespec: (slave), line:34:16, endln:34:21
  |vpiPort:
  \_port: (o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_0_register_0_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_0_register_0_bit_field_0.o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
      |vpiParent:
      \_port: (o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
      |vpiName:o_register_file_0_register_0_bit_field_0
      |vpiFullName:work@block_1.o_register_file_0_register_0_bit_field_0.o_register_file_0_register_0_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_0_register_0_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_0_register_0_bit_field_0), line:35:22, endln:35:62
      |vpiFullName:work@block_1.o_register_file_0_register_0_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:35:10, endln:35:21
  |vpiPort:
  \_port: (o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_0_register_1_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_0_register_1_bit_field_0.o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
      |vpiParent:
      \_port: (o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
      |vpiName:o_register_file_0_register_1_bit_field_0
      |vpiFullName:work@block_1.o_register_file_0_register_1_bit_field_0.o_register_file_0_register_1_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_0_register_1_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_0_register_1_bit_field_0), line:36:22, endln:36:62
      |vpiFullName:work@block_1.o_register_file_0_register_1_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:36:10, endln:36:21
  |vpiPort:
  \_port: (o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_1_register_0_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_1_register_0_bit_field_0.o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
      |vpiParent:
      \_port: (o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
      |vpiName:o_register_file_1_register_0_bit_field_0
      |vpiFullName:work@block_1.o_register_file_1_register_0_bit_field_0.o_register_file_1_register_0_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_1_register_0_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_1_register_0_bit_field_0), line:37:27, endln:37:67
      |vpiFullName:work@block_1.o_register_file_1_register_0_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:37:10, endln:37:26
  |vpiPort:
  \_port: (o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_1_register_1_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_1_register_1_bit_field_0.o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
      |vpiParent:
      \_port: (o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
      |vpiName:o_register_file_1_register_1_bit_field_0
      |vpiFullName:work@block_1.o_register_file_1_register_1_bit_field_0.o_register_file_1_register_1_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_1_register_1_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_1_register_1_bit_field_0), line:38:27, endln:38:67
      |vpiFullName:work@block_1.o_register_file_1_register_1_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:38:10, endln:38:26
  |vpiPort:
  \_port: (o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0.o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
      |vpiName:o_register_file_2_register_file_0_register_0_bit_field_0
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0.o_register_file_2_register_file_0_register_0_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_0), line:39:42, endln:39:98
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:39:10, endln:39:41
  |vpiPort:
  \_port: (o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1.o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
      |vpiName:o_register_file_2_register_file_0_register_0_bit_field_1
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1.o_register_file_2_register_file_0_register_0_bit_field_1
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1)
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_1), line:40:42, endln:40:98
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:40:10, endln:40:41
  |vpiPort:
  \_port: (o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_0_bit_field_2
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2.o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
      |vpiName:o_register_file_2_register_file_0_register_0_bit_field_2
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2.o_register_file_2_register_file_0_register_0_bit_field_2
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2)
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_0_bit_field_2), line:41:42, endln:41:98
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_0_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:41:10, endln:41:41
  |vpiPort:
  \_port: (o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:o_register_file_2_register_file_0_register_1_bit_field_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0.o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
      |vpiName:o_register_file_2_register_file_0_register_1_bit_field_0
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0.o_register_file_2_register_file_0_register_1_bit_field_0
      |vpiActual:
      \_logic_net: (work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
    |vpiTypedef:
    \_ref_typespec: (work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0)
      |vpiParent:
      \_port: (o_register_file_2_register_file_0_register_1_bit_field_0), line:42:27, endln:42:83
      |vpiFullName:work@block_1.o_register_file_2_register_file_0_register_1_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:42:10, endln:42:26
  |vpiModuleArray:
  \_module_array: (work@rggen_register_if), line:44:34, endln:44:45
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:register_if
    |vpiFullName:work@rggen_register_if
    |vpiRange:
    \_range: , line:44:46, endln:44:48
      |vpiParent:
      \_module_array: (work@rggen_register_if), line:44:34, endln:44:45
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:44:46, endln:44:48
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:44:46, endln:44:48
        |vpiParent:
        \_range: , line:44:46, endln:44:48
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:44:46, endln:44:48
          |vpiParent:
          \_operation: , line:44:46, endln:44:48
          |vpiDecompile:20
          |vpiSize:64
          |UINT:20
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_ref_typespec: (work@block_1.register_if)
      |vpiParent:
      \_module_array: (work@rggen_register_if), line:44:34, endln:44:45
      |vpiFullName:work@block_1.register_if
      |vpiActual:
      \_module_typespec: (rggen_register_if), line:44:3, endln:44:20
  |vpiRefModule:
  \_ref_module: work@rggen_apb_adapter (u_adapter), line:56:5, endln:56:14
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiName:u_adapter
    |vpiDefName:work@rggen_apb_adapter
    |vpiActual:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiPort:
    \_port: (i_clk), line:57:5, endln:57:26
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:56:5, endln:56:14
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@block_1.u_adapter.i_clk.i_clk), line:57:20, endln:57:25
        |vpiParent:
        \_port: (i_clk), line:57:5, endln:57:26
        |vpiName:i_clk
        |vpiFullName:work@block_1.u_adapter.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@block_1.i_clk), line:32:15, endln:32:20
    |vpiPort:
    \_port: (i_rst_n), line:58:5, endln:58:28
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:56:5, endln:56:14
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@block_1.u_adapter.i_rst_n.i_rst_n), line:58:20, endln:58:27
        |vpiParent:
        \_port: (i_rst_n), line:58:5, endln:58:28
        |vpiName:i_rst_n
        |vpiFullName:work@block_1.u_adapter.i_rst_n.i_rst_n
        |vpiActual:
        \_logic_net: (work@block_1.i_rst_n), line:33:15, endln:33:22
    |vpiPort:
    \_port: (apb_if), line:59:5, endln:59:27
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:56:5, endln:56:14
      |vpiName:apb_if
      |vpiHighConn:
      \_ref_obj: (work@block_1.u_adapter.apb_if.apb_if), line:59:20, endln:59:26
        |vpiParent:
        \_port: (apb_if), line:59:5, endln:59:27
        |vpiName:apb_if
        |vpiFullName:work@block_1.u_adapter.apb_if.apb_if
        |vpiActual:
        \_logic_net: (work@block_1.apb_if), line:34:22, endln:34:28
    |vpiPort:
    \_port: (register_if), line:60:5, endln:60:32
      |vpiParent:
      \_ref_module: work@rggen_apb_adapter (u_adapter), line:56:5, endln:56:14
      |vpiName:register_if
      |vpiHighConn:
      \_ref_obj: (work@block_1.u_adapter.register_if.register_if), line:60:20, endln:60:31
        |vpiParent:
        \_port: (register_if), line:60:5, endln:60:32
        |vpiName:register_if
        |vpiFullName:work@block_1.u_adapter.register_if.register_if
        |vpiActual:
        \_logic_net: (work@block_1.u_adapter.register_if.register_if), line:60:20, endln:60:31
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiStmt:
    \_begin: (work@block_1)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_1
      |vpiStmt:
      \_gen_if: , line:62:12, endln:62:14
        |vpiParent:
        \_begin: (work@block_1)
        |vpiCondition:
        \_constant: , line:62:16, endln:62:17
          |vpiParent:
          \_gen_if: , line:62:12, endln:62:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_1.g_register_file_0)
          |vpiParent:
          \_gen_if: , line:62:12, endln:62:14
          |vpiName:g_register_file_0
          |vpiFullName:work@block_1.g_register_file_0
          |vpiStmt:
          \_gen_if: , line:63:5, endln:63:7
            |vpiParent:
            \_named_begin: (work@block_1.g_register_file_0)
            |vpiCondition:
            \_constant: , line:63:9, endln:63:10
              |vpiParent:
              \_gen_if: , line:63:5, endln:63:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_1.g_register_file_0.g_register_0)
              |vpiParent:
              \_gen_if: , line:63:5, endln:63:7
              |vpiName:g_register_0
              |vpiFullName:work@block_1.g_register_file_0.g_register_0
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_if), line:64:32, endln:64:44
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0)
                |vpiName:bit_field_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_gen_if: , line:12:3, endln:12:5
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0)
                |vpiCondition:
                \_constant: , line:12:7, endln:12:8
                  |vpiParent:
                  \_gen_if: , line:12:3, endln:12:5
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiStmt:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0.__g_tie_off)
                  |vpiParent:
                  \_gen_if: , line:12:3, endln:12:5
                  |vpiName:__g_tie_off
                  |vpiFullName:work@block_1.g_register_file_0.g_register_0.__g_tie_off
              |vpiStmt:
              \_ref_module: work@rggen_default_register (u_register), line:74:9, endln:74:19
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0)
                |vpiName:u_register
                |vpiDefName:work@rggen_default_register
                |vpiPort:
                \_port: (i_clk), line:75:9, endln:75:30
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:74:9, endln:74:19
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_0.u_register.i_clk.i_clk), line:75:24, endln:75:29
                    |vpiParent:
                    \_port: (i_clk), line:75:9, endln:75:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_1.g_register_file_0.g_register_0.u_register.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:76:9, endln:76:32
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:74:9, endln:74:19
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_0.u_register.i_rst_n.i_rst_n), line:76:24, endln:76:31
                    |vpiParent:
                    \_port: (i_rst_n), line:76:9, endln:76:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_1.g_register_file_0.g_register_0.u_register.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (register_if), line:77:9, endln:77:39
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:74:9, endln:74:19
                  |vpiName:register_if
                  |vpiHighConn:
                  \_bit_select: (work@block_1.g_register_file_0.g_register_0.u_register.register_if), line:77:36, endln:77:37
                    |vpiParent:
                    \_port: (register_if), line:77:9, endln:77:39
                    |vpiName:register_if
                    |vpiFullName:work@block_1.g_register_file_0.g_register_0.u_register.register_if
                    |vpiIndex:
                    \_constant: , line:77:36, endln:77:37
                      |vpiParent:
                      \_bit_select: (work@block_1.g_register_file_0.g_register_0.u_register.register_if), line:77:36, endln:77:37
                      |vpiDecompile:0
                      |vpiSize:64
                      |UINT:0
                      |vpiConstType:9
                |vpiPort:
                \_port: (bit_field_if), line:78:9, endln:78:37
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:74:9, endln:74:19
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_0.u_register.bit_field_if.bit_field_if), line:78:24, endln:78:36
                    |vpiParent:
                    \_port: (bit_field_if), line:78:9, endln:78:37
                    |vpiName:bit_field_if
                    |vpiFullName:work@block_1.g_register_file_0.g_register_0.u_register.bit_field_if.bit_field_if
              |vpiStmt:
              \_gen_if: , line:80:7, endln:80:9
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0)
                |vpiCondition:
                \_constant: , line:80:11, endln:80:12
                  |vpiParent:
                  \_gen_if: , line:80:7, endln:80:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiStmt:
                \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                  |vpiParent:
                  \_gen_if: , line:80:7, endln:80:9
                  |vpiName:g_bit_field_0
                  |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0
                  |vpiStmt:
                  \_param_assign: , line:81:30, endln:81:51
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_constant: , line:81:46, endln:81:51
                      |vpiDecompile:8'h00
                      |vpiSize:8
                      |HEX:00
                      |vpiConstType:5
                    |vpiLhs:
                    \_parameter: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.INITIAL_VALUE), line:81:30, endln:81:51
                      |vpiParent:
                      \_param_assign: , line:81:30, endln:81:51
                      |vpiTypespec:
                      \_ref_typespec: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.INITIAL_VALUE)
                        |vpiParent:
                        \_parameter: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.INITIAL_VALUE), line:81:30, endln:81:51
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.INITIAL_VALUE
                        |vpiActual:
                        \_bit_typespec: , line:81:20, endln:81:29
                      |vpiLocalParam:1
                      |vpiName:INITIAL_VALUE
                      |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.INITIAL_VALUE
                  |vpiStmt:
                  \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:82:33, endln:82:49
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiName:bit_field_sub_if
                    |vpiDefName:work@rggen_bit_field_if
                  |vpiStmt:
                  \_cont_assign: , line:3:11, endln:3:70
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                      |vpiParent:
                      \_cont_assign: , line:3:11, endln:3:70
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.valid), line:3:65, endln:3:70
                        |vpiParent:
                        \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                        |vpiName:valid
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.valid
                      |vpiName:bit_field_if.valid
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                      |vpiParent:
                      \_cont_assign: , line:3:11, endln:3:70
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (valid), line:3:28, endln:3:33
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                        |vpiName:valid
                      |vpiName:bit_field_sub_if.valid
                  |vpiStmt:
                  \_cont_assign: , line:4:11, endln:4:80
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                      |vpiParent:
                      \_cont_assign: , line:4:11, endln:4:80
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.read_mask[0+:8]), line:4:65, endln:4:79
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                        |vpiName:read_mask
                        |vpiFullName:bit_field_if.read_mask[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:4:75, endln:4:76
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:4:78, endln:4:79
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.read_mask[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                      |vpiParent:
                      \_cont_assign: , line:4:11, endln:4:80
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (read_mask), line:4:28, endln:4:37
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                        |vpiName:read_mask
                      |vpiName:bit_field_sub_if.read_mask
                  |vpiStmt:
                  \_cont_assign: , line:5:11, endln:5:81
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                      |vpiParent:
                      \_cont_assign: , line:5:11, endln:5:81
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.write_mask[0+:8]), line:5:65, endln:5:80
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                        |vpiName:write_mask
                        |vpiFullName:bit_field_if.write_mask[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:5:76, endln:5:77
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:5:79, endln:5:80
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.write_mask[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                      |vpiParent:
                      \_cont_assign: , line:5:11, endln:5:81
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (write_mask), line:5:28, endln:5:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                        |vpiName:write_mask
                      |vpiName:bit_field_sub_if.write_mask
                  |vpiStmt:
                  \_cont_assign: , line:6:11, endln:6:81
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                      |vpiParent:
                      \_cont_assign: , line:6:11, endln:6:81
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.write_data[0+:8]), line:6:65, endln:6:80
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                        |vpiName:write_data
                        |vpiFullName:bit_field_if.write_data[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:6:76, endln:6:77
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:6:79, endln:6:80
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.write_data[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                      |vpiParent:
                      \_cont_assign: , line:6:11, endln:6:81
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (write_data), line:6:28, endln:6:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                        |vpiName:write_data
                      |vpiName:bit_field_sub_if.write_data
                  |vpiStmt:
                  \_cont_assign: , line:7:11, endln:7:68
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                      |vpiParent:
                      \_cont_assign: , line:7:11, endln:7:68
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.read_data), line:7:59, endln:7:68
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                        |vpiName:read_data
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.read_data
                      |vpiName:bit_field_sub_if.read_data
                    |vpiLhs:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                      |vpiParent:
                      \_cont_assign: , line:7:11, endln:7:68
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (read_data), line:7:24, endln:7:33
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                        |vpiName:read_data
                      |vpiName:bit_field_if.read_data
                  |vpiStmt:
                  \_cont_assign: , line:8:11, endln:8:64
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                      |vpiParent:
                      \_cont_assign: , line:8:11, endln:8:64
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.value), line:8:59, endln:8:64
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                        |vpiName:value
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.value
                      |vpiName:bit_field_sub_if.value
                    |vpiLhs:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                      |vpiParent:
                      \_cont_assign: , line:8:11, endln:8:64
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                        |vpiParent:
                        \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (value), line:8:24, endln:8:29
                        |vpiParent:
                        \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                        |vpiName:value
                      |vpiName:bit_field_if.value
                  |vpiStmt:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0)
                    |vpiName:u_bit_field
                    |vpiDefName:work@rggen_bit_field
                    |vpiPort:
                    \_port: (i_clk), line:90:11, endln:90:38
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_clk
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.i_clk.i_clk), line:90:32, endln:90:37
                        |vpiParent:
                        \_port: (i_clk), line:90:11, endln:90:38
                        |vpiName:i_clk
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.i_clk.i_clk
                    |vpiPort:
                    \_port: (i_rst_n), line:91:11, endln:91:40
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_rst_n
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:91:32, endln:91:39
                        |vpiParent:
                        \_port: (i_rst_n), line:91:11, endln:91:40
                        |vpiName:i_rst_n
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                    |vpiPort:
                    \_port: (bit_field_if), line:92:11, endln:92:49
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:bit_field_if
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:92:32, endln:92:48
                        |vpiParent:
                        \_port: (bit_field_if), line:92:11, endln:92:49
                        |vpiName:bit_field_sub_if
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                    |vpiPort:
                    \_port: , line:93:11, endln:93:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                    |vpiPort:
                    \_port: , line:94:11, endln:94:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                    |vpiPort:
                    \_port: (i_sw_write_enable), line:95:11, endln:95:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_sw_write_enable
                      |vpiHighConn:
                      \_constant: , line:95:32, endln:95:34
                        |vpiDecompile:'1
                        |vpiSize:-1
                        |BIN:1
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_write_enable), line:96:11, endln:96:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_hw_write_enable
                      |vpiHighConn:
                      \_constant: , line:96:32, endln:96:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_write_data), line:97:11, endln:97:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_hw_write_data
                      |vpiHighConn:
                      \_constant: , line:97:32, endln:97:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_set), line:98:11, endln:98:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_hw_set
                      |vpiHighConn:
                      \_constant: , line:98:32, endln:98:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_clear), line:99:11, endln:99:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_hw_clear
                      |vpiHighConn:
                      \_constant: , line:99:32, endln:99:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_value), line:100:11, endln:100:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_value
                      |vpiHighConn:
                      \_constant: , line:100:32, endln:100:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_mask), line:101:11, endln:101:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:i_mask
                      |vpiHighConn:
                      \_constant: , line:101:32, endln:101:34
                        |vpiDecompile:'1
                        |vpiSize:-1
                        |BIN:1
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (o_value), line:102:11, endln:102:73
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
                      |vpiName:o_value
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.o_value.o_register_file_0_register_0_bit_field_0), line:102:32, endln:102:72
                        |vpiParent:
                        \_port: (o_value), line:102:11, endln:102:73
                        |vpiName:o_register_file_0_register_0_bit_field_0
                        |vpiFullName:work@block_1.g_register_file_0.g_register_0.g_bit_field_0.u_bit_field.o_value.o_register_file_0_register_0_bit_field_0
                    |vpiPort:
                    \_port: , line:103:11, endln:103:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:89:11, endln:89:22
          |vpiStmt:
          \_gen_if: , line:107:5, endln:107:7
            |vpiParent:
            \_named_begin: (work@block_1.g_register_file_0)
            |vpiCondition:
            \_constant: , line:107:9, endln:107:10
              |vpiParent:
              \_gen_if: , line:107:5, endln:107:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_1.g_register_file_0.g_register_1)
              |vpiParent:
              \_gen_if: , line:107:5, endln:107:7
              |vpiName:g_register_1
              |vpiFullName:work@block_1.g_register_file_0.g_register_1
              |vpiStmt:
              \_ref_module: work@rggen_bit_field_if (bit_field_if), line:108:32, endln:108:44
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1)
                |vpiName:bit_field_if
                |vpiDefName:work@rggen_bit_field_if
              |vpiStmt:
              \_gen_if: , line:12:3, endln:12:5
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1)
                |vpiCondition:
                \_constant: , line:12:7, endln:12:8
                  |vpiParent:
                  \_gen_if: , line:12:3, endln:12:5
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiStmt:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1.__g_tie_off)
                  |vpiParent:
                  \_gen_if: , line:12:3, endln:12:5
                  |vpiName:__g_tie_off
                  |vpiFullName:work@block_1.g_register_file_0.g_register_1.__g_tie_off
              |vpiStmt:
              \_ref_module: work@rggen_default_register (u_register), line:118:9, endln:118:19
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1)
                |vpiName:u_register
                |vpiDefName:work@rggen_default_register
                |vpiPort:
                \_port: (i_clk), line:119:9, endln:119:30
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:118:9, endln:118:19
                  |vpiName:i_clk
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_1.u_register.i_clk.i_clk), line:119:24, endln:119:29
                    |vpiParent:
                    \_port: (i_clk), line:119:9, endln:119:30
                    |vpiName:i_clk
                    |vpiFullName:work@block_1.g_register_file_0.g_register_1.u_register.i_clk.i_clk
                |vpiPort:
                \_port: (i_rst_n), line:120:9, endln:120:32
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:118:9, endln:118:19
                  |vpiName:i_rst_n
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_1.u_register.i_rst_n.i_rst_n), line:120:24, endln:120:31
                    |vpiParent:
                    \_port: (i_rst_n), line:120:9, endln:120:32
                    |vpiName:i_rst_n
                    |vpiFullName:work@block_1.g_register_file_0.g_register_1.u_register.i_rst_n.i_rst_n
                |vpiPort:
                \_port: (register_if), line:121:9, endln:121:39
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:118:9, endln:118:19
                  |vpiName:register_if
                  |vpiHighConn:
                  \_bit_select: (work@block_1.g_register_file_0.g_register_1.u_register.register_if), line:121:36, endln:121:37
                    |vpiParent:
                    \_port: (register_if), line:121:9, endln:121:39
                    |vpiName:register_if
                    |vpiFullName:work@block_1.g_register_file_0.g_register_1.u_register.register_if
                    |vpiIndex:
                    \_constant: , line:121:36, endln:121:37
                      |vpiParent:
                      \_bit_select: (work@block_1.g_register_file_0.g_register_1.u_register.register_if), line:121:36, endln:121:37
                      |vpiDecompile:1
                      |vpiSize:64
                      |UINT:1
                      |vpiConstType:9
                |vpiPort:
                \_port: (bit_field_if), line:122:9, endln:122:37
                  |vpiParent:
                  \_ref_module: work@rggen_default_register (u_register), line:118:9, endln:118:19
                  |vpiName:bit_field_if
                  |vpiHighConn:
                  \_ref_obj: (work@block_1.g_register_file_0.g_register_1.u_register.bit_field_if.bit_field_if), line:122:24, endln:122:36
                    |vpiParent:
                    \_port: (bit_field_if), line:122:9, endln:122:37
                    |vpiName:bit_field_if
                    |vpiFullName:work@block_1.g_register_file_0.g_register_1.u_register.bit_field_if.bit_field_if
              |vpiStmt:
              \_gen_if: , line:124:7, endln:124:9
                |vpiParent:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1)
                |vpiCondition:
                \_constant: , line:124:11, endln:124:12
                  |vpiParent:
                  \_gen_if: , line:124:7, endln:124:9
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiStmt:
                \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                  |vpiParent:
                  \_gen_if: , line:124:7, endln:124:9
                  |vpiName:g_bit_field_0
                  |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0
                  |vpiStmt:
                  \_param_assign: , line:125:30, endln:125:51
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_constant: , line:125:46, endln:125:51
                      |vpiDecompile:8'h00
                      |vpiSize:8
                      |HEX:00
                      |vpiConstType:5
                    |vpiLhs:
                    \_parameter: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.INITIAL_VALUE), line:125:30, endln:125:51
                      |vpiParent:
                      \_param_assign: , line:125:30, endln:125:51
                      |vpiTypespec:
                      \_ref_typespec: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.INITIAL_VALUE)
                        |vpiParent:
                        \_parameter: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.INITIAL_VALUE), line:125:30, endln:125:51
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.INITIAL_VALUE
                        |vpiActual:
                        \_bit_typespec: , line:125:20, endln:125:29
                      |vpiLocalParam:1
                      |vpiName:INITIAL_VALUE
                      |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.INITIAL_VALUE
                  |vpiStmt:
                  \_ref_module: work@rggen_bit_field_if (bit_field_sub_if), line:126:33, endln:126:49
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiName:bit_field_sub_if
                    |vpiDefName:work@rggen_bit_field_if
                  |vpiStmt:
                  \_cont_assign: , line:3:11, endln:3:70
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                      |vpiParent:
                      \_cont_assign: , line:3:11, endln:3:70
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:3:52, endln:3:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.valid), line:3:65, endln:3:70
                        |vpiParent:
                        \_hier_path: (bit_field_if.valid), line:3:52, endln:3:70
                        |vpiName:valid
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.valid
                      |vpiName:bit_field_if.valid
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                      |vpiParent:
                      \_cont_assign: , line:3:11, endln:3:70
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:3:28, endln:3:33
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (valid), line:3:28, endln:3:33
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.valid), line:3:11, endln:3:33
                        |vpiName:valid
                      |vpiName:bit_field_sub_if.valid
                  |vpiStmt:
                  \_cont_assign: , line:4:11, endln:4:80
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                      |vpiParent:
                      \_cont_assign: , line:4:11, endln:4:80
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:4:52, endln:4:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.read_mask[0+:8]), line:4:65, endln:4:79
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_mask[0+:8]), line:4:52, endln:4:80
                        |vpiName:read_mask
                        |vpiFullName:bit_field_if.read_mask[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:4:75, endln:4:76
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:4:78, endln:4:79
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.read_mask[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                      |vpiParent:
                      \_cont_assign: , line:4:11, endln:4:80
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:4:28, endln:4:37
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (read_mask), line:4:28, endln:4:37
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_mask), line:4:11, endln:4:37
                        |vpiName:read_mask
                      |vpiName:bit_field_sub_if.read_mask
                  |vpiStmt:
                  \_cont_assign: , line:5:11, endln:5:81
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                      |vpiParent:
                      \_cont_assign: , line:5:11, endln:5:81
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:5:52, endln:5:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.write_mask[0+:8]), line:5:65, endln:5:80
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_mask[0+:8]), line:5:52, endln:5:81
                        |vpiName:write_mask
                        |vpiFullName:bit_field_if.write_mask[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:5:76, endln:5:77
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:5:79, endln:5:80
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.write_mask[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                      |vpiParent:
                      \_cont_assign: , line:5:11, endln:5:81
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:5:28, endln:5:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (write_mask), line:5:28, endln:5:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_mask), line:5:11, endln:5:38
                        |vpiName:write_mask
                      |vpiName:bit_field_sub_if.write_mask
                  |vpiStmt:
                  \_cont_assign: , line:6:11, endln:6:81
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                      |vpiParent:
                      \_cont_assign: , line:6:11, endln:6:81
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:6:52, endln:6:64
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_indexed_part_select: (bit_field_if.write_data[0+:8]), line:6:65, endln:6:80
                        |vpiParent:
                        \_hier_path: (bit_field_if.write_data[0+:8]), line:6:52, endln:6:81
                        |vpiName:write_data
                        |vpiFullName:bit_field_if.write_data[0+:8]
                        |vpiConstantSelect:1
                        |vpiIndexedPartSelectType:1
                        |vpiBaseExpr:
                        \_constant: , line:6:76, endln:6:77
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                        |vpiWidthExpr:
                        \_constant: , line:6:79, endln:6:80
                          |vpiDecompile:8
                          |vpiSize:64
                          |UINT:8
                          |vpiConstType:9
                      |vpiName:bit_field_if.write_data[0+:8]
                    |vpiLhs:
                    \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                      |vpiParent:
                      \_cont_assign: , line:6:11, endln:6:81
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:6:28, endln:6:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (write_data), line:6:28, endln:6:38
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.write_data), line:6:11, endln:6:38
                        |vpiName:write_data
                      |vpiName:bit_field_sub_if.write_data
                  |vpiStmt:
                  \_cont_assign: , line:7:11, endln:7:68
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                      |vpiParent:
                      \_cont_assign: , line:7:11, endln:7:68
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:7:42, endln:7:58
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.read_data), line:7:59, endln:7:68
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.read_data), line:7:42, endln:7:68
                        |vpiName:read_data
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.read_data
                      |vpiName:bit_field_sub_if.read_data
                    |vpiLhs:
                    \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                      |vpiParent:
                      \_cont_assign: , line:7:11, endln:7:68
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:7:24, endln:7:33
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (read_data), line:7:24, endln:7:33
                        |vpiParent:
                        \_hier_path: (bit_field_if.read_data), line:7:11, endln:7:39
                        |vpiName:read_data
                      |vpiName:bit_field_if.read_data
                  |vpiStmt:
                  \_cont_assign: , line:8:11, endln:8:64
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiRhs:
                    \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                      |vpiParent:
                      \_cont_assign: , line:8:11, endln:8:64
                      |vpiActual:
                      \_ref_obj: (bit_field_sub_if), line:8:42, endln:8:58
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                        |vpiName:bit_field_sub_if
                      |vpiActual:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.value), line:8:59, endln:8:64
                        |vpiParent:
                        \_hier_path: (bit_field_sub_if.value), line:8:42, endln:8:64
                        |vpiName:value
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.value
                      |vpiName:bit_field_sub_if.value
                    |vpiLhs:
                    \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                      |vpiParent:
                      \_cont_assign: , line:8:11, endln:8:64
                      |vpiActual:
                      \_ref_obj: (bit_field_if), line:8:24, endln:8:29
                        |vpiParent:
                        \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                        |vpiName:bit_field_if
                      |vpiActual:
                      \_ref_obj: (value), line:8:24, endln:8:29
                        |vpiParent:
                        \_hier_path: (bit_field_if.value), line:8:11, endln:8:35
                        |vpiName:value
                      |vpiName:bit_field_if.value
                  |vpiStmt:
                  \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                    |vpiParent:
                    \_named_begin: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0)
                    |vpiName:u_bit_field
                    |vpiDefName:work@rggen_bit_field
                    |vpiPort:
                    \_port: (i_clk), line:134:11, endln:134:38
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_clk
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.i_clk.i_clk), line:134:32, endln:134:37
                        |vpiParent:
                        \_port: (i_clk), line:134:11, endln:134:38
                        |vpiName:i_clk
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.i_clk.i_clk
                    |vpiPort:
                    \_port: (i_rst_n), line:135:11, endln:135:40
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_rst_n
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n), line:135:32, endln:135:39
                        |vpiParent:
                        \_port: (i_rst_n), line:135:11, endln:135:40
                        |vpiName:i_rst_n
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.i_rst_n.i_rst_n
                    |vpiPort:
                    \_port: (bit_field_if), line:136:11, endln:136:49
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:bit_field_if
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if), line:136:32, endln:136:48
                        |vpiParent:
                        \_port: (bit_field_if), line:136:11, endln:136:49
                        |vpiName:bit_field_sub_if
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.bit_field_if.bit_field_sub_if
                    |vpiPort:
                    \_port: , line:137:11, endln:137:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                    |vpiPort:
                    \_port: , line:138:11, endln:138:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                    |vpiPort:
                    \_port: (i_sw_write_enable), line:139:11, endln:139:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_sw_write_enable
                      |vpiHighConn:
                      \_constant: , line:139:32, endln:139:34
                        |vpiDecompile:'1
                        |vpiSize:-1
                        |BIN:1
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_write_enable), line:140:11, endln:140:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_hw_write_enable
                      |vpiHighConn:
                      \_constant: , line:140:32, endln:140:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_write_data), line:141:11, endln:141:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_hw_write_data
                      |vpiHighConn:
                      \_constant: , line:141:32, endln:141:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_set), line:142:11, endln:142:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_hw_set
                      |vpiHighConn:
                      \_constant: , line:142:32, endln:142:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_hw_clear), line:143:11, endln:143:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_hw_clear
                      |vpiHighConn:
                      \_constant: , line:143:32, endln:143:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_value), line:144:11, endln:144:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_value
                      |vpiHighConn:
                      \_constant: , line:144:32, endln:144:34
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (i_mask), line:145:11, endln:145:35
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:i_mask
                      |vpiHighConn:
                      \_constant: , line:145:32, endln:145:34
                        |vpiDecompile:'1
                        |vpiSize:-1
                        |BIN:1
                        |vpiConstType:3
                    |vpiPort:
                    \_port: (o_value), line:146:11, endln:146:73
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
                      |vpiName:o_value
                      |vpiHighConn:
                      \_ref_obj: (work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.o_value.o_register_file_0_register_1_bit_field_0), line:146:32, endln:146:72
                        |vpiParent:
                        \_port: (o_value), line:146:11, endln:146:73
                        |vpiName:o_register_file_0_register_1_bit_field_0
                        |vpiFullName:work@block_1.g_register_file_0.g_register_1.g_bit_field_0.u_bit_field.o_value.o_register_file_0_register_1_bit_field_0
                    |vpiPort:
                    \_port: , line:147:11, endln:147:33
                      |vpiParent:
                      \_ref_module: work@rggen_bit_field (u_bit_field), line:133:11, endln:133:22
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiStmt:
    \_begin: (work@block_1)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_1
      |vpiStmt:
      \_gen_if: , line:152:12, endln:152:14
        |vpiParent:
        \_begin: (work@block_1)
        |vpiCondition:
        \_constant: , line:152:16, endln:152:17
          |vpiParent:
          \_gen_if: , line:152:12, endln:152:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_1.g_register_file_1)
          |vpiParent:
          \_gen_if: , line:152:12, endln:152:14
          |vpiName:g_register_file_1
          |vpiFullName:work@block_1.g_register_file_1
          |vpiStmt:
          \_gen_if: , line:153:5, endln:153:7
            |vpiParent:
            \_named_begin: (work@block_1.g_register_file_1)
            |vpiCondition:
            \_constant: , line:153:9, endln:153:10
              |vpiParent:
              \_gen_if: , line:153:5, endln:153:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_1.g_register_file_1.g_register_0)
              |vpiParent:
              \_gen_if: , line:153:5, endln:153:7
              |vpiName:g_register_0
              |vpiFullName:work@block_1.g_register_file_1.g_register_0
          |vpiStmt:
          \_gen_if: , line:205:5, endln:205:7
            |vpiParent:
            \_named_begin: (work@block_1.g_register_file_1)
            |vpiCondition:
            \_constant: , line:205:9, endln:205:10
              |vpiParent:
              \_gen_if: , line:205:5, endln:205:7
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiStmt:
            \_named_begin: (work@block_1.g_register_file_1.g_register_1)
              |vpiParent:
              \_gen_if: , line:205:5, endln:205:7
              |vpiName:g_register_1
              |vpiFullName:work@block_1.g_register_file_1.g_register_1
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiStmt:
    \_begin: (work@block_1)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@block_1
      |vpiStmt:
      \_gen_if: , line:258:12, endln:258:14
        |vpiParent:
        \_begin: (work@block_1)
        |vpiCondition:
        \_constant: , line:258:16, endln:258:17
          |vpiParent:
          \_gen_if: , line:258:12, endln:258:14
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@block_1.g_register_file_2)
          |vpiParent:
          \_gen_if: , line:258:12, endln:258:14
          |vpiName:g_register_file_2
          |vpiFullName:work@block_1.g_register_file_2
|uhdmallModules:
\_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen
  |vpiParameter:
  \_parameter: (work@rggen.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:12:11, endln:12:27
  |vpiDefName:work@rggen
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@rggen.clk), line:14:31, endln:14:34
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.clk)
      |vpiParent:
      \_logic_net: (work@rggen.clk), line:14:31, endln:14:34
      |vpiFullName:work@rggen.clk
      |vpiActual:
      \_logic_typespec: , line:14:3, endln:14:8
    |vpiName:clk
    |vpiFullName:work@rggen.clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.rst_n), line:15:31, endln:15:36
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.rst_n)
      |vpiParent:
      \_logic_net: (work@rggen.rst_n), line:15:31, endln:15:36
      |vpiFullName:work@rggen.rst_n
      |vpiActual:
      \_logic_typespec: , line:15:3, endln:15:8
    |vpiName:rst_n
    |vpiFullName:work@rggen.rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
      |vpiFullName:work@rggen.register_0_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:17:3, endln:17:14
    |vpiName:register_0_bit_field_0
    |vpiFullName:work@rggen.register_0_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_1), line:18:31, endln:18:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_1), line:18:31, endln:18:53
      |vpiFullName:work@rggen.register_0_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:18:3, endln:18:14
    |vpiName:register_0_bit_field_1
    |vpiFullName:work@rggen.register_0_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_2), line:19:31, endln:19:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_2), line:19:31, endln:19:53
      |vpiFullName:work@rggen.register_0_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:19:3, endln:19:8
    |vpiName:register_0_bit_field_2
    |vpiFullName:work@rggen.register_0_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_3), line:20:31, endln:20:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_3), line:20:31, endln:20:53
      |vpiFullName:work@rggen.register_0_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:20:3, endln:20:14
    |vpiName:register_0_bit_field_3
    |vpiFullName:work@rggen.register_0_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_4), line:21:31, endln:21:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_4), line:21:31, endln:21:53
      |vpiFullName:work@rggen.register_0_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:21:3, endln:21:14
    |vpiName:register_0_bit_field_4
    |vpiFullName:work@rggen.register_0_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_5), line:22:31, endln:22:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_5)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_5), line:22:31, endln:22:53
      |vpiFullName:work@rggen.register_0_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:22:3, endln:22:14
    |vpiName:register_0_bit_field_5
    |vpiFullName:work@rggen.register_0_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_0_bit_field_6), line:23:31, endln:23:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_0_bit_field_6)
      |vpiParent:
      \_logic_net: (work@rggen.register_0_bit_field_6), line:23:31, endln:23:53
      |vpiFullName:work@rggen.register_0_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:14
    |vpiName:register_0_bit_field_6
    |vpiFullName:work@rggen.register_0_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_1), line:24:31, endln:24:41
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_1), line:24:31, endln:24:41
      |vpiFullName:work@rggen.register_1
      |vpiActual:
      \_logic_typespec: , line:24:3, endln:24:8
    |vpiName:register_1
    |vpiFullName:work@rggen.register_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_2_bit_field_0), line:25:31, endln:25:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_2_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_2_bit_field_0), line:25:31, endln:25:53
      |vpiFullName:work@rggen.register_2_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:25:3, endln:25:14
    |vpiName:register_2_bit_field_0
    |vpiFullName:work@rggen.register_2_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_2_bit_field_2_latch), line:26:31, endln:26:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_2_bit_field_2_latch)
      |vpiParent:
      \_logic_net: (work@rggen.register_2_bit_field_2_latch), line:26:31, endln:26:59
      |vpiFullName:work@rggen.register_2_bit_field_2_latch
      |vpiActual:
      \_logic_typespec: , line:26:3, endln:26:8
    |vpiName:register_2_bit_field_2_latch
    |vpiFullName:work@rggen.register_2_bit_field_2_latch
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_2_bit_field_2), line:27:31, endln:27:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_2_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_2_bit_field_2), line:27:31, endln:27:53
      |vpiFullName:work@rggen.register_2_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:27:3, endln:27:14
    |vpiName:register_2_bit_field_2
    |vpiFullName:work@rggen.register_2_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_2_bit_field_3), line:28:31, endln:28:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_2_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_2_bit_field_3), line:28:31, endln:28:53
      |vpiFullName:work@rggen.register_2_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:28:3, endln:28:14
    |vpiName:register_2_bit_field_3
    |vpiFullName:work@rggen.register_2_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_3_bit_field_0), line:29:31, endln:29:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_3_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_3_bit_field_0), line:29:31, endln:29:53
      |vpiFullName:work@rggen.register_3_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:29:3, endln:29:14
    |vpiName:register_3_bit_field_0
    |vpiFullName:work@rggen.register_3_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_3_bit_field_1), line:30:31, endln:30:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_3_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_3_bit_field_1), line:30:31, endln:30:53
      |vpiFullName:work@rggen.register_3_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:30:3, endln:30:14
    |vpiName:register_3_bit_field_1
    |vpiFullName:work@rggen.register_3_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_3_bit_field_2_trigger)
      |vpiParent:
      \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
      |vpiFullName:work@rggen.register_3_bit_field_2_trigger
      |vpiActual:
      \_logic_typespec: , line:31:3, endln:31:14
    |vpiName:register_3_bit_field_2_trigger
    |vpiFullName:work@rggen.register_3_bit_field_2_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_3_bit_field_3_trigger)
      |vpiParent:
      \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
      |vpiFullName:work@rggen.register_3_bit_field_3_trigger
      |vpiActual:
      \_logic_typespec: , line:32:3, endln:32:14
    |vpiName:register_3_bit_field_3_trigger
    |vpiFullName:work@rggen.register_3_bit_field_3_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_0_set), line:33:31, endln:33:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_0_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_0_set), line:33:31, endln:33:57
      |vpiFullName:work@rggen.register_4_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:33:3, endln:33:14
    |vpiName:register_4_bit_field_0_set
    |vpiFullName:work@rggen.register_4_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_0), line:34:31, endln:34:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_0), line:34:31, endln:34:53
      |vpiFullName:work@rggen.register_4_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:34:3, endln:34:14
    |vpiName:register_4_bit_field_0
    |vpiFullName:work@rggen.register_4_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_1_set), line:35:31, endln:35:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_1_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_1_set), line:35:31, endln:35:57
      |vpiFullName:work@rggen.register_4_bit_field_1_set
      |vpiActual:
      \_logic_typespec: , line:35:3, endln:35:14
    |vpiName:register_4_bit_field_1_set
    |vpiFullName:work@rggen.register_4_bit_field_1_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_1), line:36:31, endln:36:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_1), line:36:31, endln:36:53
      |vpiFullName:work@rggen.register_4_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:36:3, endln:36:14
    |vpiName:register_4_bit_field_1
    |vpiFullName:work@rggen.register_4_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_1_unmasked), line:37:31, endln:37:62
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_1_unmasked)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_1_unmasked), line:37:31, endln:37:62
      |vpiFullName:work@rggen.register_4_bit_field_1_unmasked
      |vpiActual:
      \_logic_typespec: , line:37:3, endln:37:14
    |vpiName:register_4_bit_field_1_unmasked
    |vpiFullName:work@rggen.register_4_bit_field_1_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_3_clear), line:38:31, endln:38:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_3_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_3_clear), line:38:31, endln:38:59
      |vpiFullName:work@rggen.register_4_bit_field_3_clear
      |vpiActual:
      \_logic_typespec: , line:38:3, endln:38:14
    |vpiName:register_4_bit_field_3_clear
    |vpiFullName:work@rggen.register_4_bit_field_3_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_4_bit_field_3), line:39:31, endln:39:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_4_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_4_bit_field_3), line:39:31, endln:39:53
      |vpiFullName:work@rggen.register_4_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:39:3, endln:39:14
    |vpiName:register_4_bit_field_3
    |vpiFullName:work@rggen.register_4_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_0_clear), line:40:31, endln:40:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_0_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_0_clear), line:40:31, endln:40:59
      |vpiFullName:work@rggen.register_5_bit_field_0_clear
      |vpiActual:
      \_logic_typespec: , line:40:3, endln:40:8
    |vpiName:register_5_bit_field_0_clear
    |vpiFullName:work@rggen.register_5_bit_field_0_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_0), line:41:31, endln:41:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_0), line:41:31, endln:41:53
      |vpiFullName:work@rggen.register_5_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:41:3, endln:41:14
    |vpiName:register_5_bit_field_0
    |vpiFullName:work@rggen.register_5_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_1), line:42:31, endln:42:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_1), line:42:31, endln:42:53
      |vpiFullName:work@rggen.register_5_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:42:3, endln:42:14
    |vpiName:register_5_bit_field_1
    |vpiFullName:work@rggen.register_5_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_2_set), line:43:31, endln:43:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_2_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_2_set), line:43:31, endln:43:57
      |vpiFullName:work@rggen.register_5_bit_field_2_set
      |vpiActual:
      \_logic_typespec: , line:43:3, endln:43:8
    |vpiName:register_5_bit_field_2_set
    |vpiFullName:work@rggen.register_5_bit_field_2_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_2), line:44:31, endln:44:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_2), line:44:31, endln:44:53
      |vpiFullName:work@rggen.register_5_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:44:3, endln:44:56
    |vpiName:register_5_bit_field_2
    |vpiFullName:work@rggen.register_5_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_3), line:45:31, endln:45:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_3), line:45:31, endln:45:53
      |vpiFullName:work@rggen.register_5_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:45:3, endln:45:56
    |vpiName:register_5_bit_field_3
    |vpiFullName:work@rggen.register_5_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_4_enable), line:46:31, endln:46:60
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_4_enable)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_4_enable), line:46:31, endln:46:60
      |vpiFullName:work@rggen.register_5_bit_field_4_enable
      |vpiActual:
      \_logic_typespec: , line:46:3, endln:46:8
    |vpiName:register_5_bit_field_4_enable
    |vpiFullName:work@rggen.register_5_bit_field_4_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_4), line:47:31, endln:47:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_4), line:47:31, endln:47:53
      |vpiFullName:work@rggen.register_5_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:47:3, endln:47:14
    |vpiName:register_5_bit_field_4
    |vpiFullName:work@rggen.register_5_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_5), line:48:31, endln:48:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_5)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_5), line:48:31, endln:48:53
      |vpiFullName:work@rggen.register_5_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:48:3, endln:48:14
    |vpiName:register_5_bit_field_5
    |vpiFullName:work@rggen.register_5_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_6), line:49:31, endln:49:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_6)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_6), line:49:31, endln:49:53
      |vpiFullName:work@rggen.register_5_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:49:3, endln:49:14
    |vpiName:register_5_bit_field_6
    |vpiFullName:work@rggen.register_5_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_7_lock), line:50:31, endln:50:58
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_7_lock)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_7_lock), line:50:31, endln:50:58
      |vpiFullName:work@rggen.register_5_bit_field_7_lock
      |vpiActual:
      \_logic_typespec: , line:50:3, endln:50:8
    |vpiName:register_5_bit_field_7_lock
    |vpiFullName:work@rggen.register_5_bit_field_7_lock
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_7), line:51:31, endln:51:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_7)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_7), line:51:31, endln:51:53
      |vpiFullName:work@rggen.register_5_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:51:3, endln:51:14
    |vpiName:register_5_bit_field_7
    |vpiFullName:work@rggen.register_5_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_8), line:52:31, endln:52:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_8)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_8), line:52:31, endln:52:53
      |vpiFullName:work@rggen.register_5_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:52:3, endln:52:14
    |vpiName:register_5_bit_field_8
    |vpiFullName:work@rggen.register_5_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_5_bit_field_9), line:53:31, endln:53:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_5_bit_field_9)
      |vpiParent:
      \_logic_net: (work@rggen.register_5_bit_field_9), line:53:31, endln:53:53
      |vpiFullName:work@rggen.register_5_bit_field_9
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:14
    |vpiName:register_5_bit_field_9
    |vpiFullName:work@rggen.register_5_bit_field_9
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_0_set), line:54:31, endln:54:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_0_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_0_set), line:54:31, endln:54:57
      |vpiFullName:work@rggen.register_6_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:54:3, endln:54:14
    |vpiName:register_6_bit_field_0_set
    |vpiFullName:work@rggen.register_6_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_0), line:55:31, endln:55:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_0), line:55:31, endln:55:53
      |vpiFullName:work@rggen.register_6_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:55:3, endln:55:14
    |vpiName:register_6_bit_field_0
    |vpiFullName:work@rggen.register_6_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_1_set), line:56:31, endln:56:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_1_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_1_set), line:56:31, endln:56:57
      |vpiFullName:work@rggen.register_6_bit_field_1_set
      |vpiActual:
      \_logic_typespec: , line:56:3, endln:56:14
    |vpiName:register_6_bit_field_1_set
    |vpiFullName:work@rggen.register_6_bit_field_1_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_1), line:57:31, endln:57:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_1), line:57:31, endln:57:53
      |vpiFullName:work@rggen.register_6_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:57:3, endln:57:14
    |vpiName:register_6_bit_field_1
    |vpiFullName:work@rggen.register_6_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_1_unmasked), line:58:31, endln:58:62
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_1_unmasked)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_1_unmasked), line:58:31, endln:58:62
      |vpiFullName:work@rggen.register_6_bit_field_1_unmasked
      |vpiActual:
      \_logic_typespec: , line:58:3, endln:58:14
    |vpiName:register_6_bit_field_1_unmasked
    |vpiFullName:work@rggen.register_6_bit_field_1_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_3_set), line:59:31, endln:59:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_3_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_3_set), line:59:31, endln:59:57
      |vpiFullName:work@rggen.register_6_bit_field_3_set
      |vpiActual:
      \_logic_typespec: , line:59:3, endln:59:14
    |vpiName:register_6_bit_field_3_set
    |vpiFullName:work@rggen.register_6_bit_field_3_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_3), line:60:31, endln:60:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_3), line:60:31, endln:60:53
      |vpiFullName:work@rggen.register_6_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:60:3, endln:60:14
    |vpiName:register_6_bit_field_3
    |vpiFullName:work@rggen.register_6_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_4_set), line:61:31, endln:61:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_4_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_4_set), line:61:31, endln:61:57
      |vpiFullName:work@rggen.register_6_bit_field_4_set
      |vpiActual:
      \_logic_typespec: , line:61:3, endln:61:14
    |vpiName:register_6_bit_field_4_set
    |vpiFullName:work@rggen.register_6_bit_field_4_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_4), line:62:31, endln:62:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_4), line:62:31, endln:62:53
      |vpiFullName:work@rggen.register_6_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:62:3, endln:62:14
    |vpiName:register_6_bit_field_4
    |vpiFullName:work@rggen.register_6_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_4_unmasked), line:63:31, endln:63:62
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_4_unmasked)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_4_unmasked), line:63:31, endln:63:62
      |vpiFullName:work@rggen.register_6_bit_field_4_unmasked
      |vpiActual:
      \_logic_typespec: , line:63:3, endln:63:14
    |vpiName:register_6_bit_field_4_unmasked
    |vpiFullName:work@rggen.register_6_bit_field_4_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_6_clear), line:64:31, endln:64:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_6_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_6_clear), line:64:31, endln:64:59
      |vpiFullName:work@rggen.register_6_bit_field_6_clear
      |vpiActual:
      \_logic_typespec: , line:64:3, endln:64:14
    |vpiName:register_6_bit_field_6_clear
    |vpiFullName:work@rggen.register_6_bit_field_6_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_6), line:65:31, endln:65:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_6)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_6), line:65:31, endln:65:53
      |vpiFullName:work@rggen.register_6_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:65:3, endln:65:14
    |vpiName:register_6_bit_field_6
    |vpiFullName:work@rggen.register_6_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_7_clear), line:66:31, endln:66:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_7_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_7_clear), line:66:31, endln:66:59
      |vpiFullName:work@rggen.register_6_bit_field_7_clear
      |vpiActual:
      \_logic_typespec: , line:66:3, endln:66:14
    |vpiName:register_6_bit_field_7_clear
    |vpiFullName:work@rggen.register_6_bit_field_7_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_7), line:67:31, endln:67:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_7)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_7), line:67:31, endln:67:53
      |vpiFullName:work@rggen.register_6_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:67:3, endln:67:14
    |vpiName:register_6_bit_field_7
    |vpiFullName:work@rggen.register_6_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_8), line:68:31, endln:68:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_8)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_8), line:68:31, endln:68:53
      |vpiFullName:work@rggen.register_6_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:68:3, endln:68:14
    |vpiName:register_6_bit_field_8
    |vpiFullName:work@rggen.register_6_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_6_bit_field_9), line:69:31, endln:69:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_6_bit_field_9)
      |vpiParent:
      \_logic_net: (work@rggen.register_6_bit_field_9), line:69:31, endln:69:53
      |vpiFullName:work@rggen.register_6_bit_field_9
      |vpiActual:
      \_logic_typespec: , line:69:3, endln:69:14
    |vpiName:register_6_bit_field_9
    |vpiFullName:work@rggen.register_6_bit_field_9
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_7_bit_field_0), line:70:31, endln:70:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_7_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_7_bit_field_0), line:70:31, endln:70:53
      |vpiFullName:work@rggen.register_7_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:70:3, endln:70:14
    |vpiName:register_7_bit_field_0
    |vpiFullName:work@rggen.register_7_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_7_bit_field_1), line:71:31, endln:71:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_7_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_7_bit_field_1), line:71:31, endln:71:53
      |vpiFullName:work@rggen.register_7_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:71:3, endln:71:14
    |vpiName:register_7_bit_field_1
    |vpiFullName:work@rggen.register_7_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_7_bit_field_2), line:72:31, endln:72:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_7_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_7_bit_field_2), line:72:31, endln:72:53
      |vpiFullName:work@rggen.register_7_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:72:3, endln:72:14
    |vpiName:register_7_bit_field_2
    |vpiFullName:work@rggen.register_7_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_7_bit_field_3), line:73:31, endln:73:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_7_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_7_bit_field_3), line:73:31, endln:73:53
      |vpiFullName:work@rggen.register_7_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:73:3, endln:73:14
    |vpiName:register_7_bit_field_3
    |vpiFullName:work@rggen.register_7_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_0_set), line:74:31, endln:74:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_0_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_0_set), line:74:31, endln:74:57
      |vpiFullName:work@rggen.register_8_bit_field_0_set
      |vpiActual:
      \_logic_typespec: , line:74:3, endln:74:14
    |vpiName:register_8_bit_field_0_set
    |vpiFullName:work@rggen.register_8_bit_field_0_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_0), line:75:31, endln:75:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_0), line:75:31, endln:75:53
      |vpiFullName:work@rggen.register_8_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:75:3, endln:75:14
    |vpiName:register_8_bit_field_0
    |vpiFullName:work@rggen.register_8_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_1_clear), line:76:31, endln:76:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_1_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_1_clear), line:76:31, endln:76:59
      |vpiFullName:work@rggen.register_8_bit_field_1_clear
      |vpiActual:
      \_logic_typespec: , line:76:3, endln:76:14
    |vpiName:register_8_bit_field_1_clear
    |vpiFullName:work@rggen.register_8_bit_field_1_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_1), line:77:31, endln:77:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_1), line:77:31, endln:77:53
      |vpiFullName:work@rggen.register_8_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:77:3, endln:77:14
    |vpiName:register_8_bit_field_1
    |vpiFullName:work@rggen.register_8_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_2_set), line:78:31, endln:78:57
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_2_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_2_set), line:78:31, endln:78:57
      |vpiFullName:work@rggen.register_8_bit_field_2_set
      |vpiActual:
      \_logic_typespec: , line:78:3, endln:78:14
    |vpiName:register_8_bit_field_2_set
    |vpiFullName:work@rggen.register_8_bit_field_2_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_2), line:79:31, endln:79:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_2), line:79:31, endln:79:53
      |vpiFullName:work@rggen.register_8_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:79:3, endln:79:14
    |vpiName:register_8_bit_field_2
    |vpiFullName:work@rggen.register_8_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_3_clear), line:80:31, endln:80:59
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_3_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_3_clear), line:80:31, endln:80:59
      |vpiFullName:work@rggen.register_8_bit_field_3_clear
      |vpiActual:
      \_logic_typespec: , line:80:3, endln:80:14
    |vpiName:register_8_bit_field_3_clear
    |vpiFullName:work@rggen.register_8_bit_field_3_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_3), line:81:31, endln:81:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_3), line:81:31, endln:81:53
      |vpiFullName:work@rggen.register_8_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:81:3, endln:81:14
    |vpiName:register_8_bit_field_3
    |vpiFullName:work@rggen.register_8_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_4), line:82:31, endln:82:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_4), line:82:31, endln:82:53
      |vpiFullName:work@rggen.register_8_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:82:3, endln:82:14
    |vpiName:register_8_bit_field_4
    |vpiFullName:work@rggen.register_8_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_8_bit_field_5), line:83:31, endln:83:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_8_bit_field_5)
      |vpiParent:
      \_logic_net: (work@rggen.register_8_bit_field_5), line:83:31, endln:83:53
      |vpiFullName:work@rggen.register_8_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:83:3, endln:83:14
    |vpiName:register_8_bit_field_5
    |vpiFullName:work@rggen.register_8_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_0), line:84:31, endln:84:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_0), line:84:31, endln:84:53
      |vpiFullName:work@rggen.register_9_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:84:3, endln:84:14
    |vpiName:register_9_bit_field_0
    |vpiFullName:work@rggen.register_9_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_1), line:85:31, endln:85:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_1), line:85:31, endln:85:53
      |vpiFullName:work@rggen.register_9_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:85:3, endln:85:14
    |vpiName:register_9_bit_field_1
    |vpiFullName:work@rggen.register_9_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_2), line:86:31, endln:86:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_2), line:86:31, endln:86:53
      |vpiFullName:work@rggen.register_9_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:86:3, endln:86:14
    |vpiName:register_9_bit_field_2
    |vpiFullName:work@rggen.register_9_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_3), line:87:31, endln:87:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_3), line:87:31, endln:87:53
      |vpiFullName:work@rggen.register_9_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:87:3, endln:87:14
    |vpiName:register_9_bit_field_3
    |vpiFullName:work@rggen.register_9_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_4), line:88:31, endln:88:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_4), line:88:31, endln:88:53
      |vpiFullName:work@rggen.register_9_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:88:3, endln:88:14
    |vpiName:register_9_bit_field_4
    |vpiFullName:work@rggen.register_9_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_9_bit_field_5), line:89:31, endln:89:53
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_9_bit_field_5)
      |vpiParent:
      \_logic_net: (work@rggen.register_9_bit_field_5), line:89:31, endln:89:53
      |vpiFullName:work@rggen.register_9_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:89:3, endln:89:14
    |vpiName:register_9_bit_field_5
    |vpiFullName:work@rggen.register_9_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_10_bit_field_0), line:90:31, endln:90:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_10_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_10_bit_field_0), line:90:31, endln:90:54
      |vpiFullName:work@rggen.register_10_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:90:3, endln:90:14
    |vpiName:register_10_bit_field_0
    |vpiFullName:work@rggen.register_10_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_10_bit_field_1), line:91:31, endln:91:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_10_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_10_bit_field_1), line:91:31, endln:91:54
      |vpiFullName:work@rggen.register_10_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:91:3, endln:91:14
    |vpiName:register_10_bit_field_1
    |vpiFullName:work@rggen.register_10_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_10_bit_field_2), line:92:31, endln:92:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_10_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_10_bit_field_2), line:92:31, endln:92:54
      |vpiFullName:work@rggen.register_10_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:92:3, endln:92:14
    |vpiName:register_10_bit_field_2
    |vpiFullName:work@rggen.register_10_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_11_bit_field_0), line:93:31, endln:93:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_11_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_11_bit_field_0), line:93:31, endln:93:54
      |vpiFullName:work@rggen.register_11_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:93:3, endln:93:14
    |vpiName:register_11_bit_field_0
    |vpiFullName:work@rggen.register_11_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_11_bit_field_1), line:94:31, endln:94:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_11_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_11_bit_field_1), line:94:31, endln:94:54
      |vpiFullName:work@rggen.register_11_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:94:3, endln:94:14
    |vpiName:register_11_bit_field_1
    |vpiFullName:work@rggen.register_11_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_12_bit_field_0), line:95:31, endln:95:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_12_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_12_bit_field_0), line:95:31, endln:95:54
      |vpiFullName:work@rggen.register_12_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:95:3, endln:95:8
    |vpiName:register_12_bit_field_0
    |vpiFullName:work@rggen.register_12_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_12_bit_field_1), line:96:31, endln:96:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_12_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_12_bit_field_1), line:96:31, endln:96:54
      |vpiFullName:work@rggen.register_12_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:96:3, endln:96:8
    |vpiName:register_12_bit_field_1
    |vpiFullName:work@rggen.register_12_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_0), line:97:31, endln:97:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_0)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_0), line:97:31, endln:97:54
      |vpiFullName:work@rggen.register_13_bit_field_0
      |vpiActual:
      \_logic_typespec: , line:97:3, endln:97:14
    |vpiName:register_13_bit_field_0
    |vpiFullName:work@rggen.register_13_bit_field_0
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_1), line:98:31, endln:98:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_1)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_1), line:98:31, endln:98:54
      |vpiFullName:work@rggen.register_13_bit_field_1
      |vpiActual:
      \_logic_typespec: , line:98:3, endln:98:14
    |vpiName:register_13_bit_field_1
    |vpiFullName:work@rggen.register_13_bit_field_1
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_2), line:99:31, endln:99:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_2)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_2), line:99:31, endln:99:54
      |vpiFullName:work@rggen.register_13_bit_field_2
      |vpiActual:
      \_logic_typespec: , line:99:3, endln:99:14
    |vpiName:register_13_bit_field_2
    |vpiFullName:work@rggen.register_13_bit_field_2
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_3), line:100:31, endln:100:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_3)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_3), line:100:31, endln:100:54
      |vpiFullName:work@rggen.register_13_bit_field_3
      |vpiActual:
      \_logic_typespec: , line:100:3, endln:100:14
    |vpiName:register_13_bit_field_3
    |vpiFullName:work@rggen.register_13_bit_field_3
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_3_write_trigger), line:101:31, endln:101:68
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_3_write_trigger)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_3_write_trigger), line:101:31, endln:101:68
      |vpiFullName:work@rggen.register_13_bit_field_3_write_trigger
      |vpiActual:
      \_logic_typespec: , line:101:3, endln:101:8
    |vpiName:register_13_bit_field_3_write_trigger
    |vpiFullName:work@rggen.register_13_bit_field_3_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_3_read_trigger), line:102:31, endln:102:67
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_3_read_trigger)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_3_read_trigger), line:102:31, endln:102:67
      |vpiFullName:work@rggen.register_13_bit_field_3_read_trigger
      |vpiActual:
      \_logic_typespec: , line:102:3, endln:102:8
    |vpiName:register_13_bit_field_3_read_trigger
    |vpiFullName:work@rggen.register_13_bit_field_3_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_4), line:103:31, endln:103:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_4)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_4), line:103:31, endln:103:54
      |vpiFullName:work@rggen.register_13_bit_field_4
      |vpiActual:
      \_logic_typespec: , line:103:3, endln:103:14
    |vpiName:register_13_bit_field_4
    |vpiFullName:work@rggen.register_13_bit_field_4
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_5), line:104:31, endln:104:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_5)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_5), line:104:31, endln:104:54
      |vpiFullName:work@rggen.register_13_bit_field_5
      |vpiActual:
      \_logic_typespec: , line:104:3, endln:104:14
    |vpiName:register_13_bit_field_5
    |vpiFullName:work@rggen.register_13_bit_field_5
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_6), line:105:31, endln:105:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_6)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_6), line:105:31, endln:105:54
      |vpiFullName:work@rggen.register_13_bit_field_6
      |vpiActual:
      \_logic_typespec: , line:105:3, endln:105:14
    |vpiName:register_13_bit_field_6
    |vpiFullName:work@rggen.register_13_bit_field_6
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_6_hw_clear), line:106:31, endln:106:63
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_6_hw_clear)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_6_hw_clear), line:106:31, endln:106:63
      |vpiFullName:work@rggen.register_13_bit_field_6_hw_clear
      |vpiActual:
      \_logic_typespec: , line:106:3, endln:106:14
    |vpiName:register_13_bit_field_6_hw_clear
    |vpiFullName:work@rggen.register_13_bit_field_6_hw_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_7), line:107:31, endln:107:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_7)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_7), line:107:31, endln:107:54
      |vpiFullName:work@rggen.register_13_bit_field_7
      |vpiActual:
      \_logic_typespec: , line:107:3, endln:107:14
    |vpiName:register_13_bit_field_7
    |vpiFullName:work@rggen.register_13_bit_field_7
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_7_hw_set), line:108:31, endln:108:61
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_7_hw_set)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_7_hw_set), line:108:31, endln:108:61
      |vpiFullName:work@rggen.register_13_bit_field_7_hw_set
      |vpiActual:
      \_logic_typespec: , line:108:3, endln:108:14
    |vpiName:register_13_bit_field_7_hw_set
    |vpiFullName:work@rggen.register_13_bit_field_7_hw_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_8), line:109:31, endln:109:54
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_8)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_8), line:109:31, endln:109:54
      |vpiFullName:work@rggen.register_13_bit_field_8
      |vpiActual:
      \_logic_typespec: , line:109:3, endln:109:14
    |vpiName:register_13_bit_field_8
    |vpiFullName:work@rggen.register_13_bit_field_8
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_enable), line:110:31, endln:110:70
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_8_hw_write_enable)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_enable), line:110:31, endln:110:70
      |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_enable
      |vpiActual:
      \_logic_typespec: , line:110:3, endln:110:8
    |vpiName:register_13_bit_field_8_hw_write_enable
    |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_data), line:111:31, endln:111:68
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen.register_13_bit_field_8_hw_write_data)
      |vpiParent:
      \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_data), line:111:31, endln:111:68
      |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_data
      |vpiActual:
      \_logic_typespec: , line:111:3, endln:111:14
    |vpiName:register_13_bit_field_8_hw_write_data
    |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen.u_block_0.register_15_bus_if.register_15_bus_if), line:269:50, endln:269:68
    |vpiParent:
    \_port: (register_15_bus_if), line:269:5, endln:269:92
    |vpiName:register_15_bus_if
    |vpiFullName:work@rggen.u_block_0.register_15_bus_if.register_15_bus_if
    |vpiNetType:1
  |vpiProcess:
  \_always: , line:114:3, endln:147:6
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiStmt:
    \_begin: (work@rggen), line:114:15, endln:147:6
      |vpiParent:
      \_always: , line:114:3, endln:147:6
      |vpiFullName:work@rggen
      |vpiStmt:
      \_assignment: , line:115:5, endln:115:69
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_0_bit_field_0), line:115:47, endln:115:69
          |vpiParent:
          \_assignment: , line:115:5, endln:115:69
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiActual:
          \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
        |vpiLhs:
        \_ref_obj: (work@rggen.register_2_bit_field_0), line:115:5, endln:115:27
          |vpiParent:
          \_assignment: , line:115:5, endln:115:69
          |vpiName:register_2_bit_field_0
          |vpiFullName:work@rggen.register_2_bit_field_0
          |vpiActual:
          \_logic_net: (work@rggen.register_2_bit_field_0), line:25:31, endln:25:53
      |vpiStmt:
      \_assignment: , line:116:5, endln:116:80
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_bit_select: (work@rggen.register_3_bit_field_3_trigger), line:116:78, endln:116:79
          |vpiParent:
          \_assignment: , line:116:5, endln:116:80
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiIndex:
          \_constant: , line:116:78, endln:116:79
            |vpiParent:
            \_bit_select: (work@rggen.register_3_bit_field_3_trigger), line:116:78, endln:116:79
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_2_bit_field_2_latch), line:116:5, endln:116:33
          |vpiParent:
          \_assignment: , line:116:5, endln:116:80
          |vpiName:register_2_bit_field_2_latch
          |vpiFullName:work@rggen.register_2_bit_field_2_latch
          |vpiActual:
          \_logic_net: (work@rggen.register_2_bit_field_2_latch), line:26:31, endln:26:59
      |vpiStmt:
      \_assignment: , line:117:5, endln:117:69
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_0_bit_field_0), line:117:47, endln:117:69
          |vpiParent:
          \_assignment: , line:117:5, endln:117:69
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiActual:
          \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
        |vpiLhs:
        \_bit_select: (work@rggen.register_2_bit_field_2), line:117:5, endln:117:30
          |vpiParent:
          \_assignment: , line:117:5, endln:117:69
          |vpiName:register_2_bit_field_2
          |vpiFullName:work@rggen.register_2_bit_field_2
          |vpiIndex:
          \_constant: , line:117:28, endln:117:29
            |vpiParent:
            \_bit_select: (work@rggen.register_2_bit_field_2), line:117:5, endln:117:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:118:5, endln:118:69
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_0_bit_field_0), line:118:47, endln:118:69
          |vpiParent:
          \_assignment: , line:118:5, endln:118:69
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiActual:
          \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
        |vpiLhs:
        \_bit_select: (work@rggen.register_2_bit_field_3), line:118:5, endln:118:30
          |vpiParent:
          \_assignment: , line:118:5, endln:118:69
          |vpiName:register_2_bit_field_3
          |vpiFullName:work@rggen.register_2_bit_field_3
          |vpiIndex:
          \_constant: , line:118:28, endln:118:29
            |vpiParent:
            \_bit_select: (work@rggen.register_2_bit_field_3), line:118:5, endln:118:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:119:5, endln:119:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:119:47, endln:119:77
          |vpiParent:
          \_assignment: , line:119:5, endln:119:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_4_bit_field_0_set), line:119:5, endln:119:31
          |vpiParent:
          \_assignment: , line:119:5, endln:119:77
          |vpiName:register_4_bit_field_0_set
          |vpiFullName:work@rggen.register_4_bit_field_0_set
          |vpiActual:
          \_logic_net: (work@rggen.register_4_bit_field_0_set), line:33:31, endln:33:57
      |vpiStmt:
      \_assignment: , line:120:5, endln:120:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:120:47, endln:120:77
          |vpiParent:
          \_assignment: , line:120:5, endln:120:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_4_bit_field_1_set), line:120:5, endln:120:31
          |vpiParent:
          \_assignment: , line:120:5, endln:120:77
          |vpiName:register_4_bit_field_1_set
          |vpiFullName:work@rggen.register_4_bit_field_1_set
          |vpiActual:
          \_logic_net: (work@rggen.register_4_bit_field_1_set), line:35:31, endln:35:57
      |vpiStmt:
      \_assignment: , line:121:5, endln:121:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_2_trigger), line:121:47, endln:121:77
          |vpiParent:
          \_assignment: , line:121:5, endln:121:77
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_4_bit_field_3_clear), line:121:5, endln:121:33
          |vpiParent:
          \_assignment: , line:121:5, endln:121:77
          |vpiName:register_4_bit_field_3_clear
          |vpiFullName:work@rggen.register_4_bit_field_3_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_4_bit_field_3_clear), line:38:31, endln:38:59
      |vpiStmt:
      \_assignment: , line:122:5, endln:122:80
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_bit_select: (work@rggen.register_3_bit_field_2_trigger), line:122:78, endln:122:79
          |vpiParent:
          \_assignment: , line:122:5, endln:122:80
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiIndex:
          \_constant: , line:122:78, endln:122:79
            |vpiParent:
            \_bit_select: (work@rggen.register_3_bit_field_2_trigger), line:122:78, endln:122:79
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_5_bit_field_0_clear), line:122:5, endln:122:33
          |vpiParent:
          \_assignment: , line:122:5, endln:122:80
          |vpiName:register_5_bit_field_0_clear
          |vpiFullName:work@rggen.register_5_bit_field_0_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_5_bit_field_0_clear), line:40:31, endln:40:59
      |vpiStmt:
      \_assignment: , line:123:5, endln:123:80
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_bit_select: (work@rggen.register_3_bit_field_3_trigger), line:123:78, endln:123:79
          |vpiParent:
          \_assignment: , line:123:5, endln:123:80
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiIndex:
          \_constant: , line:123:78, endln:123:79
            |vpiParent:
            \_bit_select: (work@rggen.register_3_bit_field_3_trigger), line:123:78, endln:123:79
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_5_bit_field_2_set), line:123:5, endln:123:31
          |vpiParent:
          \_assignment: , line:123:5, endln:123:80
          |vpiName:register_5_bit_field_2_set
          |vpiFullName:work@rggen.register_5_bit_field_2_set
          |vpiActual:
          \_logic_net: (work@rggen.register_5_bit_field_2_set), line:43:31, endln:43:57
      |vpiStmt:
      \_assignment: , line:124:5, endln:124:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:124:47, endln:124:74
          |vpiParent:
          \_assignment: , line:124:5, endln:124:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:124:70, endln:124:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:124:72, endln:124:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@rggen.register_5_bit_field_2), line:124:5, endln:124:30
          |vpiParent:
          \_assignment: , line:124:5, endln:124:74
          |vpiName:register_5_bit_field_2
          |vpiFullName:work@rggen.register_5_bit_field_2
          |vpiIndex:
          \_constant: , line:124:28, endln:124:29
            |vpiParent:
            \_bit_select: (work@rggen.register_5_bit_field_2), line:124:5, endln:124:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:125:5, endln:125:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:125:47, endln:125:74
          |vpiParent:
          \_assignment: , line:125:5, endln:125:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:125:70, endln:125:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:125:72, endln:125:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@rggen.register_5_bit_field_3), line:125:5, endln:125:30
          |vpiParent:
          \_assignment: , line:125:5, endln:125:74
          |vpiName:register_5_bit_field_3
          |vpiFullName:work@rggen.register_5_bit_field_3
          |vpiIndex:
          \_constant: , line:125:28, endln:125:29
            |vpiParent:
            \_bit_select: (work@rggen.register_5_bit_field_3), line:125:5, endln:125:30
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:126:5, endln:126:69
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_0_bit_field_2), line:126:47, endln:126:69
          |vpiParent:
          \_assignment: , line:126:5, endln:126:69
          |vpiName:register_0_bit_field_2
          |vpiFullName:work@rggen.register_0_bit_field_2
          |vpiActual:
          \_logic_net: (work@rggen.register_0_bit_field_2), line:19:31, endln:19:53
        |vpiLhs:
        \_ref_obj: (work@rggen.register_5_bit_field_4_enable), line:126:5, endln:126:34
          |vpiParent:
          \_assignment: , line:126:5, endln:126:69
          |vpiName:register_5_bit_field_4_enable
          |vpiFullName:work@rggen.register_5_bit_field_4_enable
          |vpiActual:
          \_logic_net: (work@rggen.register_5_bit_field_4_enable), line:46:31, endln:46:60
      |vpiStmt:
      \_assignment: , line:127:5, endln:127:69
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_0_bit_field_2), line:127:47, endln:127:69
          |vpiParent:
          \_assignment: , line:127:5, endln:127:69
          |vpiName:register_0_bit_field_2
          |vpiFullName:work@rggen.register_0_bit_field_2
          |vpiActual:
          \_logic_net: (work@rggen.register_0_bit_field_2), line:19:31, endln:19:53
        |vpiLhs:
        \_ref_obj: (work@rggen.register_5_bit_field_7_lock), line:127:5, endln:127:32
          |vpiParent:
          \_assignment: , line:127:5, endln:127:69
          |vpiName:register_5_bit_field_7_lock
          |vpiFullName:work@rggen.register_5_bit_field_7_lock
          |vpiActual:
          \_logic_net: (work@rggen.register_5_bit_field_7_lock), line:50:31, endln:50:58
      |vpiStmt:
      \_assignment: , line:128:5, endln:128:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:128:47, endln:128:77
          |vpiParent:
          \_assignment: , line:128:5, endln:128:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_0_set), line:128:5, endln:128:31
          |vpiParent:
          \_assignment: , line:128:5, endln:128:77
          |vpiName:register_6_bit_field_0_set
          |vpiFullName:work@rggen.register_6_bit_field_0_set
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_0_set), line:54:31, endln:54:57
      |vpiStmt:
      \_assignment: , line:129:5, endln:129:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:129:47, endln:129:77
          |vpiParent:
          \_assignment: , line:129:5, endln:129:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_1_set), line:129:5, endln:129:31
          |vpiParent:
          \_assignment: , line:129:5, endln:129:77
          |vpiName:register_6_bit_field_1_set
          |vpiFullName:work@rggen.register_6_bit_field_1_set
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_1_set), line:56:31, endln:56:57
      |vpiStmt:
      \_assignment: , line:130:5, endln:130:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:130:47, endln:130:77
          |vpiParent:
          \_assignment: , line:130:5, endln:130:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_3_set), line:130:5, endln:130:31
          |vpiParent:
          \_assignment: , line:130:5, endln:130:77
          |vpiName:register_6_bit_field_3_set
          |vpiFullName:work@rggen.register_6_bit_field_3_set
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_3_set), line:59:31, endln:59:57
      |vpiStmt:
      \_assignment: , line:131:5, endln:131:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:131:47, endln:131:77
          |vpiParent:
          \_assignment: , line:131:5, endln:131:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_4_set), line:131:5, endln:131:31
          |vpiParent:
          \_assignment: , line:131:5, endln:131:77
          |vpiName:register_6_bit_field_4_set
          |vpiFullName:work@rggen.register_6_bit_field_4_set
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_4_set), line:61:31, endln:61:57
      |vpiStmt:
      \_assignment: , line:132:5, endln:132:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_2_trigger), line:132:47, endln:132:77
          |vpiParent:
          \_assignment: , line:132:5, endln:132:77
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_6_clear), line:132:5, endln:132:33
          |vpiParent:
          \_assignment: , line:132:5, endln:132:77
          |vpiName:register_6_bit_field_6_clear
          |vpiFullName:work@rggen.register_6_bit_field_6_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_6_clear), line:64:31, endln:64:59
      |vpiStmt:
      \_assignment: , line:133:5, endln:133:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_2_trigger), line:133:47, endln:133:77
          |vpiParent:
          \_assignment: , line:133:5, endln:133:77
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_6_bit_field_7_clear), line:133:5, endln:133:33
          |vpiParent:
          \_assignment: , line:133:5, endln:133:77
          |vpiName:register_6_bit_field_7_clear
          |vpiFullName:work@rggen.register_6_bit_field_7_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_6_bit_field_7_clear), line:66:31, endln:66:59
      |vpiStmt:
      \_assignment: , line:134:5, endln:134:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:134:47, endln:134:77
          |vpiParent:
          \_assignment: , line:134:5, endln:134:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_8_bit_field_0_set), line:134:5, endln:134:31
          |vpiParent:
          \_assignment: , line:134:5, endln:134:77
          |vpiName:register_8_bit_field_0_set
          |vpiFullName:work@rggen.register_8_bit_field_0_set
          |vpiActual:
          \_logic_net: (work@rggen.register_8_bit_field_0_set), line:74:31, endln:74:57
      |vpiStmt:
      \_assignment: , line:135:5, endln:135:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_2_trigger), line:135:47, endln:135:77
          |vpiParent:
          \_assignment: , line:135:5, endln:135:77
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_8_bit_field_1_clear), line:135:5, endln:135:33
          |vpiParent:
          \_assignment: , line:135:5, endln:135:77
          |vpiName:register_8_bit_field_1_clear
          |vpiFullName:work@rggen.register_8_bit_field_1_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_8_bit_field_1_clear), line:76:31, endln:76:59
      |vpiStmt:
      \_assignment: , line:136:5, endln:136:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_3_trigger), line:136:47, endln:136:77
          |vpiParent:
          \_assignment: , line:136:5, endln:136:77
          |vpiName:register_3_bit_field_3_trigger
          |vpiFullName:work@rggen.register_3_bit_field_3_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_8_bit_field_2_set), line:136:5, endln:136:31
          |vpiParent:
          \_assignment: , line:136:5, endln:136:77
          |vpiName:register_8_bit_field_2_set
          |vpiFullName:work@rggen.register_8_bit_field_2_set
          |vpiActual:
          \_logic_net: (work@rggen.register_8_bit_field_2_set), line:78:31, endln:78:57
      |vpiStmt:
      \_assignment: , line:137:5, endln:137:77
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_3_bit_field_2_trigger), line:137:47, endln:137:77
          |vpiParent:
          \_assignment: , line:137:5, endln:137:77
          |vpiName:register_3_bit_field_2_trigger
          |vpiFullName:work@rggen.register_3_bit_field_2_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
        |vpiLhs:
        \_ref_obj: (work@rggen.register_8_bit_field_3_clear), line:137:5, endln:137:33
          |vpiParent:
          \_assignment: , line:137:5, endln:137:77
          |vpiName:register_8_bit_field_3_clear
          |vpiFullName:work@rggen.register_8_bit_field_3_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_8_bit_field_3_clear), line:80:31, endln:80:59
      |vpiStmt:
      \_assignment: , line:138:5, endln:138:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:138:47, endln:138:74
          |vpiParent:
          \_assignment: , line:138:5, endln:138:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:138:70, endln:138:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:138:72, endln:138:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_9_bit_field_1), line:138:5, endln:138:27
          |vpiParent:
          \_assignment: , line:138:5, endln:138:74
          |vpiName:register_9_bit_field_1
          |vpiFullName:work@rggen.register_9_bit_field_1
          |vpiActual:
          \_logic_net: (work@rggen.register_9_bit_field_1), line:85:31, endln:85:53
      |vpiStmt:
      \_assignment: , line:139:5, endln:139:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:139:47, endln:139:74
          |vpiParent:
          \_assignment: , line:139:5, endln:139:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:139:70, endln:139:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:139:72, endln:139:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@rggen.register_9_bit_field_3), line:139:5, endln:139:30
          |vpiParent:
          \_assignment: , line:139:5, endln:139:74
          |vpiName:register_9_bit_field_3
          |vpiFullName:work@rggen.register_9_bit_field_3
          |vpiIndex:
          \_constant: , line:139:28, endln:139:29
            |vpiParent:
            \_bit_select: (work@rggen.register_9_bit_field_3), line:139:5, endln:139:30
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:140:5, endln:140:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:140:47, endln:140:74
          |vpiParent:
          \_assignment: , line:140:5, endln:140:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:140:70, endln:140:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:140:72, endln:140:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_9_bit_field_4), line:140:5, endln:140:27
          |vpiParent:
          \_assignment: , line:140:5, endln:140:74
          |vpiName:register_9_bit_field_4
          |vpiFullName:work@rggen.register_9_bit_field_4
          |vpiActual:
          \_logic_net: (work@rggen.register_9_bit_field_4), line:88:31, endln:88:53
      |vpiStmt:
      \_assignment: , line:141:5, endln:141:74
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_part_select: register_0_bit_field_0 (work@rggen.register_0_bit_field_0), line:141:47, endln:141:74
          |vpiParent:
          \_assignment: , line:141:5, endln:141:74
          |vpiName:register_0_bit_field_0
          |vpiFullName:work@rggen.register_0_bit_field_0
          |vpiDefName:register_0_bit_field_0
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_constant: , line:141:70, endln:141:71
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiRightRange:
          \_constant: , line:141:72, endln:141:73
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen.register_9_bit_field_5), line:141:5, endln:141:27
          |vpiParent:
          \_assignment: , line:141:5, endln:141:74
          |vpiName:register_9_bit_field_5
          |vpiFullName:work@rggen.register_9_bit_field_5
          |vpiActual:
          \_logic_net: (work@rggen.register_9_bit_field_5), line:89:31, endln:89:53
      |vpiStmt:
      \_assignment: , line:142:5, endln:142:70
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_13_bit_field_0), line:142:47, endln:142:70
          |vpiParent:
          \_assignment: , line:142:5, endln:142:70
          |vpiName:register_13_bit_field_0
          |vpiFullName:work@rggen.register_13_bit_field_0
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_0), line:97:31, endln:97:54
        |vpiLhs:
        \_ref_obj: (work@rggen.register_13_bit_field_1), line:142:5, endln:142:28
          |vpiParent:
          \_assignment: , line:142:5, endln:142:70
          |vpiName:register_13_bit_field_1
          |vpiFullName:work@rggen.register_13_bit_field_1
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_1), line:98:31, endln:98:54
      |vpiStmt:
      \_assignment: , line:143:5, endln:143:83
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_13_bit_field_3_read_trigger), line:143:47, endln:143:83
          |vpiParent:
          \_assignment: , line:143:5, endln:143:83
          |vpiName:register_13_bit_field_3_read_trigger
          |vpiFullName:work@rggen.register_13_bit_field_3_read_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_3_read_trigger), line:102:31, endln:102:67
        |vpiLhs:
        \_ref_obj: (work@rggen.register_13_bit_field_6_hw_clear), line:143:5, endln:143:37
          |vpiParent:
          \_assignment: , line:143:5, endln:143:83
          |vpiName:register_13_bit_field_6_hw_clear
          |vpiFullName:work@rggen.register_13_bit_field_6_hw_clear
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_6_hw_clear), line:106:31, endln:106:63
      |vpiStmt:
      \_assignment: , line:144:5, endln:144:83
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_13_bit_field_3_read_trigger), line:144:47, endln:144:83
          |vpiParent:
          \_assignment: , line:144:5, endln:144:83
          |vpiName:register_13_bit_field_3_read_trigger
          |vpiFullName:work@rggen.register_13_bit_field_3_read_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_3_read_trigger), line:102:31, endln:102:67
        |vpiLhs:
        \_ref_obj: (work@rggen.register_13_bit_field_7_hw_set), line:144:5, endln:144:35
          |vpiParent:
          \_assignment: , line:144:5, endln:144:83
          |vpiName:register_13_bit_field_7_hw_set
          |vpiFullName:work@rggen.register_13_bit_field_7_hw_set
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_7_hw_set), line:108:31, endln:108:61
      |vpiStmt:
      \_assignment: , line:145:5, endln:145:84
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_13_bit_field_3_write_trigger), line:145:47, endln:145:84
          |vpiParent:
          \_assignment: , line:145:5, endln:145:84
          |vpiName:register_13_bit_field_3_write_trigger
          |vpiFullName:work@rggen.register_13_bit_field_3_write_trigger
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_3_write_trigger), line:101:31, endln:101:68
        |vpiLhs:
        \_ref_obj: (work@rggen.register_13_bit_field_8_hw_write_enable), line:145:5, endln:145:44
          |vpiParent:
          \_assignment: , line:145:5, endln:145:84
          |vpiName:register_13_bit_field_8_hw_write_enable
          |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_enable
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_enable), line:110:31, endln:110:70
      |vpiStmt:
      \_assignment: , line:146:5, endln:146:70
        |vpiParent:
        \_begin: (work@rggen), line:114:15, endln:147:6
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_ref_obj: (work@rggen.register_13_bit_field_3), line:146:47, endln:146:70
          |vpiParent:
          \_assignment: , line:146:5, endln:146:70
          |vpiName:register_13_bit_field_3
          |vpiFullName:work@rggen.register_13_bit_field_3
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_3), line:100:31, endln:100:54
        |vpiLhs:
        \_ref_obj: (work@rggen.register_13_bit_field_8_hw_write_data), line:146:5, endln:146:42
          |vpiParent:
          \_assignment: , line:146:5, endln:146:70
          |vpiName:register_13_bit_field_8_hw_write_data
          |vpiFullName:work@rggen.register_13_bit_field_8_hw_write_data
          |vpiActual:
          \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_data), line:111:31, endln:111:68
    |vpiAlwaysType:2
  |vpiModuleArray:
  \_module_array: (work@rggen_apb_if), line:16:31, endln:16:37
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiName:apb_if
    |vpiFullName:work@rggen_apb_if
    |vpiRange:
    \_range: , line:16:38, endln:16:39
      |vpiParent:
      \_module_array: (work@rggen_apb_if), line:16:31, endln:16:37
      |vpiLeftRange:
      \_constant: 
        |vpiParent:
        \_range: , line:16:38, endln:16:39
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiRightRange:
      \_operation: , line:16:38, endln:16:39
        |vpiParent:
        \_range: , line:16:38, endln:16:39
        |vpiOpType:11
        |vpiOperand:
        \_constant: , line:16:38, endln:16:39
          |vpiParent:
          \_operation: , line:16:38, endln:16:39
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiOperand:
        \_constant: 
          |vpiSize:64
          |INT:1
          |vpiConstType:7
    |vpiElemTypespec:
    \_ref_typespec: (work@rggen.apb_if)
      |vpiParent:
      \_module_array: (work@rggen_apb_if), line:16:31, endln:16:37
      |vpiFullName:work@rggen.apb_if
      |vpiActual:
      \_module_typespec: (rggen_apb_if), line:16:3, endln:16:15
  |vpiRefModule:
  \_ref_module: work@rggen_bus_if (register_15_bus_if), line:112:31, endln:112:49
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiName:register_15_bus_if
    |vpiDefName:work@rggen_bus_if
    |vpiActual:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
  |vpiRefModule:
  \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiName:u_block_0
    |vpiDefName:work@block_0
    |vpiActual:
    \_module_inst: work@block_0 (work@block_0), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_0.sv, line:22:1, endln:2302:10
    |vpiPort:
    \_port: (i_clk), line:157:5, endln:157:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_clk.clk), line:157:50, endln:157:53
        |vpiParent:
        \_port: (i_clk), line:157:5, endln:157:92
        |vpiName:clk
        |vpiFullName:work@rggen.u_block_0.i_clk.clk
        |vpiActual:
        \_logic_net: (work@rggen.clk), line:14:31, endln:14:34
    |vpiPort:
    \_port: (i_rst_n), line:158:5, endln:158:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_rst_n.rst_n), line:158:50, endln:158:55
        |vpiParent:
        \_port: (i_rst_n), line:158:5, endln:158:92
        |vpiName:rst_n
        |vpiFullName:work@rggen.u_block_0.i_rst_n.rst_n
        |vpiActual:
        \_logic_net: (work@rggen.rst_n), line:15:31, endln:15:36
    |vpiPort:
    \_port: (apb_if), line:159:5, endln:159:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:apb_if
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.apb_if), line:159:57, endln:159:58
        |vpiParent:
        \_port: (apb_if), line:159:5, endln:159:92
        |vpiName:apb_if
        |vpiFullName:work@rggen.u_block_0.apb_if
        |vpiIndex:
        \_constant: , line:159:57, endln:159:58
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.apb_if), line:159:57, endln:159:58
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_0_bit_field_0), line:160:5, endln:160:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_0.register_0_bit_field_0), line:160:50, endln:160:72
        |vpiParent:
        \_port: (o_register_0_bit_field_0), line:160:5, endln:160:92
        |vpiName:register_0_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_0.register_0_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_0), line:17:31, endln:17:53
    |vpiPort:
    \_port: (o_register_0_bit_field_1), line:161:5, endln:161:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_1.register_0_bit_field_1), line:161:50, endln:161:72
        |vpiParent:
        \_port: (o_register_0_bit_field_1), line:161:5, endln:161:92
        |vpiName:register_0_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_1.register_0_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_1), line:18:31, endln:18:53
    |vpiPort:
    \_port: (o_register_0_bit_field_2), line:162:5, endln:162:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_2.register_0_bit_field_2), line:162:50, endln:162:72
        |vpiParent:
        \_port: (o_register_0_bit_field_2), line:162:5, endln:162:92
        |vpiName:register_0_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_2.register_0_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_2), line:19:31, endln:19:53
    |vpiPort:
    \_port: (o_register_0_bit_field_3), line:163:5, endln:163:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_3.register_0_bit_field_3), line:163:50, endln:163:72
        |vpiParent:
        \_port: (o_register_0_bit_field_3), line:163:5, endln:163:92
        |vpiName:register_0_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_3.register_0_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_3), line:20:31, endln:20:53
    |vpiPort:
    \_port: (o_register_0_bit_field_4), line:164:5, endln:164:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_4.register_0_bit_field_4), line:164:50, endln:164:72
        |vpiParent:
        \_port: (o_register_0_bit_field_4), line:164:5, endln:164:92
        |vpiName:register_0_bit_field_4
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_4.register_0_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_4), line:21:31, endln:21:53
    |vpiPort:
    \_port: (o_register_0_bit_field_5), line:165:5, endln:165:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_5
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_5.register_0_bit_field_5), line:165:50, endln:165:72
        |vpiParent:
        \_port: (o_register_0_bit_field_5), line:165:5, endln:165:92
        |vpiName:register_0_bit_field_5
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_5.register_0_bit_field_5
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_5), line:22:31, endln:22:53
    |vpiPort:
    \_port: (o_register_0_bit_field_6), line:166:5, endln:166:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_0_bit_field_6
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_0_bit_field_6.register_0_bit_field_6), line:166:50, endln:166:72
        |vpiParent:
        \_port: (o_register_0_bit_field_6), line:166:5, endln:166:92
        |vpiName:register_0_bit_field_6
        |vpiFullName:work@rggen.u_block_0.o_register_0_bit_field_6.register_0_bit_field_6
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_6), line:23:31, endln:23:53
    |vpiPort:
    \_port: (i_register_0_bit_field_6), line:167:5, endln:167:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_0_bit_field_6
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_0_bit_field_6.register_0_bit_field_6), line:167:50, endln:167:72
        |vpiParent:
        \_port: (i_register_0_bit_field_6), line:167:5, endln:167:92
        |vpiName:register_0_bit_field_6
        |vpiFullName:work@rggen.u_block_0.i_register_0_bit_field_6.register_0_bit_field_6
        |vpiActual:
        \_logic_net: (work@rggen.register_0_bit_field_6), line:23:31, endln:23:53
    |vpiPort:
    \_port: (o_register_1), line:168:5, endln:168:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_1.register_1), line:168:50, endln:168:60
        |vpiParent:
        \_port: (o_register_1), line:168:5, endln:168:92
        |vpiName:register_1
        |vpiFullName:work@rggen.u_block_0.o_register_1.register_1
        |vpiActual:
        \_logic_net: (work@rggen.register_1), line:24:31, endln:24:41
    |vpiPort:
    \_port: (i_register_2_bit_field_0), line:169:5, endln:169:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_2_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_2_bit_field_0.register_2_bit_field_0), line:169:50, endln:169:72
        |vpiParent:
        \_port: (i_register_2_bit_field_0), line:169:5, endln:169:92
        |vpiName:register_2_bit_field_0
        |vpiFullName:work@rggen.u_block_0.i_register_2_bit_field_0.register_2_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_2_bit_field_0), line:25:31, endln:25:53
    |vpiPort:
    \_port: (i_register_2_bit_field_2_latch), line:170:5, endln:170:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_2_bit_field_2_latch
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_2_bit_field_2_latch.register_2_bit_field_2_latch), line:170:50, endln:170:78
        |vpiParent:
        \_port: (i_register_2_bit_field_2_latch), line:170:5, endln:170:92
        |vpiName:register_2_bit_field_2_latch
        |vpiFullName:work@rggen.u_block_0.i_register_2_bit_field_2_latch.register_2_bit_field_2_latch
        |vpiActual:
        \_logic_net: (work@rggen.register_2_bit_field_2_latch), line:26:31, endln:26:59
    |vpiPort:
    \_port: (i_register_2_bit_field_2), line:171:5, endln:171:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_2_bit_field_2
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_2_bit_field_2), line:171:73, endln:171:74
        |vpiParent:
        \_port: (i_register_2_bit_field_2), line:171:5, endln:171:92
        |vpiName:register_2_bit_field_2
        |vpiFullName:work@rggen.u_block_0.register_2_bit_field_2
        |vpiIndex:
        \_constant: , line:171:73, endln:171:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_2_bit_field_2), line:171:73, endln:171:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_2_bit_field_2), line:172:5, endln:172:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_2_bit_field_2
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_2_bit_field_2), line:172:73, endln:172:74
        |vpiParent:
        \_port: (o_register_2_bit_field_2), line:172:5, endln:172:92
        |vpiName:register_2_bit_field_2
        |vpiFullName:work@rggen.u_block_0.register_2_bit_field_2
        |vpiIndex:
        \_constant: , line:172:73, endln:172:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_2_bit_field_2), line:172:73, endln:172:74
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: (i_register_2_bit_field_3), line:173:5, endln:173:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_2_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_2_bit_field_3), line:173:73, endln:173:74
        |vpiParent:
        \_port: (i_register_2_bit_field_3), line:173:5, endln:173:92
        |vpiName:register_2_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_2_bit_field_3
        |vpiIndex:
        \_constant: , line:173:73, endln:173:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_2_bit_field_3), line:173:73, endln:173:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_2_bit_field_3), line:174:5, endln:174:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_2_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_2_bit_field_3), line:174:73, endln:174:74
        |vpiParent:
        \_port: (o_register_2_bit_field_3), line:174:5, endln:174:92
        |vpiName:register_2_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_2_bit_field_3
        |vpiIndex:
        \_constant: , line:174:73, endln:174:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_2_bit_field_3), line:174:73, endln:174:74
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_3_bit_field_0), line:175:5, endln:175:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_3_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_3_bit_field_0.register_3_bit_field_0), line:175:50, endln:175:72
        |vpiParent:
        \_port: (o_register_3_bit_field_0), line:175:5, endln:175:92
        |vpiName:register_3_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_3_bit_field_0.register_3_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_3_bit_field_0), line:29:31, endln:29:53
    |vpiPort:
    \_port: (o_register_3_bit_field_1), line:176:5, endln:176:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_3_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_3_bit_field_1.register_3_bit_field_1), line:176:50, endln:176:72
        |vpiParent:
        \_port: (o_register_3_bit_field_1), line:176:5, endln:176:92
        |vpiName:register_3_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_3_bit_field_1.register_3_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_3_bit_field_1), line:30:31, endln:30:53
    |vpiPort:
    \_port: (o_register_3_bit_field_2_trigger), line:177:5, endln:177:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_3_bit_field_2_trigger
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_3_bit_field_2_trigger.register_3_bit_field_2_trigger), line:177:50, endln:177:80
        |vpiParent:
        \_port: (o_register_3_bit_field_2_trigger), line:177:5, endln:177:92
        |vpiName:register_3_bit_field_2_trigger
        |vpiFullName:work@rggen.u_block_0.o_register_3_bit_field_2_trigger.register_3_bit_field_2_trigger
        |vpiActual:
        \_logic_net: (work@rggen.register_3_bit_field_2_trigger), line:31:31, endln:31:61
    |vpiPort:
    \_port: (o_register_3_bit_field_3_trigger), line:178:5, endln:178:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_3_bit_field_3_trigger
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_3_bit_field_3_trigger.register_3_bit_field_3_trigger), line:178:50, endln:178:80
        |vpiParent:
        \_port: (o_register_3_bit_field_3_trigger), line:178:5, endln:178:92
        |vpiName:register_3_bit_field_3_trigger
        |vpiFullName:work@rggen.u_block_0.o_register_3_bit_field_3_trigger.register_3_bit_field_3_trigger
        |vpiActual:
        \_logic_net: (work@rggen.register_3_bit_field_3_trigger), line:32:31, endln:32:61
    |vpiPort:
    \_port: (i_register_4_bit_field_0_set), line:179:5, endln:179:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_4_bit_field_0_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_4_bit_field_0_set.register_4_bit_field_0_set), line:179:50, endln:179:76
        |vpiParent:
        \_port: (i_register_4_bit_field_0_set), line:179:5, endln:179:92
        |vpiName:register_4_bit_field_0_set
        |vpiFullName:work@rggen.u_block_0.i_register_4_bit_field_0_set.register_4_bit_field_0_set
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_0_set), line:33:31, endln:33:57
    |vpiPort:
    \_port: (o_register_4_bit_field_0), line:180:5, endln:180:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_4_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_4_bit_field_0.register_4_bit_field_0), line:180:50, endln:180:72
        |vpiParent:
        \_port: (o_register_4_bit_field_0), line:180:5, endln:180:92
        |vpiName:register_4_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_4_bit_field_0.register_4_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_0), line:34:31, endln:34:53
    |vpiPort:
    \_port: (i_register_4_bit_field_1_set), line:181:5, endln:181:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_4_bit_field_1_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_4_bit_field_1_set.register_4_bit_field_1_set), line:181:50, endln:181:76
        |vpiParent:
        \_port: (i_register_4_bit_field_1_set), line:181:5, endln:181:92
        |vpiName:register_4_bit_field_1_set
        |vpiFullName:work@rggen.u_block_0.i_register_4_bit_field_1_set.register_4_bit_field_1_set
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_1_set), line:35:31, endln:35:57
    |vpiPort:
    \_port: (o_register_4_bit_field_1), line:182:5, endln:182:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_4_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_4_bit_field_1.register_4_bit_field_1), line:182:50, endln:182:72
        |vpiParent:
        \_port: (o_register_4_bit_field_1), line:182:5, endln:182:92
        |vpiName:register_4_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_4_bit_field_1.register_4_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_1), line:36:31, endln:36:53
    |vpiPort:
    \_port: (o_register_4_bit_field_1_unmasked), line:183:5, endln:183:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_4_bit_field_1_unmasked
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_4_bit_field_1_unmasked.register_4_bit_field_1_unmasked), line:183:50, endln:183:81
        |vpiParent:
        \_port: (o_register_4_bit_field_1_unmasked), line:183:5, endln:183:92
        |vpiName:register_4_bit_field_1_unmasked
        |vpiFullName:work@rggen.u_block_0.o_register_4_bit_field_1_unmasked.register_4_bit_field_1_unmasked
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_1_unmasked), line:37:31, endln:37:62
    |vpiPort:
    \_port: (i_register_4_bit_field_3_clear), line:184:5, endln:184:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_4_bit_field_3_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_4_bit_field_3_clear.register_4_bit_field_3_clear), line:184:50, endln:184:78
        |vpiParent:
        \_port: (i_register_4_bit_field_3_clear), line:184:5, endln:184:92
        |vpiName:register_4_bit_field_3_clear
        |vpiFullName:work@rggen.u_block_0.i_register_4_bit_field_3_clear.register_4_bit_field_3_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_3_clear), line:38:31, endln:38:59
    |vpiPort:
    \_port: (o_register_4_bit_field_3), line:185:5, endln:185:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_4_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_4_bit_field_3.register_4_bit_field_3), line:185:50, endln:185:72
        |vpiParent:
        \_port: (o_register_4_bit_field_3), line:185:5, endln:185:92
        |vpiName:register_4_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_4_bit_field_3.register_4_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_4_bit_field_3), line:39:31, endln:39:53
    |vpiPort:
    \_port: (i_register_5_bit_field_0_clear), line:186:5, endln:186:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_0_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_5_bit_field_0_clear.register_5_bit_field_0_clear), line:186:50, endln:186:78
        |vpiParent:
        \_port: (i_register_5_bit_field_0_clear), line:186:5, endln:186:92
        |vpiName:register_5_bit_field_0_clear
        |vpiFullName:work@rggen.u_block_0.i_register_5_bit_field_0_clear.register_5_bit_field_0_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_0_clear), line:40:31, endln:40:59
    |vpiPort:
    \_port: (o_register_5_bit_field_0), line:187:5, endln:187:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_0.register_5_bit_field_0), line:187:50, endln:187:72
        |vpiParent:
        \_port: (o_register_5_bit_field_0), line:187:5, endln:187:92
        |vpiName:register_5_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_0.register_5_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_0), line:41:31, endln:41:53
    |vpiPort:
    \_port: (o_register_5_bit_field_1), line:188:5, endln:188:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_1.register_5_bit_field_1), line:188:50, endln:188:72
        |vpiParent:
        \_port: (o_register_5_bit_field_1), line:188:5, endln:188:92
        |vpiName:register_5_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_1.register_5_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_1), line:42:31, endln:42:53
    |vpiPort:
    \_port: (i_register_5_bit_field_2_set), line:189:5, endln:189:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_2_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_5_bit_field_2_set.register_5_bit_field_2_set), line:189:50, endln:189:76
        |vpiParent:
        \_port: (i_register_5_bit_field_2_set), line:189:5, endln:189:92
        |vpiName:register_5_bit_field_2_set
        |vpiFullName:work@rggen.u_block_0.i_register_5_bit_field_2_set.register_5_bit_field_2_set
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_2_set), line:43:31, endln:43:57
    |vpiPort:
    \_port: (i_register_5_bit_field_2), line:190:5, endln:190:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_2
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_5_bit_field_2), line:190:73, endln:190:74
        |vpiParent:
        \_port: (i_register_5_bit_field_2), line:190:5, endln:190:92
        |vpiName:register_5_bit_field_2
        |vpiFullName:work@rggen.u_block_0.register_5_bit_field_2
        |vpiIndex:
        \_constant: , line:190:73, endln:190:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_5_bit_field_2), line:190:73, endln:190:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_5_bit_field_2), line:191:5, endln:191:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_2
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_5_bit_field_2), line:191:73, endln:191:74
        |vpiParent:
        \_port: (o_register_5_bit_field_2), line:191:5, endln:191:92
        |vpiName:register_5_bit_field_2
        |vpiFullName:work@rggen.u_block_0.register_5_bit_field_2
        |vpiIndex:
        \_constant: , line:191:73, endln:191:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_5_bit_field_2), line:191:73, endln:191:74
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: (i_register_5_bit_field_3), line:192:5, endln:192:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_5_bit_field_3), line:192:73, endln:192:74
        |vpiParent:
        \_port: (i_register_5_bit_field_3), line:192:5, endln:192:92
        |vpiName:register_5_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_5_bit_field_3
        |vpiIndex:
        \_constant: , line:192:73, endln:192:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_5_bit_field_3), line:192:73, endln:192:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (o_register_5_bit_field_3), line:193:5, endln:193:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_5_bit_field_3), line:193:73, endln:193:74
        |vpiParent:
        \_port: (o_register_5_bit_field_3), line:193:5, endln:193:92
        |vpiName:register_5_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_5_bit_field_3
        |vpiIndex:
        \_constant: , line:193:73, endln:193:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_5_bit_field_3), line:193:73, endln:193:74
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: (i_register_5_bit_field_4_enable), line:194:5, endln:194:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_4_enable
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_5_bit_field_4_enable.register_5_bit_field_4_enable), line:194:50, endln:194:79
        |vpiParent:
        \_port: (i_register_5_bit_field_4_enable), line:194:5, endln:194:92
        |vpiName:register_5_bit_field_4_enable
        |vpiFullName:work@rggen.u_block_0.i_register_5_bit_field_4_enable.register_5_bit_field_4_enable
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_4_enable), line:46:31, endln:46:60
    |vpiPort:
    \_port: (o_register_5_bit_field_4), line:195:5, endln:195:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_4.register_5_bit_field_4), line:195:50, endln:195:72
        |vpiParent:
        \_port: (o_register_5_bit_field_4), line:195:5, endln:195:92
        |vpiName:register_5_bit_field_4
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_4.register_5_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_4), line:47:31, endln:47:53
    |vpiPort:
    \_port: (o_register_5_bit_field_5), line:196:5, endln:196:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_5
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_5.register_5_bit_field_5), line:196:50, endln:196:72
        |vpiParent:
        \_port: (o_register_5_bit_field_5), line:196:5, endln:196:92
        |vpiName:register_5_bit_field_5
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_5.register_5_bit_field_5
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_5), line:48:31, endln:48:53
    |vpiPort:
    \_port: (o_register_5_bit_field_6), line:197:5, endln:197:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_6
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_6.register_5_bit_field_6), line:197:50, endln:197:72
        |vpiParent:
        \_port: (o_register_5_bit_field_6), line:197:5, endln:197:92
        |vpiName:register_5_bit_field_6
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_6.register_5_bit_field_6
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_6), line:49:31, endln:49:53
    |vpiPort:
    \_port: (i_register_5_bit_field_7_lock), line:198:5, endln:198:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_5_bit_field_7_lock
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_5_bit_field_7_lock.register_5_bit_field_7_lock), line:198:50, endln:198:77
        |vpiParent:
        \_port: (i_register_5_bit_field_7_lock), line:198:5, endln:198:92
        |vpiName:register_5_bit_field_7_lock
        |vpiFullName:work@rggen.u_block_0.i_register_5_bit_field_7_lock.register_5_bit_field_7_lock
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_7_lock), line:50:31, endln:50:58
    |vpiPort:
    \_port: (o_register_5_bit_field_7), line:199:5, endln:199:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_7
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_7.register_5_bit_field_7), line:199:50, endln:199:72
        |vpiParent:
        \_port: (o_register_5_bit_field_7), line:199:5, endln:199:92
        |vpiName:register_5_bit_field_7
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_7.register_5_bit_field_7
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_7), line:51:31, endln:51:53
    |vpiPort:
    \_port: (o_register_5_bit_field_8), line:200:5, endln:200:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_8
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_8.register_5_bit_field_8), line:200:50, endln:200:72
        |vpiParent:
        \_port: (o_register_5_bit_field_8), line:200:5, endln:200:92
        |vpiName:register_5_bit_field_8
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_8.register_5_bit_field_8
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_8), line:52:31, endln:52:53
    |vpiPort:
    \_port: (o_register_5_bit_field_9), line:201:5, endln:201:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_5_bit_field_9
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_5_bit_field_9.register_5_bit_field_9), line:201:50, endln:201:72
        |vpiParent:
        \_port: (o_register_5_bit_field_9), line:201:5, endln:201:92
        |vpiName:register_5_bit_field_9
        |vpiFullName:work@rggen.u_block_0.o_register_5_bit_field_9.register_5_bit_field_9
        |vpiActual:
        \_logic_net: (work@rggen.register_5_bit_field_9), line:53:31, endln:53:53
    |vpiPort:
    \_port: (i_register_6_bit_field_0_set), line:202:5, endln:202:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_0_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_0_set.register_6_bit_field_0_set), line:202:50, endln:202:76
        |vpiParent:
        \_port: (i_register_6_bit_field_0_set), line:202:5, endln:202:92
        |vpiName:register_6_bit_field_0_set
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_0_set.register_6_bit_field_0_set
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_0_set), line:54:31, endln:54:57
    |vpiPort:
    \_port: (o_register_6_bit_field_0), line:203:5, endln:203:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_0.register_6_bit_field_0), line:203:50, endln:203:72
        |vpiParent:
        \_port: (o_register_6_bit_field_0), line:203:5, endln:203:92
        |vpiName:register_6_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_0.register_6_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_0), line:55:31, endln:55:53
    |vpiPort:
    \_port: (i_register_6_bit_field_1_set), line:204:5, endln:204:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_1_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_1_set.register_6_bit_field_1_set), line:204:50, endln:204:76
        |vpiParent:
        \_port: (i_register_6_bit_field_1_set), line:204:5, endln:204:92
        |vpiName:register_6_bit_field_1_set
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_1_set.register_6_bit_field_1_set
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_1_set), line:56:31, endln:56:57
    |vpiPort:
    \_port: (o_register_6_bit_field_1), line:205:5, endln:205:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_1.register_6_bit_field_1), line:205:50, endln:205:72
        |vpiParent:
        \_port: (o_register_6_bit_field_1), line:205:5, endln:205:92
        |vpiName:register_6_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_1.register_6_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_1), line:57:31, endln:57:53
    |vpiPort:
    \_port: (o_register_6_bit_field_1_unmasked), line:206:5, endln:206:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_1_unmasked
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_1_unmasked.register_6_bit_field_1_unmasked), line:206:50, endln:206:81
        |vpiParent:
        \_port: (o_register_6_bit_field_1_unmasked), line:206:5, endln:206:92
        |vpiName:register_6_bit_field_1_unmasked
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_1_unmasked.register_6_bit_field_1_unmasked
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_1_unmasked), line:58:31, endln:58:62
    |vpiPort:
    \_port: (i_register_6_bit_field_3_set), line:207:5, endln:207:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_3_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_3_set.register_6_bit_field_3_set), line:207:50, endln:207:76
        |vpiParent:
        \_port: (i_register_6_bit_field_3_set), line:207:5, endln:207:92
        |vpiName:register_6_bit_field_3_set
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_3_set.register_6_bit_field_3_set
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_3_set), line:59:31, endln:59:57
    |vpiPort:
    \_port: (o_register_6_bit_field_3), line:208:5, endln:208:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_3.register_6_bit_field_3), line:208:50, endln:208:72
        |vpiParent:
        \_port: (o_register_6_bit_field_3), line:208:5, endln:208:92
        |vpiName:register_6_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_3.register_6_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_3), line:60:31, endln:60:53
    |vpiPort:
    \_port: (i_register_6_bit_field_4_set), line:209:5, endln:209:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_4_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_4_set.register_6_bit_field_4_set), line:209:50, endln:209:76
        |vpiParent:
        \_port: (i_register_6_bit_field_4_set), line:209:5, endln:209:92
        |vpiName:register_6_bit_field_4_set
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_4_set.register_6_bit_field_4_set
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_4_set), line:61:31, endln:61:57
    |vpiPort:
    \_port: (o_register_6_bit_field_4), line:210:5, endln:210:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_4.register_6_bit_field_4), line:210:50, endln:210:72
        |vpiParent:
        \_port: (o_register_6_bit_field_4), line:210:5, endln:210:92
        |vpiName:register_6_bit_field_4
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_4.register_6_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_4), line:62:31, endln:62:53
    |vpiPort:
    \_port: (o_register_6_bit_field_4_unmasked), line:211:5, endln:211:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_4_unmasked
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_4_unmasked.register_6_bit_field_4_unmasked), line:211:50, endln:211:81
        |vpiParent:
        \_port: (o_register_6_bit_field_4_unmasked), line:211:5, endln:211:92
        |vpiName:register_6_bit_field_4_unmasked
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_4_unmasked.register_6_bit_field_4_unmasked
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_4_unmasked), line:63:31, endln:63:62
    |vpiPort:
    \_port: (i_register_6_bit_field_6_clear), line:212:5, endln:212:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_6_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_6_clear.register_6_bit_field_6_clear), line:212:50, endln:212:78
        |vpiParent:
        \_port: (i_register_6_bit_field_6_clear), line:212:5, endln:212:92
        |vpiName:register_6_bit_field_6_clear
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_6_clear.register_6_bit_field_6_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_6_clear), line:64:31, endln:64:59
    |vpiPort:
    \_port: (o_register_6_bit_field_6), line:213:5, endln:213:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_6
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_6.register_6_bit_field_6), line:213:50, endln:213:72
        |vpiParent:
        \_port: (o_register_6_bit_field_6), line:213:5, endln:213:92
        |vpiName:register_6_bit_field_6
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_6.register_6_bit_field_6
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_6), line:65:31, endln:65:53
    |vpiPort:
    \_port: (i_register_6_bit_field_7_clear), line:214:5, endln:214:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_6_bit_field_7_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_6_bit_field_7_clear.register_6_bit_field_7_clear), line:214:50, endln:214:78
        |vpiParent:
        \_port: (i_register_6_bit_field_7_clear), line:214:5, endln:214:92
        |vpiName:register_6_bit_field_7_clear
        |vpiFullName:work@rggen.u_block_0.i_register_6_bit_field_7_clear.register_6_bit_field_7_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_7_clear), line:66:31, endln:66:59
    |vpiPort:
    \_port: (o_register_6_bit_field_7), line:215:5, endln:215:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_7
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_7.register_6_bit_field_7), line:215:50, endln:215:72
        |vpiParent:
        \_port: (o_register_6_bit_field_7), line:215:5, endln:215:92
        |vpiName:register_6_bit_field_7
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_7.register_6_bit_field_7
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_7), line:67:31, endln:67:53
    |vpiPort:
    \_port: (o_register_6_bit_field_8), line:216:5, endln:216:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_8
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_8.register_6_bit_field_8), line:216:50, endln:216:72
        |vpiParent:
        \_port: (o_register_6_bit_field_8), line:216:5, endln:216:92
        |vpiName:register_6_bit_field_8
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_8.register_6_bit_field_8
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_8), line:68:31, endln:68:53
    |vpiPort:
    \_port: (o_register_6_bit_field_9), line:217:5, endln:217:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_6_bit_field_9
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_6_bit_field_9.register_6_bit_field_9), line:217:50, endln:217:72
        |vpiParent:
        \_port: (o_register_6_bit_field_9), line:217:5, endln:217:92
        |vpiName:register_6_bit_field_9
        |vpiFullName:work@rggen.u_block_0.o_register_6_bit_field_9.register_6_bit_field_9
        |vpiActual:
        \_logic_net: (work@rggen.register_6_bit_field_9), line:69:31, endln:69:53
    |vpiPort:
    \_port: (o_register_7_bit_field_0), line:218:5, endln:218:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_7_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_7_bit_field_0.register_7_bit_field_0), line:218:50, endln:218:72
        |vpiParent:
        \_port: (o_register_7_bit_field_0), line:218:5, endln:218:92
        |vpiName:register_7_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_7_bit_field_0.register_7_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_7_bit_field_0), line:70:31, endln:70:53
    |vpiPort:
    \_port: (o_register_7_bit_field_1), line:219:5, endln:219:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_7_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_7_bit_field_1.register_7_bit_field_1), line:219:50, endln:219:72
        |vpiParent:
        \_port: (o_register_7_bit_field_1), line:219:5, endln:219:92
        |vpiName:register_7_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_7_bit_field_1.register_7_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_7_bit_field_1), line:71:31, endln:71:53
    |vpiPort:
    \_port: (o_register_7_bit_field_2), line:220:5, endln:220:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_7_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_7_bit_field_2.register_7_bit_field_2), line:220:50, endln:220:72
        |vpiParent:
        \_port: (o_register_7_bit_field_2), line:220:5, endln:220:92
        |vpiName:register_7_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_7_bit_field_2.register_7_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_7_bit_field_2), line:72:31, endln:72:53
    |vpiPort:
    \_port: (o_register_7_bit_field_3), line:221:5, endln:221:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_7_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_7_bit_field_3.register_7_bit_field_3), line:221:50, endln:221:72
        |vpiParent:
        \_port: (o_register_7_bit_field_3), line:221:5, endln:221:92
        |vpiName:register_7_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_7_bit_field_3.register_7_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_7_bit_field_3), line:73:31, endln:73:53
    |vpiPort:
    \_port: (i_register_8_bit_field_0_set), line:222:5, endln:222:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_8_bit_field_0_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_8_bit_field_0_set.register_8_bit_field_0_set), line:222:50, endln:222:76
        |vpiParent:
        \_port: (i_register_8_bit_field_0_set), line:222:5, endln:222:92
        |vpiName:register_8_bit_field_0_set
        |vpiFullName:work@rggen.u_block_0.i_register_8_bit_field_0_set.register_8_bit_field_0_set
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_0_set), line:74:31, endln:74:57
    |vpiPort:
    \_port: (o_register_8_bit_field_0), line:223:5, endln:223:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_0.register_8_bit_field_0), line:223:50, endln:223:72
        |vpiParent:
        \_port: (o_register_8_bit_field_0), line:223:5, endln:223:92
        |vpiName:register_8_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_0.register_8_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_0), line:75:31, endln:75:53
    |vpiPort:
    \_port: (i_register_8_bit_field_1_clear), line:224:5, endln:224:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_8_bit_field_1_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_8_bit_field_1_clear.register_8_bit_field_1_clear), line:224:50, endln:224:78
        |vpiParent:
        \_port: (i_register_8_bit_field_1_clear), line:224:5, endln:224:92
        |vpiName:register_8_bit_field_1_clear
        |vpiFullName:work@rggen.u_block_0.i_register_8_bit_field_1_clear.register_8_bit_field_1_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_1_clear), line:76:31, endln:76:59
    |vpiPort:
    \_port: (o_register_8_bit_field_1), line:225:5, endln:225:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_1.register_8_bit_field_1), line:225:50, endln:225:72
        |vpiParent:
        \_port: (o_register_8_bit_field_1), line:225:5, endln:225:92
        |vpiName:register_8_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_1.register_8_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_1), line:77:31, endln:77:53
    |vpiPort:
    \_port: (i_register_8_bit_field_2_set), line:226:5, endln:226:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_8_bit_field_2_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_8_bit_field_2_set.register_8_bit_field_2_set), line:226:50, endln:226:76
        |vpiParent:
        \_port: (i_register_8_bit_field_2_set), line:226:5, endln:226:92
        |vpiName:register_8_bit_field_2_set
        |vpiFullName:work@rggen.u_block_0.i_register_8_bit_field_2_set.register_8_bit_field_2_set
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_2_set), line:78:31, endln:78:57
    |vpiPort:
    \_port: (o_register_8_bit_field_2), line:227:5, endln:227:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_2.register_8_bit_field_2), line:227:50, endln:227:72
        |vpiParent:
        \_port: (o_register_8_bit_field_2), line:227:5, endln:227:92
        |vpiName:register_8_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_2.register_8_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_2), line:79:31, endln:79:53
    |vpiPort:
    \_port: (i_register_8_bit_field_3_clear), line:228:5, endln:228:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_8_bit_field_3_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_8_bit_field_3_clear.register_8_bit_field_3_clear), line:228:50, endln:228:78
        |vpiParent:
        \_port: (i_register_8_bit_field_3_clear), line:228:5, endln:228:92
        |vpiName:register_8_bit_field_3_clear
        |vpiFullName:work@rggen.u_block_0.i_register_8_bit_field_3_clear.register_8_bit_field_3_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_3_clear), line:80:31, endln:80:59
    |vpiPort:
    \_port: (o_register_8_bit_field_3), line:229:5, endln:229:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_3.register_8_bit_field_3), line:229:50, endln:229:72
        |vpiParent:
        \_port: (o_register_8_bit_field_3), line:229:5, endln:229:92
        |vpiName:register_8_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_3.register_8_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_3), line:81:31, endln:81:53
    |vpiPort:
    \_port: (o_register_8_bit_field_4), line:230:5, endln:230:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_4.register_8_bit_field_4), line:230:50, endln:230:72
        |vpiParent:
        \_port: (o_register_8_bit_field_4), line:230:5, endln:230:92
        |vpiName:register_8_bit_field_4
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_4.register_8_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_4), line:82:31, endln:82:53
    |vpiPort:
    \_port: (o_register_8_bit_field_5), line:231:5, endln:231:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_8_bit_field_5
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_8_bit_field_5.register_8_bit_field_5), line:231:50, endln:231:72
        |vpiParent:
        \_port: (o_register_8_bit_field_5), line:231:5, endln:231:92
        |vpiName:register_8_bit_field_5
        |vpiFullName:work@rggen.u_block_0.o_register_8_bit_field_5.register_8_bit_field_5
        |vpiActual:
        \_logic_net: (work@rggen.register_8_bit_field_5), line:83:31, endln:83:53
    |vpiPort:
    \_port: (o_register_9_bit_field_0), line:232:5, endln:232:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_9_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_9_bit_field_0.register_9_bit_field_0), line:232:50, endln:232:72
        |vpiParent:
        \_port: (o_register_9_bit_field_0), line:232:5, endln:232:92
        |vpiName:register_9_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_9_bit_field_0.register_9_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_9_bit_field_0), line:84:31, endln:84:53
    |vpiPort:
    \_port: , line:233:5, endln:233:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: , line:234:5, endln:234:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (i_register_9_bit_field_1), line:235:5, endln:235:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_9_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_9_bit_field_1.register_9_bit_field_1), line:235:50, endln:235:72
        |vpiParent:
        \_port: (i_register_9_bit_field_1), line:235:5, endln:235:92
        |vpiName:register_9_bit_field_1
        |vpiFullName:work@rggen.u_block_0.i_register_9_bit_field_1.register_9_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_9_bit_field_1), line:85:31, endln:85:53
    |vpiPort:
    \_port: , line:236:5, endln:236:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (o_register_9_bit_field_2), line:237:5, endln:237:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_9_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_9_bit_field_2.register_9_bit_field_2), line:237:50, endln:237:72
        |vpiParent:
        \_port: (o_register_9_bit_field_2), line:237:5, endln:237:92
        |vpiName:register_9_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_9_bit_field_2.register_9_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_9_bit_field_2), line:86:31, endln:86:53
    |vpiPort:
    \_port: , line:238:5, endln:238:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (o_register_9_bit_field_3), line:239:5, endln:239:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_9_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_9_bit_field_3), line:239:73, endln:239:74
        |vpiParent:
        \_port: (o_register_9_bit_field_3), line:239:5, endln:239:92
        |vpiName:register_9_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_9_bit_field_3
        |vpiIndex:
        \_constant: , line:239:73, endln:239:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_9_bit_field_3), line:239:73, endln:239:74
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiPort:
    \_port: (i_register_9_bit_field_3), line:240:5, endln:240:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_9_bit_field_3
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_0.register_9_bit_field_3), line:240:73, endln:240:74
        |vpiParent:
        \_port: (i_register_9_bit_field_3), line:240:5, endln:240:92
        |vpiName:register_9_bit_field_3
        |vpiFullName:work@rggen.u_block_0.register_9_bit_field_3
        |vpiIndex:
        \_constant: , line:240:73, endln:240:74
          |vpiParent:
          \_bit_select: (work@rggen.u_block_0.register_9_bit_field_3), line:240:73, endln:240:74
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: , line:241:5, endln:241:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: , line:242:5, endln:242:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (i_register_9_bit_field_4), line:243:5, endln:243:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_9_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_9_bit_field_4.register_9_bit_field_4), line:243:50, endln:243:72
        |vpiParent:
        \_port: (i_register_9_bit_field_4), line:243:5, endln:243:92
        |vpiName:register_9_bit_field_4
        |vpiFullName:work@rggen.u_block_0.i_register_9_bit_field_4.register_9_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_9_bit_field_4), line:88:31, endln:88:53
    |vpiPort:
    \_port: , line:244:5, endln:244:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (i_register_9_bit_field_5), line:245:5, endln:245:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_9_bit_field_5
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_9_bit_field_5.register_9_bit_field_5), line:245:50, endln:245:72
        |vpiParent:
        \_port: (i_register_9_bit_field_5), line:245:5, endln:245:92
        |vpiName:register_9_bit_field_5
        |vpiFullName:work@rggen.u_block_0.i_register_9_bit_field_5.register_9_bit_field_5
        |vpiActual:
        \_logic_net: (work@rggen.register_9_bit_field_5), line:89:31, endln:89:53
    |vpiPort:
    \_port: , line:246:5, endln:246:51
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
    |vpiPort:
    \_port: (o_register_10_bit_field_0), line:247:5, endln:247:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_10_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_10_bit_field_0.register_10_bit_field_0), line:247:50, endln:247:73
        |vpiParent:
        \_port: (o_register_10_bit_field_0), line:247:5, endln:247:92
        |vpiName:register_10_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_10_bit_field_0.register_10_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_10_bit_field_0), line:90:31, endln:90:54
    |vpiPort:
    \_port: (o_register_10_bit_field_1), line:248:5, endln:248:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_10_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_10_bit_field_1.register_10_bit_field_1), line:248:50, endln:248:73
        |vpiParent:
        \_port: (o_register_10_bit_field_1), line:248:5, endln:248:92
        |vpiName:register_10_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_10_bit_field_1.register_10_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_10_bit_field_1), line:91:31, endln:91:54
    |vpiPort:
    \_port: (o_register_10_bit_field_2), line:249:5, endln:249:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_10_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_10_bit_field_2.register_10_bit_field_2), line:249:50, endln:249:73
        |vpiParent:
        \_port: (o_register_10_bit_field_2), line:249:5, endln:249:92
        |vpiName:register_10_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_10_bit_field_2.register_10_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_10_bit_field_2), line:92:31, endln:92:54
    |vpiPort:
    \_port: (o_register_11_bit_field_0), line:250:5, endln:250:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_11_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_11_bit_field_0.register_11_bit_field_0), line:250:50, endln:250:73
        |vpiParent:
        \_port: (o_register_11_bit_field_0), line:250:5, endln:250:92
        |vpiName:register_11_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_11_bit_field_0.register_11_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_11_bit_field_0), line:93:31, endln:93:54
    |vpiPort:
    \_port: (o_register_11_bit_field_1), line:251:5, endln:251:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_11_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_11_bit_field_1.register_11_bit_field_1), line:251:50, endln:251:73
        |vpiParent:
        \_port: (o_register_11_bit_field_1), line:251:5, endln:251:92
        |vpiName:register_11_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_11_bit_field_1.register_11_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_11_bit_field_1), line:94:31, endln:94:54
    |vpiPort:
    \_port: (o_register_12_bit_field_0), line:252:5, endln:252:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_12_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_12_bit_field_0.register_12_bit_field_0), line:252:50, endln:252:73
        |vpiParent:
        \_port: (o_register_12_bit_field_0), line:252:5, endln:252:92
        |vpiName:register_12_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_12_bit_field_0.register_12_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_12_bit_field_0), line:95:31, endln:95:54
    |vpiPort:
    \_port: (o_register_12_bit_field_1), line:253:5, endln:253:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_12_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_12_bit_field_1.register_12_bit_field_1), line:253:50, endln:253:73
        |vpiParent:
        \_port: (o_register_12_bit_field_1), line:253:5, endln:253:92
        |vpiName:register_12_bit_field_1
        |vpiFullName:work@rggen.u_block_0.o_register_12_bit_field_1.register_12_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_12_bit_field_1), line:96:31, endln:96:54
    |vpiPort:
    \_port: (o_register_13_bit_field_0), line:254:5, endln:254:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_0
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_0.register_13_bit_field_0), line:254:50, endln:254:73
        |vpiParent:
        \_port: (o_register_13_bit_field_0), line:254:5, endln:254:92
        |vpiName:register_13_bit_field_0
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_0.register_13_bit_field_0
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_0), line:97:31, endln:97:54
    |vpiPort:
    \_port: (i_register_13_bit_field_1), line:255:5, endln:255:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_13_bit_field_1
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_13_bit_field_1.register_13_bit_field_1), line:255:50, endln:255:73
        |vpiParent:
        \_port: (i_register_13_bit_field_1), line:255:5, endln:255:92
        |vpiName:register_13_bit_field_1
        |vpiFullName:work@rggen.u_block_0.i_register_13_bit_field_1.register_13_bit_field_1
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_1), line:98:31, endln:98:54
    |vpiPort:
    \_port: (o_register_13_bit_field_2), line:256:5, endln:256:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_2
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_2.register_13_bit_field_2), line:256:50, endln:256:73
        |vpiParent:
        \_port: (o_register_13_bit_field_2), line:256:5, endln:256:92
        |vpiName:register_13_bit_field_2
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_2.register_13_bit_field_2
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_2), line:99:31, endln:99:54
    |vpiPort:
    \_port: (o_register_13_bit_field_3), line:257:5, endln:257:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_3
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_3.register_13_bit_field_3), line:257:50, endln:257:73
        |vpiParent:
        \_port: (o_register_13_bit_field_3), line:257:5, endln:257:92
        |vpiName:register_13_bit_field_3
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_3.register_13_bit_field_3
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_3), line:100:31, endln:100:54
    |vpiPort:
    \_port: (o_register_13_bit_field_3_write_trigger), line:258:5, endln:258:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_3_write_trigger
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_3_write_trigger.register_13_bit_field_3_write_trigger), line:258:50, endln:258:87
        |vpiParent:
        \_port: (o_register_13_bit_field_3_write_trigger), line:258:5, endln:258:92
        |vpiName:register_13_bit_field_3_write_trigger
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_3_write_trigger.register_13_bit_field_3_write_trigger
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_3_write_trigger), line:101:31, endln:101:68
    |vpiPort:
    \_port: (o_register_13_bit_field_3_read_trigger), line:259:5, endln:259:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_3_read_trigger
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_3_read_trigger.register_13_bit_field_3_read_trigger), line:259:50, endln:259:86
        |vpiParent:
        \_port: (o_register_13_bit_field_3_read_trigger), line:259:5, endln:259:92
        |vpiName:register_13_bit_field_3_read_trigger
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_3_read_trigger.register_13_bit_field_3_read_trigger
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_3_read_trigger), line:102:31, endln:102:67
    |vpiPort:
    \_port: (o_register_13_bit_field_4), line:260:5, endln:260:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_4
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_4.register_13_bit_field_4), line:260:50, endln:260:73
        |vpiParent:
        \_port: (o_register_13_bit_field_4), line:260:5, endln:260:92
        |vpiName:register_13_bit_field_4
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_4.register_13_bit_field_4
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_4), line:103:31, endln:103:54
    |vpiPort:
    \_port: (o_register_13_bit_field_5), line:261:5, endln:261:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_5
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_5.register_13_bit_field_5), line:261:50, endln:261:73
        |vpiParent:
        \_port: (o_register_13_bit_field_5), line:261:5, endln:261:92
        |vpiName:register_13_bit_field_5
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_5.register_13_bit_field_5
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_5), line:104:31, endln:104:54
    |vpiPort:
    \_port: (o_register_13_bit_field_6), line:262:5, endln:262:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_6
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_6.register_13_bit_field_6), line:262:50, endln:262:73
        |vpiParent:
        \_port: (o_register_13_bit_field_6), line:262:5, endln:262:92
        |vpiName:register_13_bit_field_6
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_6.register_13_bit_field_6
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_6), line:105:31, endln:105:54
    |vpiPort:
    \_port: (i_register_13_bit_field_6_hw_clear), line:263:5, endln:263:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_13_bit_field_6_hw_clear
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_13_bit_field_6_hw_clear.register_13_bit_field_6_hw_clear), line:263:50, endln:263:82
        |vpiParent:
        \_port: (i_register_13_bit_field_6_hw_clear), line:263:5, endln:263:92
        |vpiName:register_13_bit_field_6_hw_clear
        |vpiFullName:work@rggen.u_block_0.i_register_13_bit_field_6_hw_clear.register_13_bit_field_6_hw_clear
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_6_hw_clear), line:106:31, endln:106:63
    |vpiPort:
    \_port: (o_register_13_bit_field_7), line:264:5, endln:264:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_7
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_7.register_13_bit_field_7), line:264:50, endln:264:73
        |vpiParent:
        \_port: (o_register_13_bit_field_7), line:264:5, endln:264:92
        |vpiName:register_13_bit_field_7
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_7.register_13_bit_field_7
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_7), line:107:31, endln:107:54
    |vpiPort:
    \_port: (i_register_13_bit_field_7_hw_set), line:265:5, endln:265:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_13_bit_field_7_hw_set
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_13_bit_field_7_hw_set.register_13_bit_field_7_hw_set), line:265:50, endln:265:80
        |vpiParent:
        \_port: (i_register_13_bit_field_7_hw_set), line:265:5, endln:265:92
        |vpiName:register_13_bit_field_7_hw_set
        |vpiFullName:work@rggen.u_block_0.i_register_13_bit_field_7_hw_set.register_13_bit_field_7_hw_set
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_7_hw_set), line:108:31, endln:108:61
    |vpiPort:
    \_port: (o_register_13_bit_field_8), line:266:5, endln:266:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:o_register_13_bit_field_8
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.o_register_13_bit_field_8.register_13_bit_field_8), line:266:50, endln:266:73
        |vpiParent:
        \_port: (o_register_13_bit_field_8), line:266:5, endln:266:92
        |vpiName:register_13_bit_field_8
        |vpiFullName:work@rggen.u_block_0.o_register_13_bit_field_8.register_13_bit_field_8
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_8), line:109:31, endln:109:54
    |vpiPort:
    \_port: (i_register_13_bit_field_8_hw_write_enable), line:267:5, endln:267:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_13_bit_field_8_hw_write_enable
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_13_bit_field_8_hw_write_enable.register_13_bit_field_8_hw_write_enable), line:267:50, endln:267:89
        |vpiParent:
        \_port: (i_register_13_bit_field_8_hw_write_enable), line:267:5, endln:267:92
        |vpiName:register_13_bit_field_8_hw_write_enable
        |vpiFullName:work@rggen.u_block_0.i_register_13_bit_field_8_hw_write_enable.register_13_bit_field_8_hw_write_enable
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_enable), line:110:31, endln:110:70
    |vpiPort:
    \_port: (i_register_13_bit_field_8_hw_write_data), line:268:5, endln:268:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:i_register_13_bit_field_8_hw_write_data
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.i_register_13_bit_field_8_hw_write_data.register_13_bit_field_8_hw_write_data), line:268:50, endln:268:87
        |vpiParent:
        \_port: (i_register_13_bit_field_8_hw_write_data), line:268:5, endln:268:92
        |vpiName:register_13_bit_field_8_hw_write_data
        |vpiFullName:work@rggen.u_block_0.i_register_13_bit_field_8_hw_write_data.register_13_bit_field_8_hw_write_data
        |vpiActual:
        \_logic_net: (work@rggen.register_13_bit_field_8_hw_write_data), line:111:31, endln:111:68
    |vpiPort:
    \_port: (register_15_bus_if), line:269:5, endln:269:92
      |vpiParent:
      \_ref_module: work@block_0 (u_block_0), line:156:5, endln:156:14
      |vpiName:register_15_bus_if
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_0.register_15_bus_if.register_15_bus_if), line:269:50, endln:269:68
        |vpiParent:
        \_port: (register_15_bus_if), line:269:5, endln:269:92
        |vpiName:register_15_bus_if
        |vpiFullName:work@rggen.u_block_0.register_15_bus_if.register_15_bus_if
        |vpiActual:
        \_logic_net: (work@rggen.u_block_0.register_15_bus_if.register_15_bus_if), line:269:50, endln:269:68
  |vpiRefModule:
  \_ref_module: work@rggen_apb_bridge (u_bridge), line:272:20, endln:272:28
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiName:u_bridge
    |vpiDefName:work@rggen_apb_bridge
    |vpiActual:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiPort:
    \_port: (i_clk), line:273:5, endln:273:36
      |vpiParent:
      \_ref_module: work@rggen_apb_bridge (u_bridge), line:272:20, endln:272:28
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_bridge.i_clk.clk), line:273:16, endln:273:19
        |vpiParent:
        \_port: (i_clk), line:273:5, endln:273:36
        |vpiName:clk
        |vpiFullName:work@rggen.u_bridge.i_clk.clk
        |vpiActual:
        \_logic_net: (work@rggen.clk), line:14:31, endln:14:34
    |vpiPort:
    \_port: (i_rst_n), line:274:5, endln:274:36
      |vpiParent:
      \_ref_module: work@rggen_apb_bridge (u_bridge), line:272:20, endln:272:28
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_bridge.i_rst_n.rst_n), line:274:16, endln:274:21
        |vpiParent:
        \_port: (i_rst_n), line:274:5, endln:274:36
        |vpiName:rst_n
        |vpiFullName:work@rggen.u_bridge.i_rst_n.rst_n
        |vpiActual:
        \_logic_net: (work@rggen.rst_n), line:15:31, endln:15:36
    |vpiPort:
    \_port: (bus_if), line:275:5, endln:275:36
      |vpiParent:
      \_ref_module: work@rggen_apb_bridge (u_bridge), line:272:20, endln:272:28
      |vpiName:bus_if
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_bridge.bus_if.register_15_bus_if), line:275:16, endln:275:34
        |vpiParent:
        \_port: (bus_if), line:275:5, endln:275:36
        |vpiName:register_15_bus_if
        |vpiFullName:work@rggen.u_bridge.bus_if.register_15_bus_if
        |vpiActual:
        \_logic_net: (work@rggen.u_block_0.register_15_bus_if.register_15_bus_if), line:269:50, endln:269:68
    |vpiPort:
    \_port: (apb_if), line:276:5, endln:276:36
      |vpiParent:
      \_ref_module: work@rggen_apb_bridge (u_bridge), line:272:20, endln:272:28
      |vpiName:apb_if
      |vpiHighConn:
      \_bit_select: (work@rggen.u_bridge.apb_if), line:276:23, endln:276:24
        |vpiParent:
        \_port: (apb_if), line:276:5, endln:276:36
        |vpiName:apb_if
        |vpiFullName:work@rggen.u_bridge.apb_if
        |vpiIndex:
        \_constant: , line:276:23, endln:276:24
          |vpiParent:
          \_bit_select: (work@rggen.u_bridge.apb_if), line:276:23, endln:276:24
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiParent:
    \_module_inst: work@rggen (work@rggen), file:${SURELOG_DIR}/third_party/tests/rggen/tests/generated/rggen/rggen.sv, line:11:1, endln:292:10
    |vpiName:u_block_1
    |vpiDefName:work@block_1
    |vpiActual:
    \_module_inst: work@block_1 (work@block_1), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sample/block_1.sv, line:22:1, endln:421:10
    |vpiPort:
    \_port: (i_clk), line:280:5, endln:280:86
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_1.i_clk.clk), line:280:64, endln:280:67
        |vpiParent:
        \_port: (i_clk), line:280:5, endln:280:86
        |vpiName:clk
        |vpiFullName:work@rggen.u_block_1.i_clk.clk
        |vpiActual:
        \_logic_net: (work@rggen.clk), line:14:31, endln:14:34
    |vpiPort:
    \_port: (i_rst_n), line:281:5, endln:281:86
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen.u_block_1.i_rst_n.rst_n), line:281:64, endln:281:69
        |vpiParent:
        \_port: (i_rst_n), line:281:5, endln:281:86
        |vpiName:rst_n
        |vpiFullName:work@rggen.u_block_1.i_rst_n.rst_n
        |vpiActual:
        \_logic_net: (work@rggen.rst_n), line:15:31, endln:15:36
    |vpiPort:
    \_port: (apb_if), line:282:5, endln:282:86
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
      |vpiName:apb_if
      |vpiHighConn:
      \_bit_select: (work@rggen.u_block_1.apb_if), line:282:71, endln:282:72
        |vpiParent:
        \_port: (apb_if), line:282:5, endln:282:86
        |vpiName:apb_if
        |vpiFullName:work@rggen.u_block_1.apb_if
        |vpiIndex:
        \_constant: , line:282:71, endln:282:72
          |vpiParent:
          \_bit_select: (work@rggen.u_block_1.apb_if), line:282:71, endln:282:72
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
    |vpiPort:
    \_port: , line:283:5, endln:283:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:284:5, endln:284:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:285:5, endln:285:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:286:5, endln:286:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:287:5, endln:287:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:288:5, endln:288:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:289:5, endln:289:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
    |vpiPort:
    \_port: , line:290:5, endln:290:65
      |vpiParent:
      \_ref_module: work@block_1 (u_block_1), line:279:11, endln:279:20
|uhdmallModules:
\_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_adapter_common
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.ADDRESS_WIDTH), line:4:37, endln:4:50
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.ADDRESS_WIDTH), line:4:37, endln:4:50
      |vpiFullName:work@rggen_adapter_common.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_adapter_common.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
      |vpiFullName:work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:5:13, endln:5:16
    |vpiSigned:1
    |vpiName:LOCAL_ADDRESS_WIDTH
    |vpiFullName:work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.BUS_WIDTH), line:6:37, endln:6:46
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.BUS_WIDTH), line:6:37, endln:6:46
      |vpiFullName:work@rggen_adapter_common.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_adapter_common.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.REGISTERS), line:7:37, endln:7:46
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.REGISTERS)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.REGISTERS), line:7:37, endln:7:46
      |vpiFullName:work@rggen_adapter_common.REGISTERS
      |vpiActual:
      \_int_typespec: , line:7:13, endln:7:16
    |vpiSigned:1
    |vpiName:REGISTERS
    |vpiFullName:work@rggen_adapter_common.REGISTERS
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.PRE_DECODE), line:8:37, endln:8:47
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.PRE_DECODE)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.PRE_DECODE), line:8:37, endln:8:47
      |vpiFullName:work@rggen_adapter_common.PRE_DECODE
      |vpiActual:
      \_bit_typespec: , line:8:13, endln:8:16
    |vpiName:PRE_DECODE
    |vpiFullName:work@rggen_adapter_common.PRE_DECODE
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.BASE_ADDRESS), line:9:37, endln:9:49
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.BASE_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.BASE_ADDRESS), line:9:37, endln:9:49
      |vpiFullName:work@rggen_adapter_common.BASE_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:9:13, endln:9:36
    |vpiName:BASE_ADDRESS
    |vpiFullName:work@rggen_adapter_common.BASE_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.BYTE_SIZE), line:10:37, endln:10:46
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:256
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.BYTE_SIZE)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.BYTE_SIZE), line:10:37, endln:10:46
      |vpiFullName:work@rggen_adapter_common.BYTE_SIZE
      |vpiActual:
      \_int_typespec: , line:10:13, endln:10:16
    |vpiSigned:1
    |vpiName:BYTE_SIZE
    |vpiFullName:work@rggen_adapter_common.BYTE_SIZE
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.ERROR_STATUS), line:11:37, endln:11:49
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.ERROR_STATUS)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.ERROR_STATUS), line:11:37, endln:11:49
      |vpiFullName:work@rggen_adapter_common.ERROR_STATUS
      |vpiActual:
      \_bit_typespec: , line:11:13, endln:11:16
    |vpiName:ERROR_STATUS
    |vpiFullName:work@rggen_adapter_common.ERROR_STATUS
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.DEFAULT_READ_DATA), line:12:37, endln:12:54
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.DEFAULT_READ_DATA)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.DEFAULT_READ_DATA), line:12:37, endln:12:54
      |vpiFullName:work@rggen_adapter_common.DEFAULT_READ_DATA
      |vpiActual:
      \_bit_typespec: , line:12:13, endln:12:32
    |vpiName:DEFAULT_READ_DATA
    |vpiFullName:work@rggen_adapter_common.DEFAULT_READ_DATA
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.INSERT_SLICER), line:13:37, endln:13:50
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.INSERT_SLICER)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.INSERT_SLICER), line:13:37, endln:13:50
      |vpiFullName:work@rggen_adapter_common.INSERT_SLICER
      |vpiActual:
      \_bit_typespec: , line:13:13, endln:13:16
    |vpiName:INSERT_SLICER
    |vpiFullName:work@rggen_adapter_common.INSERT_SLICER
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.DEFAULT_STATUS), line:128:29, endln:128:43
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.DEFAULT_STATUS)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.DEFAULT_STATUS), line:128:29, endln:128:43
      |vpiFullName:work@rggen_adapter_common.DEFAULT_STATUS
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
    |vpiLocalParam:1
    |vpiName:DEFAULT_STATUS
    |vpiFullName:work@rggen_adapter_common.DEFAULT_STATUS
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.STATUS_WIDTH), line:129:29, endln:129:41
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.STATUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.STATUS_WIDTH), line:129:29, endln:129:41
      |vpiFullName:work@rggen_adapter_common.STATUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:129:15, endln:129:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:STATUS_WIDTH
    |vpiFullName:work@rggen_adapter_common.STATUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_adapter_common.RESPONSE_WIDTH), line:130:29, endln:130:43
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.RESPONSE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_adapter_common.RESPONSE_WIDTH), line:130:29, endln:130:43
      |vpiFullName:work@rggen_adapter_common.RESPONSE_WIDTH
      |vpiActual:
      \_int_typespec: , line:130:15, endln:130:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RESPONSE_WIDTH
    |vpiFullName:work@rggen_adapter_common.RESPONSE_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:37, endln:4:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:4:59, endln:4:60
      |vpiParent:
      \_param_assign: , line:4:37, endln:4:60
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:4:59, endln:4:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiParamAssign:
  \_param_assign: , line:5:37, endln:5:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:5:59, endln:5:60
      |vpiParent:
      \_param_assign: , line:5:37, endln:5:60
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:5:59, endln:5:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
  |vpiParamAssign:
  \_param_assign: , line:6:37, endln:6:61
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:6:59, endln:6:61
      |vpiParent:
      \_param_assign: , line:6:37, endln:6:61
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:6:59, endln:6:61
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.BUS_WIDTH), line:6:37, endln:6:46
  |vpiParamAssign:
  \_param_assign: , line:7:37, endln:7:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:7:59, endln:7:60
      |vpiParent:
      \_param_assign: , line:7:37, endln:7:60
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:7:59, endln:7:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:7:13, endln:7:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.REGISTERS), line:7:37, endln:7:46
  |vpiParamAssign:
  \_param_assign: , line:8:37, endln:8:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:8:59, endln:8:60
      |vpiParent:
      \_param_assign: , line:8:37, endln:8:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:8:59, endln:8:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.PRE_DECODE), line:8:37, endln:8:47
  |vpiParamAssign:
  \_param_assign: , line:9:37, endln:9:61
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:9:59, endln:9:61
      |vpiParent:
      \_param_assign: , line:9:37, endln:9:61
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:9:59, endln:9:61
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_bit_typespec: , line:9:13, endln:9:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.BASE_ADDRESS), line:9:37, endln:9:49
  |vpiParamAssign:
  \_param_assign: , line:10:37, endln:10:62
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:10:59, endln:10:62
      |vpiParent:
      \_param_assign: , line:10:37, endln:10:62
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:10:59, endln:10:62
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_int_typespec: , line:10:13, endln:10:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.BYTE_SIZE), line:10:37, endln:10:46
  |vpiParamAssign:
  \_param_assign: , line:11:37, endln:11:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:11:59, endln:11:60
      |vpiParent:
      \_param_assign: , line:11:37, endln:11:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:11:59, endln:11:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_bit_typespec: , line:11:13, endln:11:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.ERROR_STATUS), line:11:37, endln:11:49
  |vpiParamAssign:
  \_param_assign: , line:12:37, endln:12:61
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:12:59, endln:12:61
      |vpiParent:
      \_param_assign: , line:12:37, endln:12:61
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:12:59, endln:12:61
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_bit_typespec: , line:12:13, endln:12:32
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.DEFAULT_READ_DATA), line:12:37, endln:12:54
  |vpiParamAssign:
  \_param_assign: , line:13:37, endln:13:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_constant: , line:13:59, endln:13:60
      |vpiParent:
      \_param_assign: , line:13:37, endln:13:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_constant: , line:13:59, endln:13:60
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_bit_typespec: , line:13:13, endln:13:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.INSERT_SLICER), line:13:37, endln:13:50
  |vpiParamAssign:
  \_param_assign: , line:128:29, endln:128:94
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:128:47, endln:128:94
      |vpiParent:
      \_param_assign: , line:128:29, endln:128:94
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.ERROR_STATUS), line:128:48, endln:128:60
        |vpiParent:
        \_operation: , line:128:47, endln:128:94
        |vpiName:ERROR_STATUS
        |vpiFullName:work@rggen_adapter_common.ERROR_STATUS
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.RGGEN_SLAVE_ERROR), line:128:64, endln:128:81
        |vpiParent:
        \_operation: , line:128:47, endln:128:94
        |vpiName:RGGEN_SLAVE_ERROR
        |vpiFullName:work@rggen_adapter_common.RGGEN_SLAVE_ERROR
        |vpiActual:
        \_enum_const: (RGGEN_SLAVE_ERROR), line:14:5, endln:14:32
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.RGGEN_OKAY), line:128:84, endln:128:94
        |vpiParent:
        \_operation: , line:128:47, endln:128:94
        |vpiName:RGGEN_OKAY
        |vpiFullName:work@rggen_adapter_common.RGGEN_OKAY
        |vpiActual:
        \_enum_const: (RGGEN_OKAY), line:12:5, endln:12:32
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.DEFAULT_STATUS), line:128:29, endln:128:43
  |vpiParamAssign:
  \_param_assign: , line:129:29, endln:129:66
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_sys_func_call: ($bits), line:129:47, endln:129:66
      |vpiParent:
      \_param_assign: , line:129:29, endln:129:66
      |vpiArgument:
      \_ref_obj: (work@rggen_adapter_common.rggen_status), line:129:53, endln:129:65
        |vpiParent:
        \_sys_func_call: ($bits), line:129:47, endln:129:66
        |vpiName:rggen_status
        |vpiFullName:work@rggen_adapter_common.rggen_status
      |vpiName:$bits
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.STATUS_WIDTH), line:129:29, endln:129:41
  |vpiParamAssign:
  \_param_assign: , line:130:29, endln:130:71
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:130:47, endln:130:71
      |vpiParent:
      \_param_assign: , line:130:29, endln:130:71
      |vpiOpType:24
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.BUS_WIDTH), line:130:47, endln:130:56
        |vpiParent:
        \_operation: , line:130:47, endln:130:71
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_adapter_common.BUS_WIDTH
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.STATUS_WIDTH), line:130:59, endln:130:71
        |vpiParent:
        \_operation: , line:130:47, endln:130:71
        |vpiName:STATUS_WIDTH
        |vpiFullName:work@rggen_adapter_common.STATUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_adapter_common.RESPONSE_WIDTH), line:130:29, endln:130:43
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_adapter_common
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiTaskFunc:
  \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:pre_decode
    |vpiFullName:work@rggen_adapter_common.pre_decode
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_adapter_common.pre_decode), line:42:22, endln:42:27
      |vpiParent:
      \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common.pre_decode)
        |vpiParent:
        \_logic_var: (work@rggen_adapter_common.pre_decode), line:42:22, endln:42:27
        |vpiFullName:work@rggen_adapter_common.pre_decode
        |vpiActual:
        \_logic_typespec: , line:42:22, endln:42:27
      |vpiFullName:work@rggen_adapter_common.pre_decode
    |vpiIODecl:
    \_io_decl: (address), line:43:31, endln:43:38
      |vpiParent:
      \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_ref_typespec: (work@rggen_adapter_common.pre_decode.address)
        |vpiParent:
        \_io_decl: (address), line:43:31, endln:43:38
        |vpiFullName:work@rggen_adapter_common.pre_decode.address
        |vpiActual:
        \_logic_typespec: , line:43:5, endln:43:10
    |vpiStmt:
    \_if_else: , line:45:5, endln:56:8
      |vpiParent:
      \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
      |vpiCondition:
      \_ref_obj: (work@rggen_adapter_common.pre_decode.PRE_DECODE), line:45:9, endln:45:19
        |vpiParent:
        \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
        |vpiName:PRE_DECODE
        |vpiFullName:work@rggen_adapter_common.pre_decode.PRE_DECODE
      |vpiStmt:
      \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
        |vpiParent:
        \_if_else: , line:45:5, endln:56:8
        |vpiFullName:work@rggen_adapter_common.pre_decode
        |vpiVariables:
        \_logic_var: (work@rggen_adapter_common.pre_decode.begin_addrss), line:46:33, endln:46:45
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
          |vpiTypespec:
          \_ref_typespec: (work@rggen_adapter_common.pre_decode.begin_addrss)
            |vpiParent:
            \_logic_var: (work@rggen_adapter_common.pre_decode.begin_addrss), line:46:33, endln:46:45
            |vpiFullName:work@rggen_adapter_common.pre_decode.begin_addrss
            |vpiActual:
            \_logic_typespec: , line:46:7, endln:46:32
          |vpiName:begin_addrss
          |vpiFullName:work@rggen_adapter_common.pre_decode.begin_addrss
        |vpiVariables:
        \_logic_var: (work@rggen_adapter_common.pre_decode.end_address), line:47:33, endln:47:44
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
          |vpiTypespec:
          \_ref_typespec: (work@rggen_adapter_common.pre_decode.end_address)
            |vpiParent:
            \_logic_var: (work@rggen_adapter_common.pre_decode.end_address), line:47:33, endln:47:44
            |vpiFullName:work@rggen_adapter_common.pre_decode.end_address
            |vpiActual:
            \_logic_typespec: , line:47:7, endln:47:32
          |vpiName:end_address
          |vpiFullName:work@rggen_adapter_common.pre_decode.end_address
        |vpiStmt:
        \_assignment: , line:49:7, endln:49:35
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_ref_obj: (work@rggen_adapter_common.pre_decode.BASE_ADDRESS), line:49:23, endln:49:35
            |vpiParent:
            \_assignment: , line:49:7, endln:49:35
            |vpiName:BASE_ADDRESS
            |vpiFullName:work@rggen_adapter_common.pre_decode.BASE_ADDRESS
          |vpiLhs:
          \_ref_obj: (work@rggen_adapter_common.pre_decode.begin_addrss), line:49:7, endln:49:19
            |vpiParent:
            \_assignment: , line:49:7, endln:49:35
            |vpiName:begin_addrss
            |vpiFullName:work@rggen_adapter_common.pre_decode.begin_addrss
            |vpiActual:
            \_logic_var: (work@rggen_adapter_common.pre_decode.begin_addrss), line:46:33, endln:46:45
        |vpiStmt:
        \_assignment: , line:50:7, endln:50:67
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_operation: , line:50:23, endln:50:67
            |vpiParent:
            \_assignment: , line:50:7, endln:50:67
            |vpiOpType:24
            |vpiOperand:
            \_ref_obj: (work@rggen_adapter_common.pre_decode.BASE_ADDRESS), line:50:23, endln:50:35
              |vpiParent:
              \_operation: , line:50:23, endln:50:67
              |vpiName:BASE_ADDRESS
              |vpiFullName:work@rggen_adapter_common.pre_decode.BASE_ADDRESS
            |vpiOperand:
            \_operation: , line:50:38, endln:50:67
              |vpiParent:
              \_operation: , line:50:23, endln:50:67
              |vpiTypespec:
              \_ref_typespec: (work@rggen_adapter_common.pre_decode)
                |vpiParent:
                \_operation: , line:50:38, endln:50:67
                |vpiFullName:work@rggen_adapter_common.pre_decode
                |vpiActual:
                \_int_typespec: (ADDRESS_WIDTH), line:4:37, endln:4:37
              |vpiOpType:67
              |vpiOperand:
              \_operation: , line:50:53, endln:50:66
                |vpiParent:
                \_operation: , line:50:38, endln:50:67
                |vpiOpType:11
                |vpiOperand:
                \_ref_obj: (work@rggen_adapter_common.pre_decode.BYTE_SIZE), line:50:53, endln:50:62
                  |vpiParent:
                  \_operation: , line:50:53, endln:50:66
                  |vpiName:BYTE_SIZE
                  |vpiFullName:work@rggen_adapter_common.pre_decode.BYTE_SIZE
                |vpiOperand:
                \_constant: , line:50:65, endln:50:66
                  |vpiParent:
                  \_operation: , line:50:53, endln:50:66
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
          |vpiLhs:
          \_ref_obj: (work@rggen_adapter_common.pre_decode.end_address), line:50:7, endln:50:18
            |vpiParent:
            \_assignment: , line:50:7, endln:50:67
            |vpiName:end_address
            |vpiFullName:work@rggen_adapter_common.pre_decode.end_address
            |vpiActual:
            \_logic_var: (work@rggen_adapter_common.pre_decode.end_address), line:47:33, endln:47:44
        |vpiStmt:
        \_return_stmt: , line:52:7, endln:52:13
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:45:21, endln:53:8
          |vpiCondition:
          \_operation: , line:52:14, endln:52:67
            |vpiParent:
            \_return_stmt: , line:52:7, endln:52:13
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:52:15, endln:52:38
              |vpiParent:
              \_operation: , line:52:14, endln:52:67
              |vpiOpType:19
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.pre_decode.address), line:52:15, endln:52:22
                |vpiParent:
                \_operation: , line:52:15, endln:52:38
                |vpiName:address
                |vpiFullName:work@rggen_adapter_common.pre_decode.address
                |vpiActual:
                \_io_decl: (address), line:43:31, endln:43:38
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.pre_decode.begin_addrss), line:52:26, endln:52:38
                |vpiParent:
                \_operation: , line:52:15, endln:52:38
                |vpiName:begin_addrss
                |vpiFullName:work@rggen_adapter_common.pre_decode.begin_addrss
                |vpiActual:
                \_logic_var: (work@rggen_adapter_common.pre_decode.begin_addrss), line:46:33, endln:46:45
            |vpiOperand:
            \_operation: , line:52:44, endln:52:66
              |vpiParent:
              \_operation: , line:52:14, endln:52:67
              |vpiOpType:21
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.pre_decode.address), line:52:44, endln:52:51
                |vpiParent:
                \_operation: , line:52:44, endln:52:66
                |vpiName:address
                |vpiFullName:work@rggen_adapter_common.pre_decode.address
                |vpiActual:
                \_io_decl: (address), line:43:31, endln:43:38
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.pre_decode.end_address), line:52:55, endln:52:66
                |vpiParent:
                \_operation: , line:52:44, endln:52:66
                |vpiName:end_address
                |vpiFullName:work@rggen_adapter_common.pre_decode.end_address
                |vpiActual:
                \_logic_var: (work@rggen_adapter_common.pre_decode.end_address), line:47:33, endln:47:44
      |vpiElseStmt:
      \_begin: (work@rggen_adapter_common.pre_decode), line:54:10, endln:56:8
        |vpiParent:
        \_if_else: , line:45:5, endln:56:8
        |vpiFullName:work@rggen_adapter_common.pre_decode
        |vpiStmt:
        \_return_stmt: , line:55:7, endln:55:13
          |vpiParent:
          \_begin: (work@rggen_adapter_common.pre_decode), line:54:10, endln:56:8
          |vpiCondition:
          \_constant: , line:55:14, endln:55:16
            |vpiDecompile:'1
            |vpiSize:-1
            |BIN:1
            |vpiConstType:3
    |vpiInstance:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
  |vpiTaskFunc:
  \_function: (work@rggen_adapter_common.get_local_address), line:112:3, endln:125:14
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:get_local_address
    |vpiFullName:work@rggen_adapter_common.get_local_address
    |vpiVariables:
    \_logic_var: (work@rggen_adapter_common.get_local_address.local_address), line:115:31, endln:115:44
      |vpiParent:
      \_begin: (work@rggen_adapter_common.get_local_address), line:117:5, endln:122:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common.get_local_address.local_address)
        |vpiParent:
        \_logic_var: (work@rggen_adapter_common.get_local_address.local_address), line:115:31, endln:115:44
        |vpiFullName:work@rggen_adapter_common.get_local_address.local_address
        |vpiActual:
        \_logic_typespec: , line:115:5, endln:115:30
      |vpiName:local_address
      |vpiFullName:work@rggen_adapter_common.get_local_address.local_address
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_adapter_common.get_local_address), line:112:22, endln:112:53
      |vpiParent:
      \_function: (work@rggen_adapter_common.get_local_address), line:112:3, endln:125:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common.get_local_address)
        |vpiParent:
        \_logic_var: (work@rggen_adapter_common.get_local_address), line:112:22, endln:112:53
        |vpiFullName:work@rggen_adapter_common.get_local_address
        |vpiActual:
        \_logic_typespec: , line:112:22, endln:112:53
      |vpiFullName:work@rggen_adapter_common.get_local_address
    |vpiIODecl:
    \_io_decl: (address), line:113:31, endln:113:38
      |vpiParent:
      \_function: (work@rggen_adapter_common.get_local_address), line:112:3, endln:125:14
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_ref_typespec: (work@rggen_adapter_common.get_local_address.address)
        |vpiParent:
        \_io_decl: (address), line:113:31, endln:113:38
        |vpiFullName:work@rggen_adapter_common.get_local_address.address
        |vpiActual:
        \_logic_typespec: , line:113:5, endln:113:10
    |vpiStmt:
    \_begin: (work@rggen_adapter_common.get_local_address), line:117:5, endln:122:8
      |vpiParent:
      \_function: (work@rggen_adapter_common.get_local_address), line:112:3, endln:125:14
      |vpiFullName:work@rggen_adapter_common.get_local_address
      |vpiVariables:
      \_logic_var: (work@rggen_adapter_common.get_local_address.local_address), line:115:31, endln:115:44
      |vpiStmt:
      \_if_else: , line:117:5, endln:122:8
        |vpiParent:
        \_begin: (work@rggen_adapter_common.get_local_address), line:117:5, endln:122:8
        |vpiCondition:
        \_operation: , line:117:9, endln:117:51
          |vpiParent:
          \_begin: (work@rggen_adapter_common.get_local_address), line:117:5, endln:122:8
          |vpiOpType:14
          |vpiOperand:
          \_indexed_part_select: BASE_ADDRESS (work@rggen_adapter_common.get_local_address.BASE_ADDRESS), line:117:22, endln:117:44
            |vpiParent:
            \_operation: , line:117:9, endln:117:51
            |vpiName:BASE_ADDRESS
            |vpiFullName:work@rggen_adapter_common.get_local_address.BASE_ADDRESS
            |vpiDefName:BASE_ADDRESS
            |vpiConstantSelect:1
            |vpiIndexedPartSelectType:1
            |vpiBaseExpr:
            \_constant: , line:117:22, endln:117:23
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
            |vpiWidthExpr:
            \_ref_obj: (work@rggen_adapter_common.get_local_address.LOCAL_ADDRESS_WIDTH), line:117:25, endln:117:44
              |vpiParent:
              \_indexed_part_select: BASE_ADDRESS (work@rggen_adapter_common.get_local_address.BASE_ADDRESS), line:117:22, endln:117:44
              |vpiName:LOCAL_ADDRESS_WIDTH
              |vpiFullName:work@rggen_adapter_common.get_local_address.LOCAL_ADDRESS_WIDTH
          |vpiOperand:
          \_constant: , line:117:49, endln:117:51
            |vpiParent:
            \_operation: , line:117:9, endln:117:51
            |vpiDecompile:'0
            |vpiSize:-1
            |BIN:0
            |vpiConstType:3
        |vpiStmt:
        \_begin: (work@rggen_adapter_common.get_local_address), line:117:53, endln:119:8
          |vpiParent:
          \_if_else: , line:117:5, endln:122:8
          |vpiFullName:work@rggen_adapter_common.get_local_address
          |vpiStmt:
          \_assignment: , line:118:7, endln:118:30
            |vpiParent:
            \_begin: (work@rggen_adapter_common.get_local_address), line:117:53, endln:119:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_adapter_common.get_local_address.address), line:118:23, endln:118:30
              |vpiParent:
              \_assignment: , line:118:7, endln:118:30
              |vpiName:address
              |vpiFullName:work@rggen_adapter_common.get_local_address.address
              |vpiActual:
              \_io_decl: (address), line:113:31, endln:113:38
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.get_local_address.local_address), line:118:7, endln:118:20
              |vpiParent:
              \_assignment: , line:118:7, endln:118:30
              |vpiName:local_address
              |vpiFullName:work@rggen_adapter_common.get_local_address.local_address
              |vpiActual:
              \_logic_var: (work@rggen_adapter_common.get_local_address.local_address), line:115:31, endln:115:44
        |vpiElseStmt:
        \_begin: (work@rggen_adapter_common.get_local_address), line:120:10, endln:122:8
          |vpiParent:
          \_if_else: , line:117:5, endln:122:8
          |vpiFullName:work@rggen_adapter_common.get_local_address
          |vpiStmt:
          \_assignment: , line:121:7, endln:121:45
            |vpiParent:
            \_begin: (work@rggen_adapter_common.get_local_address), line:120:10, endln:122:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:121:23, endln:121:45
              |vpiParent:
              \_assignment: , line:121:7, endln:121:45
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.get_local_address.address), line:121:23, endln:121:30
                |vpiParent:
                \_operation: , line:121:23, endln:121:45
                |vpiName:address
                |vpiFullName:work@rggen_adapter_common.get_local_address.address
                |vpiActual:
                \_io_decl: (address), line:113:31, endln:113:38
              |vpiOperand:
              \_ref_obj: (work@rggen_adapter_common.get_local_address.BASE_ADDRESS), line:121:33, endln:121:45
                |vpiParent:
                \_operation: , line:121:23, endln:121:45
                |vpiName:BASE_ADDRESS
                |vpiFullName:work@rggen_adapter_common.get_local_address.BASE_ADDRESS
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.get_local_address.local_address), line:121:7, endln:121:20
              |vpiParent:
              \_assignment: , line:121:7, endln:121:45
              |vpiName:local_address
              |vpiFullName:work@rggen_adapter_common.get_local_address.local_address
              |vpiActual:
              \_logic_var: (work@rggen_adapter_common.get_local_address.local_address), line:115:31, endln:115:44
      |vpiStmt:
      \_return_stmt: , line:124:5, endln:124:11
        |vpiParent:
        \_begin: (work@rggen_adapter_common.get_local_address), line:117:5, endln:122:8
        |vpiCondition:
        \_indexed_part_select: local_address (work@rggen_adapter_common.get_local_address.local_address), line:124:26, endln:124:48
          |vpiParent:
          \_return_stmt: , line:124:5, endln:124:11
          |vpiName:local_address
          |vpiFullName:work@rggen_adapter_common.get_local_address.local_address
          |vpiDefName:local_address
          |vpiConstantSelect:1
          |vpiIndexedPartSelectType:1
          |vpiBaseExpr:
          \_constant: , line:124:26, endln:124:27
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiWidthExpr:
          \_ref_obj: (work@rggen_adapter_common.get_local_address.LOCAL_ADDRESS_WIDTH), line:124:29, endln:124:48
            |vpiParent:
            \_indexed_part_select: local_address (work@rggen_adapter_common.get_local_address.local_address), line:124:26, endln:124:48
            |vpiName:LOCAL_ADDRESS_WIDTH
            |vpiFullName:work@rggen_adapter_common.get_local_address.LOCAL_ADDRESS_WIDTH
    |vpiInstance:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.i_clk), line:15:27, endln:15:32
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_adapter_common.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.i_rst_n), line:16:27, endln:16:34
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_adapter_common.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.busy)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
      |vpiFullName:work@rggen_adapter_common.busy
      |vpiActual:
      \_logic_typespec: , line:23:3, endln:23:8
    |vpiName:busy
    |vpiFullName:work@rggen_adapter_common.busy
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.inside_range), line:38:9, endln:38:21
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.inside_range)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.inside_range), line:38:9, endln:38:21
      |vpiFullName:work@rggen_adapter_common.inside_range
      |vpiActual:
      \_logic_typespec: , line:38:3, endln:38:8
    |vpiName:inside_range
    |vpiFullName:work@rggen_adapter_common.inside_range
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_valid), line:60:35, endln:60:44
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.bus_valid)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.bus_valid), line:60:35, endln:60:44
      |vpiFullName:work@rggen_adapter_common.bus_valid
      |vpiActual:
      \_logic_typespec: , line:60:3, endln:60:8
    |vpiName:bus_valid
    |vpiFullName:work@rggen_adapter_common.bus_valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_access), line:61:35, endln:61:45
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.bus_access)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.bus_access), line:61:35, endln:61:45
      |vpiFullName:work@rggen_adapter_common.bus_access
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
    |vpiName:bus_access
    |vpiFullName:work@rggen_adapter_common.bus_access
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_address), line:62:35, endln:62:46
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.bus_address)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.bus_address), line:62:35, endln:62:46
      |vpiFullName:work@rggen_adapter_common.bus_address
      |vpiActual:
      \_logic_typespec: , line:62:3, endln:62:34
    |vpiName:bus_address
    |vpiFullName:work@rggen_adapter_common.bus_address
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_write_data), line:63:35, endln:63:49
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.bus_write_data)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.bus_write_data), line:63:35, endln:63:49
      |vpiFullName:work@rggen_adapter_common.bus_write_data
      |vpiActual:
      \_logic_typespec: , line:63:3, endln:63:24
    |vpiName:bus_write_data
    |vpiFullName:work@rggen_adapter_common.bus_write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_strobe), line:64:35, endln:64:45
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.bus_strobe)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.bus_strobe), line:64:35, endln:64:45
      |vpiFullName:work@rggen_adapter_common.bus_strobe
      |vpiActual:
      \_logic_typespec: , line:64:3, endln:64:26
    |vpiName:bus_strobe
    |vpiFullName:work@rggen_adapter_common.bus_strobe
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.ready), line:132:45, endln:132:50
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.ready)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.ready), line:132:45, endln:132:50
      |vpiFullName:work@rggen_adapter_common.ready
      |vpiActual:
      \_logic_typespec: , line:132:3, endln:132:24
    |vpiName:ready
    |vpiFullName:work@rggen_adapter_common.ready
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.active), line:133:45, endln:133:51
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.active)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.active), line:133:45, endln:133:51
      |vpiFullName:work@rggen_adapter_common.active
      |vpiActual:
      \_logic_typespec: , line:133:3, endln:133:24
    |vpiName:active
    |vpiFullName:work@rggen_adapter_common.active
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.response), line:134:45, endln:134:53
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.response)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.response), line:134:45, endln:134:53
      |vpiFullName:work@rggen_adapter_common.response
      |vpiActual:
      \_logic_typespec: , line:134:3, endln:134:24
    |vpiName:response
    |vpiFullName:work@rggen_adapter_common.response
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.selected_response), line:135:45, endln:135:62
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.selected_response)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.selected_response), line:135:45, endln:135:62
      |vpiFullName:work@rggen_adapter_common.selected_response
      |vpiActual:
      \_logic_typespec: , line:135:3, endln:135:29
    |vpiName:selected_response
    |vpiFullName:work@rggen_adapter_common.selected_response
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.register_inactive)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
      |vpiFullName:work@rggen_adapter_common.register_inactive
      |vpiActual:
      \_logic_typespec: , line:136:3, endln:136:8
    |vpiName:register_inactive
    |vpiFullName:work@rggen_adapter_common.register_inactive
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.register_status), line:137:45, endln:137:60
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.register_status)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.register_status), line:137:45, endln:137:60
      |vpiFullName:work@rggen_adapter_common.register_status
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
    |vpiName:register_status
    |vpiFullName:work@rggen_adapter_common.register_status
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.register_read_data), line:138:45, endln:138:63
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_adapter_common.register_read_data)
      |vpiParent:
      \_logic_net: (work@rggen_adapter_common.register_read_data), line:138:45, endln:138:63
      |vpiFullName:work@rggen_adapter_common.register_read_data
      |vpiActual:
      \_logic_typespec: , line:138:3, endln:138:24
    |vpiName:register_read_data
    |vpiFullName:work@rggen_adapter_common.register_read_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.bus_if), line:17:27, endln:17:33
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:bus_if
    |vpiFullName:work@rggen_adapter_common.bus_if
  |vpiNet:
  \_logic_net: (work@rggen_adapter_common.register_if), line:18:27, endln:18:38
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:register_if
    |vpiFullName:work@rggen_adapter_common.register_if
  |vpiPort:
  \_port: (i_clk), line:15:27, endln:15:32
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_adapter_common.i_clk.i_clk), line:15:27, endln:15:32
      |vpiParent:
      \_port: (i_clk), line:15:27, endln:15:32
      |vpiName:i_clk
      |vpiFullName:work@rggen_adapter_common.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.i_clk), line:15:27, endln:15:32
    |vpiTypedef:
    \_ref_typespec: (work@rggen_adapter_common.i_clk)
      |vpiParent:
      \_port: (i_clk), line:15:27, endln:15:32
      |vpiFullName:work@rggen_adapter_common.i_clk
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:14
  |vpiPort:
  \_port: (i_rst_n), line:16:27, endln:16:34
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_adapter_common.i_rst_n.i_rst_n), line:16:27, endln:16:34
      |vpiParent:
      \_port: (i_rst_n), line:16:27, endln:16:34
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_adapter_common.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.i_rst_n), line:16:27, endln:16:34
    |vpiTypedef:
    \_ref_typespec: (work@rggen_adapter_common.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:16:27, endln:16:34
      |vpiFullName:work@rggen_adapter_common.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:16:9, endln:16:14
  |vpiPort:
  \_port: (bus_if), line:17:27, endln:17:33
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:bus_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_adapter_common.bus_if.bus_if), line:17:27, endln:17:33
      |vpiParent:
      \_port: (bus_if), line:17:27, endln:17:33
      |vpiName:bus_if
      |vpiFullName:work@rggen_adapter_common.bus_if.bus_if
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.bus_if), line:17:27, endln:17:33
    |vpiTypedef:
    \_ref_typespec: (work@rggen_adapter_common.bus_if)
      |vpiParent:
      \_port: (bus_if), line:17:27, endln:17:33
      |vpiFullName:work@rggen_adapter_common.bus_if
      |vpiActual:
      \_interface_typespec: (slave), line:17:16, endln:17:21
  |vpiPort:
  \_port: (register_if), line:18:27, endln:18:38
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_adapter_common.register_if.register_if), line:18:27, endln:18:38
      |vpiParent:
      \_port: (register_if), line:18:27, endln:18:38
      |vpiName:register_if
      |vpiFullName:work@rggen_adapter_common.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.register_if), line:18:27, endln:18:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_adapter_common.register_if)
      |vpiParent:
      \_port: (register_if), line:18:27, endln:18:38
      |vpiFullName:work@rggen_adapter_common.register_if
      |vpiActual:
      \_array_typespec: , line:18:3, endln:18:48
  |vpiProcess:
  \_always: , line:25:3, endln:35:6
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiStmt:
    \_event_control: , line:25:13, endln:25:46
      |vpiParent:
      \_always: , line:25:3, endln:35:6
      |vpiCondition:
      \_operation: , line:25:15, endln:25:45
        |vpiParent:
        \_event_control: , line:25:13, endln:25:46
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:25:15, endln:25:28
          |vpiParent:
          \_operation: , line:25:15, endln:25:45
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_adapter_common.i_clk), line:25:23, endln:25:28
            |vpiParent:
            \_operation: , line:25:15, endln:25:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_adapter_common.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_adapter_common.i_clk), line:15:27, endln:15:32
        |vpiOperand:
        \_operation: , line:25:30, endln:25:45
          |vpiParent:
          \_operation: , line:25:15, endln:25:45
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_adapter_common.i_rst_n), line:25:38, endln:25:45
            |vpiParent:
            \_operation: , line:25:30, endln:25:45
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_adapter_common.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_adapter_common.i_rst_n), line:16:27, endln:16:34
      |vpiStmt:
      \_begin: (work@rggen_adapter_common), line:25:47, endln:35:6
        |vpiParent:
        \_event_control: , line:25:13, endln:25:46
        |vpiFullName:work@rggen_adapter_common
        |vpiStmt:
        \_if_else: , line:26:5, endln:34:8
          |vpiParent:
          \_begin: (work@rggen_adapter_common), line:25:47, endln:35:6
          |vpiCondition:
          \_operation: , line:26:9, endln:26:17
            |vpiParent:
            \_begin: (work@rggen_adapter_common), line:25:47, endln:35:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_adapter_common.i_rst_n), line:26:10, endln:26:17
              |vpiParent:
              \_operation: , line:26:9, endln:26:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_adapter_common.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_adapter_common.i_rst_n), line:16:27, endln:16:34
          |vpiStmt:
          \_begin: (work@rggen_adapter_common), line:26:19, endln:28:8
            |vpiParent:
            \_if_else: , line:26:5, endln:34:8
            |vpiFullName:work@rggen_adapter_common
            |vpiStmt:
            \_assignment: , line:27:7, endln:27:18
              |vpiParent:
              \_begin: (work@rggen_adapter_common), line:26:19, endln:28:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:27:16, endln:27:18
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@rggen_adapter_common.busy), line:27:7, endln:27:11
                |vpiParent:
                \_assignment: , line:27:7, endln:27:18
                |vpiName:busy
                |vpiFullName:work@rggen_adapter_common.busy
                |vpiActual:
                \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
          |vpiElseStmt:
          \_if_else: , line:29:10, endln:34:8
            |vpiParent:
            \_if_else: , line:26:5, endln:34:8
            |vpiCondition:
            \_hier_path: (bus_if.ready), line:29:14, endln:29:26
              |vpiParent:
              \_if_else: , line:26:5, endln:34:8
              |vpiActual:
              \_ref_obj: (bus_if), line:29:14, endln:29:20
                |vpiParent:
                \_hier_path: (bus_if.ready), line:29:14, endln:29:26
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_adapter_common.ready), line:29:21, endln:29:26
                |vpiParent:
                \_hier_path: (bus_if.ready), line:29:14, endln:29:26
                |vpiName:ready
                |vpiFullName:work@rggen_adapter_common.ready
              |vpiName:bus_if.ready
            |vpiStmt:
            \_begin: (work@rggen_adapter_common), line:29:28, endln:31:8
              |vpiParent:
              \_if_else: , line:29:10, endln:34:8
              |vpiFullName:work@rggen_adapter_common
              |vpiStmt:
              \_assignment: , line:30:7, endln:30:18
                |vpiParent:
                \_begin: (work@rggen_adapter_common), line:29:28, endln:31:8
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:30:16, endln:30:18
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@rggen_adapter_common.busy), line:30:7, endln:30:11
                  |vpiParent:
                  \_assignment: , line:30:7, endln:30:18
                  |vpiName:busy
                  |vpiFullName:work@rggen_adapter_common.busy
                  |vpiActual:
                  \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
            |vpiElseStmt:
            \_if_stmt: , line:32:10, endln:34:8
              |vpiParent:
              \_if_else: , line:29:10, endln:34:8
              |vpiCondition:
              \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                |vpiParent:
                \_if_else: , line:29:10, endln:34:8
                |vpiActual:
                \_ref_obj: (bus_if), line:32:14, endln:32:20
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_adapter_common.valid), line:32:21, endln:32:26
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                  |vpiName:valid
                  |vpiFullName:work@rggen_adapter_common.valid
                |vpiName:bus_if.valid
              |vpiStmt:
              \_begin: (work@rggen_adapter_common), line:32:28, endln:34:8
                |vpiParent:
                \_if_stmt: , line:32:10, endln:34:8
                |vpiFullName:work@rggen_adapter_common
                |vpiStmt:
                \_assignment: , line:33:7, endln:33:18
                  |vpiParent:
                  \_begin: (work@rggen_adapter_common), line:32:28, endln:34:8
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:33:16, endln:33:18
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                  |vpiLhs:
                  \_ref_obj: (work@rggen_adapter_common.busy), line:33:7, endln:33:11
                    |vpiParent:
                    \_assignment: , line:33:7, endln:33:18
                    |vpiName:busy
                    |vpiFullName:work@rggen_adapter_common.busy
                    |vpiActual:
                    \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:40:11, endln:40:53
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_func_call: (pre_decode), line:40:27, endln:40:53
      |vpiParent:
      \_cont_assign: , line:40:11, endln:40:53
      |vpiArgument:
      \_hier_path: (bus_if.address), line:40:38, endln:40:52
        |vpiParent:
        \_func_call: (pre_decode), line:40:27, endln:40:53
        |vpiActual:
        \_ref_obj: (bus_if), line:40:38, endln:40:44
          |vpiParent:
          \_hier_path: (bus_if.address), line:40:38, endln:40:52
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_adapter_common.address), line:40:45, endln:40:52
          |vpiParent:
          \_hier_path: (bus_if.address), line:40:38, endln:40:52
          |vpiName:address
          |vpiFullName:work@rggen_adapter_common.address
        |vpiName:bus_if.address
      |vpiName:pre_decode
      |vpiFunction:
      \_function: (work@rggen_adapter_common.pre_decode), line:42:3, endln:57:14
    |vpiLhs:
    \_ref_obj: (work@rggen_adapter_common.inside_range), line:40:11, endln:40:23
      |vpiParent:
      \_cont_assign: , line:40:11, endln:40:53
      |vpiName:inside_range
      |vpiFullName:work@rggen_adapter_common.inside_range
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.inside_range), line:38:9, endln:38:21
  |vpiContAssign:
  \_cont_assign: , line:157:11, endln:157:66
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:157:33, endln:157:66
      |vpiParent:
      \_cont_assign: , line:157:11, endln:157:66
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:157:34, endln:157:47
        |vpiParent:
        \_operation: , line:157:33, endln:157:66
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@rggen_adapter_common.inside_range), line:157:35, endln:157:47
          |vpiParent:
          \_operation: , line:157:34, endln:157:47
          |vpiName:inside_range
          |vpiFullName:work@rggen_adapter_common.inside_range
          |vpiActual:
          \_logic_net: (work@rggen_adapter_common.inside_range), line:38:9, endln:38:21
      |vpiOperand:
      \_operation: , line:157:53, endln:157:65
        |vpiParent:
        \_operation: , line:157:33, endln:157:66
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@rggen_adapter_common.active), line:157:53, endln:157:59
          |vpiParent:
          \_operation: , line:157:53, endln:157:65
          |vpiName:active
          |vpiFullName:work@rggen_adapter_common.active
          |vpiActual:
          \_logic_net: (work@rggen_adapter_common.active), line:133:45, endln:133:51
        |vpiOperand:
        \_constant: , line:157:63, endln:157:65
          |vpiParent:
          \_operation: , line:157:53, endln:157:65
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_adapter_common.register_inactive), line:157:11, endln:157:28
      |vpiParent:
      \_cont_assign: , line:157:11, endln:157:66
      |vpiName:register_inactive
      |vpiFullName:work@rggen_adapter_common.register_inactive
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
  |vpiContAssign:
  \_cont_assign: , line:158:11, endln:158:90
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:158:33, endln:158:90
      |vpiParent:
      \_cont_assign: , line:158:11, endln:158:90
      |vpiTypespec:
      \_ref_typespec: (work@rggen_adapter_common)
        |vpiParent:
        \_operation: , line:158:33, endln:158:90
        |vpiFullName:work@rggen_adapter_common
        |vpiActual:
        \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
      |vpiOpType:67
      |vpiOperand:
      \_indexed_part_select: selected_response (work@rggen_adapter_common.selected_response), line:158:65, endln:158:88
        |vpiParent:
        \_operation: , line:158:33, endln:158:90
        |vpiName:selected_response
        |vpiFullName:work@rggen_adapter_common.selected_response
        |vpiDefName:selected_response
        |vpiConstantSelect:1
        |vpiIndexedPartSelectType:1
        |vpiBaseExpr:
        \_ref_obj: (work@rggen_adapter_common.BUS_WIDTH), line:158:65, endln:158:74
          |vpiParent:
          \_indexed_part_select: selected_response (work@rggen_adapter_common.selected_response), line:158:65, endln:158:88
          |vpiName:BUS_WIDTH
          |vpiFullName:work@rggen_adapter_common.BUS_WIDTH
        |vpiWidthExpr:
        \_ref_obj: (work@rggen_adapter_common.STATUS_WIDTH), line:158:76, endln:158:88
          |vpiParent:
          \_indexed_part_select: selected_response (work@rggen_adapter_common.selected_response), line:158:65, endln:158:88
          |vpiName:STATUS_WIDTH
          |vpiFullName:work@rggen_adapter_common.STATUS_WIDTH
    |vpiLhs:
    \_ref_obj: (work@rggen_adapter_common.register_status), line:158:11, endln:158:26
      |vpiParent:
      \_cont_assign: , line:158:11, endln:158:90
      |vpiName:register_status
      |vpiFullName:work@rggen_adapter_common.register_status
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.register_status), line:137:45, endln:137:60
  |vpiContAssign:
  \_cont_assign: , line:159:11, endln:159:64
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_indexed_part_select: selected_response (work@rggen_adapter_common.selected_response), line:159:51, endln:159:63
      |vpiParent:
      \_cont_assign: , line:159:11, endln:159:64
      |vpiName:selected_response
      |vpiFullName:work@rggen_adapter_common.selected_response
      |vpiDefName:selected_response
      |vpiConstantSelect:1
      |vpiIndexedPartSelectType:1
      |vpiBaseExpr:
      \_constant: , line:159:51, endln:159:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiWidthExpr:
      \_ref_obj: (work@rggen_adapter_common.BUS_WIDTH), line:159:54, endln:159:63
        |vpiParent:
        \_indexed_part_select: selected_response (work@rggen_adapter_common.selected_response), line:159:51, endln:159:63
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_adapter_common.BUS_WIDTH
    |vpiLhs:
    \_ref_obj: (work@rggen_adapter_common.register_read_data), line:159:11, endln:159:29
      |vpiParent:
      \_cont_assign: , line:159:11, endln:159:64
      |vpiName:register_read_data
      |vpiFullName:work@rggen_adapter_common.register_read_data
      |vpiActual:
      \_logic_net: (work@rggen_adapter_common.register_read_data), line:138:45, endln:138:63
  |vpiContAssign:
  \_cont_assign: , line:161:11, endln:161:97
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:161:31, endln:161:97
      |vpiParent:
      \_cont_assign: , line:161:11, endln:161:97
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:161:32, endln:161:56
        |vpiParent:
        \_operation: , line:161:31, endln:161:97
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:161:33, endln:161:47
          |vpiParent:
          \_operation: , line:161:32, endln:161:56
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@rggen_adapter_common.INSERT_SLICER), line:161:34, endln:161:47
            |vpiParent:
            \_operation: , line:161:33, endln:161:47
            |vpiName:INSERT_SLICER
            |vpiFullName:work@rggen_adapter_common.INSERT_SLICER
        |vpiOperand:
        \_ref_obj: (work@rggen_adapter_common.busy), line:161:52, endln:161:56
          |vpiParent:
          \_operation: , line:161:32, endln:161:56
          |vpiName:busy
          |vpiFullName:work@rggen_adapter_common.busy
          |vpiActual:
          \_logic_net: (work@rggen_adapter_common.busy), line:23:9, endln:23:13
      |vpiOperand:
      \_operation: , line:161:62, endln:161:96
        |vpiParent:
        \_operation: , line:161:31, endln:161:97
        |vpiOpType:27
        |vpiOperand:
        \_operation: , line:161:63, endln:161:74
          |vpiParent:
          \_operation: , line:161:62, endln:161:96
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@rggen_adapter_common.ready), line:161:63, endln:161:68
            |vpiParent:
            \_operation: , line:161:63, endln:161:74
            |vpiName:ready
            |vpiFullName:work@rggen_adapter_common.ready
            |vpiActual:
            \_logic_net: (work@rggen_adapter_common.ready), line:132:45, endln:132:50
          |vpiOperand:
          \_constant: , line:161:72, endln:161:74
            |vpiParent:
            \_operation: , line:161:63, endln:161:74
            |vpiDecompile:'0
            |vpiSize:-1
            |BIN:0
            |vpiConstType:3
        |vpiOperand:
        \_ref_obj: (work@rggen_adapter_common.register_inactive), line:161:79, endln:161:96
          |vpiParent:
          \_operation: , line:161:62, endln:161:96
          |vpiName:register_inactive
          |vpiFullName:work@rggen_adapter_common.register_inactive
          |vpiActual:
          \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
    |vpiLhs:
    \_hier_path: (bus_if.ready), line:161:11, endln:161:23
      |vpiParent:
      \_cont_assign: , line:161:11, endln:161:97
      |vpiActual:
      \_ref_obj: (bus_if), line:161:18, endln:161:23
        |vpiParent:
        \_hier_path: (bus_if.ready), line:161:11, endln:161:23
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (ready), line:161:18, endln:161:23
        |vpiParent:
        \_hier_path: (bus_if.ready), line:161:11, endln:161:23
        |vpiName:ready
      |vpiName:bus_if.ready
  |vpiContAssign:
  \_cont_assign: , line:162:11, endln:162:88
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:162:31, endln:162:88
      |vpiParent:
      \_cont_assign: , line:162:11, endln:162:88
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.register_inactive), line:162:32, endln:162:49
        |vpiParent:
        \_operation: , line:162:31, endln:162:88
        |vpiName:register_inactive
        |vpiFullName:work@rggen_adapter_common.register_inactive
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.DEFAULT_STATUS), line:162:53, endln:162:67
        |vpiParent:
        \_operation: , line:162:31, endln:162:88
        |vpiName:DEFAULT_STATUS
        |vpiFullName:work@rggen_adapter_common.DEFAULT_STATUS
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.register_status), line:162:73, endln:162:88
        |vpiParent:
        \_operation: , line:162:31, endln:162:88
        |vpiName:register_status
        |vpiFullName:work@rggen_adapter_common.register_status
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.register_status), line:137:45, endln:137:60
    |vpiLhs:
    \_hier_path: (bus_if.status), line:162:11, endln:162:24
      |vpiParent:
      \_cont_assign: , line:162:11, endln:162:88
      |vpiActual:
      \_ref_obj: (bus_if), line:162:18, endln:162:24
        |vpiParent:
        \_hier_path: (bus_if.status), line:162:11, endln:162:24
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (status), line:162:18, endln:162:24
        |vpiParent:
        \_hier_path: (bus_if.status), line:162:11, endln:162:24
        |vpiName:status
      |vpiName:bus_if.status
  |vpiContAssign:
  \_cont_assign: , line:163:11, endln:163:91
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiRhs:
    \_operation: , line:163:31, endln:163:91
      |vpiParent:
      \_cont_assign: , line:163:11, endln:163:91
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.register_inactive), line:163:32, endln:163:49
        |vpiParent:
        \_operation: , line:163:31, endln:163:91
        |vpiName:register_inactive
        |vpiFullName:work@rggen_adapter_common.register_inactive
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.register_inactive), line:136:45, endln:136:62
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.DEFAULT_READ_DATA), line:163:53, endln:163:70
        |vpiParent:
        \_operation: , line:163:31, endln:163:91
        |vpiName:DEFAULT_READ_DATA
        |vpiFullName:work@rggen_adapter_common.DEFAULT_READ_DATA
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.register_read_data), line:163:73, endln:163:91
        |vpiParent:
        \_operation: , line:163:31, endln:163:91
        |vpiName:register_read_data
        |vpiFullName:work@rggen_adapter_common.register_read_data
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.register_read_data), line:138:45, endln:138:63
    |vpiLhs:
    \_hier_path: (bus_if.read_data), line:163:11, endln:163:27
      |vpiParent:
      \_cont_assign: , line:163:11, endln:163:91
      |vpiActual:
      \_ref_obj: (bus_if), line:163:18, endln:163:27
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:163:11, endln:163:27
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (read_data), line:163:18, endln:163:27
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:163:11, endln:163:27
        |vpiName:read_data
      |vpiName:bus_if.read_data
  |vpiRefModule:
  \_ref_module: work@rggen_mux (u_mux), line:151:5, endln:151:10
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiName:u_mux
    |vpiDefName:work@rggen_mux
    |vpiActual:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiPort:
    \_port: (i_select), line:152:5, endln:152:36
      |vpiParent:
      \_ref_module: work@rggen_mux (u_mux), line:151:5, endln:151:10
      |vpiName:i_select
      |vpiHighConn:
      \_ref_obj: (work@rggen_adapter_common.u_mux.i_select.active), line:152:16, endln:152:22
        |vpiParent:
        \_port: (i_select), line:152:5, endln:152:36
        |vpiName:active
        |vpiFullName:work@rggen_adapter_common.u_mux.i_select.active
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.active), line:133:45, endln:133:51
    |vpiPort:
    \_port: (i_data), line:153:5, endln:153:36
      |vpiParent:
      \_ref_module: work@rggen_mux (u_mux), line:151:5, endln:151:10
      |vpiName:i_data
      |vpiHighConn:
      \_ref_obj: (work@rggen_adapter_common.u_mux.i_data.response), line:153:16, endln:153:24
        |vpiParent:
        \_port: (i_data), line:153:5, endln:153:36
        |vpiName:response
        |vpiFullName:work@rggen_adapter_common.u_mux.i_data.response
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.response), line:134:45, endln:134:53
    |vpiPort:
    \_port: (o_data), line:154:5, endln:154:36
      |vpiParent:
      \_ref_module: work@rggen_mux (u_mux), line:151:5, endln:151:10
      |vpiName:o_data
      |vpiHighConn:
      \_ref_obj: (work@rggen_adapter_common.u_mux.o_data.selected_response), line:154:16, endln:154:33
        |vpiParent:
        \_port: (o_data), line:154:5, endln:154:36
        |vpiName:selected_response
        |vpiFullName:work@rggen_adapter_common.u_mux.o_data.selected_response
        |vpiActual:
        \_logic_net: (work@rggen_adapter_common.selected_response), line:135:45, endln:135:62
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiStmt:
    \_begin: (work@rggen_adapter_common)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_adapter_common
      |vpiStmt:
      \_gen_if_else: , line:67:5, endln:101:8
        |vpiParent:
        \_begin: (work@rggen_adapter_common)
        |vpiCondition:
        \_ref_obj: (work@rggen_adapter_common.INSERT_SLICER), line:67:9, endln:67:22
          |vpiParent:
          \_gen_if_else: , line:67:5, endln:101:8
          |vpiName:INSERT_SLICER
          |vpiFullName:work@rggen_adapter_common.INSERT_SLICER
        |vpiStmt:
        \_named_begin: (work@rggen_adapter_common.g_request_slicer)
          |vpiParent:
          \_gen_if_else: , line:67:5, endln:101:8
          |vpiName:g_request_slicer
          |vpiFullName:work@rggen_adapter_common.g_request_slicer
          |vpiStmt:
          \_always: , line:68:7, endln:78:10
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_request_slicer)
            |vpiStmt:
            \_event_control: , line:68:17, endln:68:50
              |vpiParent:
              \_always: , line:68:7, endln:78:10
              |vpiCondition:
              \_operation: , line:68:19, endln:68:49
                |vpiParent:
                \_event_control: , line:68:17, endln:68:50
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:68:19, endln:68:32
                  |vpiParent:
                  \_operation: , line:68:19, endln:68:49
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_clk), line:68:27, endln:68:32
                    |vpiParent:
                    \_operation: , line:68:19, endln:68:32
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_clk
                |vpiOperand:
                \_operation: , line:68:34, endln:68:49
                  |vpiParent:
                  \_operation: , line:68:19, endln:68:49
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_rst_n), line:68:42, endln:68:49
                    |vpiParent:
                    \_operation: , line:68:34, endln:68:49
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_adapter_common.g_request_slicer), line:68:51, endln:78:10
                |vpiParent:
                \_event_control: , line:68:17, endln:68:50
                |vpiFullName:work@rggen_adapter_common.g_request_slicer
                |vpiStmt:
                \_if_else: , line:69:9, endln:77:12
                  |vpiParent:
                  \_begin: (work@rggen_adapter_common.g_request_slicer), line:68:51, endln:78:10
                  |vpiCondition:
                  \_operation: , line:69:13, endln:69:21
                    |vpiParent:
                    \_begin: (work@rggen_adapter_common.g_request_slicer), line:68:51, endln:78:10
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_rst_n), line:69:14, endln:69:21
                      |vpiParent:
                      \_operation: , line:69:13, endln:69:21
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_adapter_common.g_request_slicer), line:69:23, endln:71:12
                    |vpiParent:
                    \_if_else: , line:69:9, endln:77:12
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer
                    |vpiStmt:
                    \_assignment: , line:70:11, endln:70:26
                      |vpiParent:
                      \_begin: (work@rggen_adapter_common.g_request_slicer), line:69:23, endln:71:12
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:70:24, endln:70:26
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_valid), line:70:11, endln:70:20
                        |vpiParent:
                        \_assignment: , line:70:11, endln:70:26
                        |vpiName:bus_valid
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_valid
                  |vpiElseStmt:
                  \_if_else: , line:72:14, endln:77:12
                    |vpiParent:
                    \_if_else: , line:69:9, endln:77:12
                    |vpiCondition:
                    \_operation: , line:72:18, endln:72:23
                      |vpiParent:
                      \_if_else: , line:69:9, endln:77:12
                      |vpiOpType:3
                      |vpiOperand:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.busy), line:72:19, endln:72:23
                        |vpiParent:
                        \_operation: , line:72:18, endln:72:23
                        |vpiName:busy
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.busy
                    |vpiStmt:
                    \_begin: (work@rggen_adapter_common.g_request_slicer), line:72:25, endln:74:12
                      |vpiParent:
                      \_if_else: , line:72:14, endln:77:12
                      |vpiFullName:work@rggen_adapter_common.g_request_slicer
                      |vpiStmt:
                      \_assignment: , line:73:11, endln:73:52
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:72:25, endln:74:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_operation: , line:73:24, endln:73:52
                          |vpiParent:
                          \_assignment: , line:73:11, endln:73:52
                          |vpiOpType:26
                          |vpiOperand:
                          \_hier_path: (bus_if.valid), line:73:24, endln:73:36
                            |vpiParent:
                            \_operation: , line:73:24, endln:73:52
                            |vpiActual:
                            \_ref_obj: (bus_if), line:73:24, endln:73:30
                              |vpiParent:
                              \_hier_path: (bus_if.valid), line:73:24, endln:73:36
                              |vpiName:bus_if
                            |vpiActual:
                            \_ref_obj: (work@rggen_adapter_common.g_request_slicer.valid), line:73:31, endln:73:36
                              |vpiParent:
                              \_hier_path: (bus_if.valid), line:73:24, endln:73:36
                              |vpiName:valid
                              |vpiFullName:work@rggen_adapter_common.g_request_slicer.valid
                            |vpiName:bus_if.valid
                          |vpiOperand:
                          \_ref_obj: (work@rggen_adapter_common.g_request_slicer.inside_range), line:73:40, endln:73:52
                            |vpiParent:
                            \_operation: , line:73:24, endln:73:52
                            |vpiName:inside_range
                            |vpiFullName:work@rggen_adapter_common.g_request_slicer.inside_range
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_valid), line:73:11, endln:73:20
                          |vpiParent:
                          \_assignment: , line:73:11, endln:73:52
                          |vpiName:bus_valid
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_valid
                    |vpiElseStmt:
                    \_begin: (work@rggen_adapter_common.g_request_slicer), line:75:14, endln:77:12
                      |vpiParent:
                      \_if_else: , line:72:14, endln:77:12
                      |vpiFullName:work@rggen_adapter_common.g_request_slicer
                      |vpiStmt:
                      \_assignment: , line:76:11, endln:76:26
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:75:14, endln:77:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_constant: , line:76:24, endln:76:26
                          |vpiDecompile:'0
                          |vpiSize:-1
                          |BIN:0
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_valid), line:76:11, endln:76:20
                          |vpiParent:
                          \_assignment: , line:76:11, endln:76:26
                          |vpiName:bus_valid
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_valid
            |vpiAlwaysType:3
          |vpiStmt:
          \_always: , line:80:7, endln:93:10
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_request_slicer)
            |vpiStmt:
            \_event_control: , line:80:17, endln:80:50
              |vpiParent:
              \_always: , line:80:7, endln:93:10
              |vpiCondition:
              \_operation: , line:80:19, endln:80:49
                |vpiParent:
                \_event_control: , line:80:17, endln:80:50
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:80:19, endln:80:32
                  |vpiParent:
                  \_operation: , line:80:19, endln:80:49
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_clk), line:80:27, endln:80:32
                    |vpiParent:
                    \_operation: , line:80:19, endln:80:32
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_clk
                |vpiOperand:
                \_operation: , line:80:34, endln:80:49
                  |vpiParent:
                  \_operation: , line:80:19, endln:80:49
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_rst_n), line:80:42, endln:80:49
                    |vpiParent:
                    \_operation: , line:80:34, endln:80:49
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_adapter_common.g_request_slicer), line:80:51, endln:93:10
                |vpiParent:
                \_event_control: , line:80:17, endln:80:50
                |vpiFullName:work@rggen_adapter_common.g_request_slicer
                |vpiStmt:
                \_if_else: , line:81:9, endln:92:12
                  |vpiParent:
                  \_begin: (work@rggen_adapter_common.g_request_slicer), line:80:51, endln:93:10
                  |vpiCondition:
                  \_operation: , line:81:13, endln:81:21
                    |vpiParent:
                    \_begin: (work@rggen_adapter_common.g_request_slicer), line:80:51, endln:93:10
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_adapter_common.g_request_slicer.i_rst_n), line:81:14, endln:81:21
                      |vpiParent:
                      \_operation: , line:81:13, endln:81:21
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_adapter_common.g_request_slicer.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_adapter_common.g_request_slicer), line:81:23, endln:86:12
                    |vpiParent:
                    \_if_else: , line:81:9, endln:92:12
                    |vpiFullName:work@rggen_adapter_common.g_request_slicer
                    |vpiStmt:
                    \_assignment: , line:82:11, endln:82:46
                      |vpiParent:
                      \_begin: (work@rggen_adapter_common.g_request_slicer), line:81:23, endln:86:12
                      |vpiOpType:82
                      |vpiRhs:
                      \_operation: , line:82:30, endln:82:46
                        |vpiParent:
                        \_assignment: , line:82:11, endln:82:46
                        |vpiTypespec:
                        \_ref_typespec: (work@rggen_adapter_common.g_request_slicer)
                          |vpiParent:
                          \_operation: , line:82:30, endln:82:46
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer
                          |vpiActual:
                          \_unsupported_typespec: (rggen_access), line:82:30, endln:82:42
                        |vpiOpType:67
                        |vpiOperand:
                        \_constant: , line:82:44, endln:82:45
                          |vpiParent:
                          \_operation: , line:82:30, endln:82:46
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                      |vpiLhs:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_access), line:82:11, endln:82:21
                        |vpiParent:
                        \_assignment: , line:82:11, endln:82:46
                        |vpiName:bus_access
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_access
                    |vpiStmt:
                    \_assignment: , line:83:11, endln:83:32
                      |vpiParent:
                      \_begin: (work@rggen_adapter_common.g_request_slicer), line:81:23, endln:86:12
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:83:30, endln:83:32
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_address), line:83:11, endln:83:22
                        |vpiParent:
                        \_assignment: , line:83:11, endln:83:32
                        |vpiName:bus_address
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_address
                    |vpiStmt:
                    \_assignment: , line:84:11, endln:84:32
                      |vpiParent:
                      \_begin: (work@rggen_adapter_common.g_request_slicer), line:81:23, endln:86:12
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:84:30, endln:84:32
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_write_data), line:84:11, endln:84:25
                        |vpiParent:
                        \_assignment: , line:84:11, endln:84:32
                        |vpiName:bus_write_data
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_write_data
                    |vpiStmt:
                    \_assignment: , line:85:11, endln:85:32
                      |vpiParent:
                      \_begin: (work@rggen_adapter_common.g_request_slicer), line:81:23, endln:86:12
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:85:30, endln:85:32
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_strobe), line:85:11, endln:85:21
                        |vpiParent:
                        \_assignment: , line:85:11, endln:85:32
                        |vpiName:bus_strobe
                        |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_strobe
                  |vpiElseStmt:
                  \_if_stmt: , line:87:14, endln:92:12
                    |vpiParent:
                    \_if_else: , line:81:9, endln:92:12
                    |vpiCondition:
                    \_operation: , line:87:18, endln:87:41
                      |vpiParent:
                      \_if_else: , line:81:9, endln:92:12
                      |vpiOpType:26
                      |vpiOperand:
                      \_hier_path: (bus_if.valid), line:87:18, endln:87:30
                        |vpiParent:
                        \_operation: , line:87:18, endln:87:41
                        |vpiActual:
                        \_ref_obj: (bus_if), line:87:18, endln:87:24
                          |vpiParent:
                          \_hier_path: (bus_if.valid), line:87:18, endln:87:30
                          |vpiName:bus_if
                        |vpiActual:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.valid), line:87:25, endln:87:30
                          |vpiParent:
                          \_hier_path: (bus_if.valid), line:87:18, endln:87:30
                          |vpiName:valid
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.valid
                        |vpiName:bus_if.valid
                      |vpiOperand:
                      \_operation: , line:87:35, endln:87:40
                        |vpiParent:
                        \_operation: , line:87:18, endln:87:41
                        |vpiOpType:3
                        |vpiOperand:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.busy), line:87:36, endln:87:40
                          |vpiParent:
                          \_operation: , line:87:35, endln:87:40
                          |vpiName:busy
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.busy
                    |vpiStmt:
                    \_begin: (work@rggen_adapter_common.g_request_slicer), line:87:43, endln:92:12
                      |vpiParent:
                      \_if_stmt: , line:87:14, endln:92:12
                      |vpiFullName:work@rggen_adapter_common.g_request_slicer
                      |vpiStmt:
                      \_assignment: , line:88:11, endln:88:43
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:87:43, endln:92:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_hier_path: (bus_if.access), line:88:30, endln:88:43
                          |vpiParent:
                          \_assignment: , line:88:11, endln:88:43
                          |vpiActual:
                          \_ref_obj: (bus_if), line:88:30, endln:88:36
                            |vpiParent:
                            \_hier_path: (bus_if.access), line:88:30, endln:88:43
                            |vpiName:bus_if
                          |vpiActual:
                          \_ref_obj: (work@rggen_adapter_common.g_request_slicer.access), line:88:37, endln:88:43
                            |vpiParent:
                            \_hier_path: (bus_if.access), line:88:30, endln:88:43
                            |vpiName:access
                            |vpiFullName:work@rggen_adapter_common.g_request_slicer.access
                          |vpiName:bus_if.access
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_access), line:88:11, endln:88:21
                          |vpiParent:
                          \_assignment: , line:88:11, endln:88:43
                          |vpiName:bus_access
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_access
                      |vpiStmt:
                      \_assignment: , line:89:11, endln:89:63
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:87:43, endln:92:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_func_call: (get_local_address), line:89:30, endln:89:63
                          |vpiParent:
                          \_assignment: , line:89:11, endln:89:63
                          |vpiArgument:
                          \_hier_path: (bus_if.address), line:89:48, endln:89:62
                            |vpiParent:
                            \_func_call: (get_local_address), line:89:30, endln:89:63
                            |vpiActual:
                            \_ref_obj: (bus_if), line:89:48, endln:89:54
                              |vpiParent:
                              \_hier_path: (bus_if.address), line:89:48, endln:89:62
                              |vpiName:bus_if
                            |vpiActual:
                            \_ref_obj: (work@rggen_adapter_common.g_request_slicer.address), line:89:55, endln:89:62
                              |vpiParent:
                              \_hier_path: (bus_if.address), line:89:48, endln:89:62
                              |vpiName:address
                              |vpiFullName:work@rggen_adapter_common.g_request_slicer.address
                            |vpiName:bus_if.address
                          |vpiName:get_local_address
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_address), line:89:11, endln:89:22
                          |vpiParent:
                          \_assignment: , line:89:11, endln:89:63
                          |vpiName:bus_address
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_address
                      |vpiStmt:
                      \_assignment: , line:90:11, endln:90:47
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:87:43, endln:92:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_hier_path: (bus_if.write_data), line:90:30, endln:90:47
                          |vpiParent:
                          \_assignment: , line:90:11, endln:90:47
                          |vpiActual:
                          \_ref_obj: (bus_if), line:90:30, endln:90:36
                            |vpiParent:
                            \_hier_path: (bus_if.write_data), line:90:30, endln:90:47
                            |vpiName:bus_if
                          |vpiActual:
                          \_ref_obj: (work@rggen_adapter_common.g_request_slicer.write_data), line:90:37, endln:90:47
                            |vpiParent:
                            \_hier_path: (bus_if.write_data), line:90:30, endln:90:47
                            |vpiName:write_data
                            |vpiFullName:work@rggen_adapter_common.g_request_slicer.write_data
                          |vpiName:bus_if.write_data
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_write_data), line:90:11, endln:90:25
                          |vpiParent:
                          \_assignment: , line:90:11, endln:90:47
                          |vpiName:bus_write_data
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_write_data
                      |vpiStmt:
                      \_assignment: , line:91:11, endln:91:43
                        |vpiParent:
                        \_begin: (work@rggen_adapter_common.g_request_slicer), line:87:43, endln:92:12
                        |vpiOpType:82
                        |vpiRhs:
                        \_hier_path: (bus_if.strobe), line:91:30, endln:91:43
                          |vpiParent:
                          \_assignment: , line:91:11, endln:91:43
                          |vpiActual:
                          \_ref_obj: (bus_if), line:91:30, endln:91:36
                            |vpiParent:
                            \_hier_path: (bus_if.strobe), line:91:30, endln:91:43
                            |vpiName:bus_if
                          |vpiActual:
                          \_ref_obj: (work@rggen_adapter_common.g_request_slicer.strobe), line:91:37, endln:91:43
                            |vpiParent:
                            \_hier_path: (bus_if.strobe), line:91:30, endln:91:43
                            |vpiName:strobe
                            |vpiFullName:work@rggen_adapter_common.g_request_slicer.strobe
                          |vpiName:bus_if.strobe
                        |vpiLhs:
                        \_ref_obj: (work@rggen_adapter_common.g_request_slicer.bus_strobe), line:91:11, endln:91:21
                          |vpiParent:
                          \_assignment: , line:91:11, endln:91:43
                          |vpiName:bus_strobe
                          |vpiFullName:work@rggen_adapter_common.g_request_slicer.bus_strobe
            |vpiAlwaysType:3
        |vpiElseStmt:
        \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
          |vpiParent:
          \_gen_if_else: , line:67:5, endln:101:8
          |vpiName:g_no_request_slicer
          |vpiFullName:work@rggen_adapter_common.g_no_request_slicer
          |vpiStmt:
          \_cont_assign: , line:96:15, endln:96:72
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
            |vpiRhs:
            \_operation: , line:96:33, endln:96:72
              |vpiParent:
              \_cont_assign: , line:96:15, endln:96:72
              |vpiOpType:26
              |vpiOperand:
              \_operation: , line:96:33, endln:96:61
                |vpiParent:
                \_operation: , line:96:33, endln:96:72
                |vpiOpType:26
                |vpiOperand:
                \_hier_path: (bus_if.valid), line:96:33, endln:96:45
                  |vpiParent:
                  \_operation: , line:96:33, endln:96:61
                  |vpiActual:
                  \_ref_obj: (bus_if), line:96:33, endln:96:39
                    |vpiParent:
                    \_hier_path: (bus_if.valid), line:96:33, endln:96:45
                    |vpiName:bus_if
                  |vpiActual:
                  \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.valid), line:96:40, endln:96:45
                    |vpiParent:
                    \_hier_path: (bus_if.valid), line:96:33, endln:96:45
                    |vpiName:valid
                    |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.valid
                  |vpiName:bus_if.valid
                |vpiOperand:
                \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.inside_range), line:96:49, endln:96:61
                  |vpiParent:
                  \_operation: , line:96:33, endln:96:61
                  |vpiName:inside_range
                  |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.inside_range
              |vpiOperand:
              \_operation: , line:96:66, endln:96:71
                |vpiParent:
                \_operation: , line:96:33, endln:96:72
                |vpiOpType:3
                |vpiOperand:
                \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.busy), line:96:67, endln:96:71
                  |vpiParent:
                  \_operation: , line:96:66, endln:96:71
                  |vpiName:busy
                  |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.busy
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.bus_valid), line:96:15, endln:96:24
              |vpiParent:
              \_cont_assign: , line:96:15, endln:96:72
              |vpiName:bus_valid
              |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.bus_valid
          |vpiStmt:
          \_cont_assign: , line:97:15, endln:97:46
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
            |vpiRhs:
            \_hier_path: (bus_if.access), line:97:33, endln:97:46
              |vpiParent:
              \_cont_assign: , line:97:15, endln:97:46
              |vpiActual:
              \_ref_obj: (bus_if), line:97:33, endln:97:39
                |vpiParent:
                \_hier_path: (bus_if.access), line:97:33, endln:97:46
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.access), line:97:40, endln:97:46
                |vpiParent:
                \_hier_path: (bus_if.access), line:97:33, endln:97:46
                |vpiName:access
                |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.access
              |vpiName:bus_if.access
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.bus_access), line:97:15, endln:97:25
              |vpiParent:
              \_cont_assign: , line:97:15, endln:97:46
              |vpiName:bus_access
              |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.bus_access
          |vpiStmt:
          \_cont_assign: , line:98:15, endln:98:66
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
            |vpiRhs:
            \_func_call: (get_local_address), line:98:33, endln:98:66
              |vpiParent:
              \_cont_assign: , line:98:15, endln:98:66
              |vpiArgument:
              \_hier_path: (bus_if.address), line:98:51, endln:98:65
                |vpiParent:
                \_func_call: (get_local_address), line:98:33, endln:98:66
                |vpiActual:
                \_ref_obj: (bus_if), line:98:51, endln:98:57
                  |vpiParent:
                  \_hier_path: (bus_if.address), line:98:51, endln:98:65
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.address), line:98:58, endln:98:65
                  |vpiParent:
                  \_hier_path: (bus_if.address), line:98:51, endln:98:65
                  |vpiName:address
                  |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.address
                |vpiName:bus_if.address
              |vpiName:get_local_address
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.bus_address), line:98:15, endln:98:26
              |vpiParent:
              \_cont_assign: , line:98:15, endln:98:66
              |vpiName:bus_address
              |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.bus_address
          |vpiStmt:
          \_cont_assign: , line:99:15, endln:99:50
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
            |vpiRhs:
            \_hier_path: (bus_if.write_data), line:99:33, endln:99:50
              |vpiParent:
              \_cont_assign: , line:99:15, endln:99:50
              |vpiActual:
              \_ref_obj: (bus_if), line:99:33, endln:99:39
                |vpiParent:
                \_hier_path: (bus_if.write_data), line:99:33, endln:99:50
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.write_data), line:99:40, endln:99:50
                |vpiParent:
                \_hier_path: (bus_if.write_data), line:99:33, endln:99:50
                |vpiName:write_data
                |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.write_data
              |vpiName:bus_if.write_data
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.bus_write_data), line:99:15, endln:99:29
              |vpiParent:
              \_cont_assign: , line:99:15, endln:99:50
              |vpiName:bus_write_data
              |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.bus_write_data
          |vpiStmt:
          \_cont_assign: , line:100:15, endln:100:46
            |vpiParent:
            \_named_begin: (work@rggen_adapter_common.g_no_request_slicer)
            |vpiRhs:
            \_hier_path: (bus_if.strobe), line:100:33, endln:100:46
              |vpiParent:
              \_cont_assign: , line:100:15, endln:100:46
              |vpiActual:
              \_ref_obj: (bus_if), line:100:33, endln:100:39
                |vpiParent:
                \_hier_path: (bus_if.strobe), line:100:33, endln:100:46
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.strobe), line:100:40, endln:100:46
                |vpiParent:
                \_hier_path: (bus_if.strobe), line:100:33, endln:100:46
                |vpiName:strobe
                |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.strobe
              |vpiName:bus_if.strobe
            |vpiLhs:
            \_ref_obj: (work@rggen_adapter_common.g_no_request_slicer.bus_strobe), line:100:15, endln:100:25
              |vpiParent:
              \_cont_assign: , line:100:15, endln:100:46
              |vpiName:bus_strobe
              |vpiFullName:work@rggen_adapter_common.g_no_request_slicer.bus_strobe
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiStmt:
    \_begin: (work@rggen_adapter_common)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_adapter_common
|uhdmallModules:
\_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_address_decoder
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.READABLE), line:4:29, endln:4:37
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.READABLE)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.READABLE), line:4:29, endln:4:37
      |vpiFullName:work@rggen_address_decoder.READABLE
      |vpiActual:
      \_bit_typespec: , line:4:13, endln:4:16
    |vpiName:READABLE
    |vpiFullName:work@rggen_address_decoder.READABLE
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.WRITABLE), line:5:29, endln:5:37
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.WRITABLE)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.WRITABLE), line:5:29, endln:5:37
      |vpiFullName:work@rggen_address_decoder.WRITABLE
      |vpiActual:
      \_bit_typespec: , line:5:13, endln:5:16
    |vpiName:WRITABLE
    |vpiFullName:work@rggen_address_decoder.WRITABLE
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.WIDTH), line:6:29, endln:6:34
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.WIDTH), line:6:29, endln:6:34
      |vpiFullName:work@rggen_address_decoder.WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_address_decoder.WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.BUS_WIDTH), line:7:29, endln:7:38
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.BUS_WIDTH), line:7:29, endln:7:38
      |vpiFullName:work@rggen_address_decoder.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:7:13, endln:7:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_address_decoder.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.START_ADDRESS), line:8:29, endln:8:42
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.START_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.START_ADDRESS), line:8:29, endln:8:42
      |vpiFullName:work@rggen_address_decoder.START_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:8:13, endln:8:28
    |vpiName:START_ADDRESS
    |vpiFullName:work@rggen_address_decoder.START_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.BYTE_SIZE), line:9:29, endln:9:38
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.BYTE_SIZE)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.BYTE_SIZE), line:9:29, endln:9:38
      |vpiFullName:work@rggen_address_decoder.BYTE_SIZE
      |vpiActual:
      \_int_typespec: , line:9:13, endln:9:16
    |vpiSigned:1
    |vpiName:BYTE_SIZE
    |vpiFullName:work@rggen_address_decoder.BYTE_SIZE
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.LSB), line:16:35, endln:16:38
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.LSB)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.LSB), line:16:35, endln:16:38
      |vpiFullName:work@rggen_address_decoder.LSB
      |vpiActual:
      \_int_typespec: , line:16:15, endln:16:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:LSB
    |vpiFullName:work@rggen_address_decoder.LSB
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.BEGIN_ADDRESS), line:17:35, endln:17:48
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.BEGIN_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.BEGIN_ADDRESS), line:17:35, endln:17:48
      |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:17:15, endln:17:34
    |vpiLocalParam:1
    |vpiName:BEGIN_ADDRESS
    |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_address_decoder.END_ADDRESS), line:18:35, endln:18:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.END_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_address_decoder.END_ADDRESS), line:18:35, endln:18:46
      |vpiFullName:work@rggen_address_decoder.END_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:18:15, endln:18:34
    |vpiLocalParam:1
    |vpiName:END_ADDRESS
    |vpiFullName:work@rggen_address_decoder.END_ADDRESS
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:29, endln:4:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:4:45, endln:4:46
      |vpiParent:
      \_param_assign: , line:4:29, endln:4:46
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:4:45, endln:4:46
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_bit_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.READABLE), line:4:29, endln:4:37
  |vpiParamAssign:
  \_param_assign: , line:5:29, endln:5:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:5:45, endln:5:46
      |vpiParent:
      \_param_assign: , line:5:29, endln:5:46
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:5:45, endln:5:46
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_bit_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.WRITABLE), line:5:29, endln:5:37
  |vpiParamAssign:
  \_param_assign: , line:6:29, endln:6:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:6:45, endln:6:46
      |vpiParent:
      \_param_assign: , line:6:29, endln:6:46
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:6:45, endln:6:46
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.WIDTH), line:6:29, endln:6:34
  |vpiParamAssign:
  \_param_assign: , line:7:29, endln:7:47
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:7:45, endln:7:47
      |vpiParent:
      \_param_assign: , line:7:29, endln:7:47
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:7:45, endln:7:47
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_int_typespec: , line:7:13, endln:7:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.BUS_WIDTH), line:7:29, endln:7:38
  |vpiParamAssign:
  \_param_assign: , line:8:29, endln:8:47
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:8:45, endln:8:47
      |vpiParent:
      \_param_assign: , line:8:29, endln:8:47
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:8:45, endln:8:47
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_bit_typespec: , line:8:13, endln:8:28
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.START_ADDRESS), line:8:29, endln:8:42
  |vpiParamAssign:
  \_param_assign: , line:9:29, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_constant: , line:9:45, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:29, endln:9:46
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder)
        |vpiParent:
        \_constant: , line:9:45, endln:9:46
        |vpiFullName:work@rggen_address_decoder
        |vpiActual:
        \_int_typespec: , line:9:13, endln:9:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.BYTE_SIZE), line:9:29, endln:9:38
  |vpiParamAssign:
  \_param_assign: , line:16:35, endln:16:72
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_operation: , line:16:51, endln:16:72
      |vpiParent:
      \_param_assign: , line:16:35, endln:16:72
      |vpiOpType:11
      |vpiOperand:
      \_sys_func_call: ($clog2), line:16:51, endln:16:68
        |vpiParent:
        \_operation: , line:16:51, endln:16:72
        |vpiArgument:
        \_ref_obj: (work@rggen_address_decoder.BUS_WIDTH), line:16:58, endln:16:67
          |vpiParent:
          \_sys_func_call: ($clog2), line:16:51, endln:16:68
          |vpiName:BUS_WIDTH
          |vpiFullName:work@rggen_address_decoder.BUS_WIDTH
        |vpiName:$clog2
      |vpiOperand:
      \_constant: , line:16:71, endln:16:72
        |vpiParent:
        \_operation: , line:16:51, endln:16:72
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.LSB), line:16:35, endln:16:38
  |vpiParamAssign:
  \_param_assign: , line:17:35, endln:17:77
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_part_select: START_ADDRESS (work@rggen_address_decoder.START_ADDRESS), line:17:51, endln:17:77
      |vpiParent:
      \_param_assign: , line:17:35, endln:17:77
      |vpiName:START_ADDRESS
      |vpiFullName:work@rggen_address_decoder.START_ADDRESS
      |vpiDefName:START_ADDRESS
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_operation: , line:17:65, endln:17:72
        |vpiParent:
        \_part_select: START_ADDRESS (work@rggen_address_decoder.START_ADDRESS), line:17:51, endln:17:77
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.START_ADDRESS.WIDTH), line:17:65, endln:17:70
          |vpiParent:
          \_operation: , line:17:65, endln:17:72
          |vpiName:WIDTH
          |vpiFullName:work@rggen_address_decoder.START_ADDRESS.WIDTH
        |vpiOperand:
        \_constant: , line:17:71, endln:17:72
          |vpiParent:
          \_operation: , line:17:65, endln:17:72
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_ref_obj: (work@rggen_address_decoder.START_ADDRESS.LSB), line:17:73, endln:17:76
        |vpiParent:
        \_part_select: START_ADDRESS (work@rggen_address_decoder.START_ADDRESS), line:17:51, endln:17:77
        |vpiName:LSB
        |vpiFullName:work@rggen_address_decoder.START_ADDRESS.LSB
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.BEGIN_ADDRESS), line:17:35, endln:17:48
  |vpiParamAssign:
  \_param_assign: , line:18:35, endln:18:93
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_func_call: (calc_end_address), line:18:51, endln:18:67
      |vpiParent:
      \_param_assign: , line:18:35, endln:18:93
      |vpiArgument:
      \_ref_obj: (work@rggen_address_decoder.START_ADDRESS), line:18:68, endln:18:81
        |vpiParent:
        \_func_call: (calc_end_address), line:18:51, endln:18:67
        |vpiName:START_ADDRESS
        |vpiFullName:work@rggen_address_decoder.START_ADDRESS
      |vpiArgument:
      \_ref_obj: (work@rggen_address_decoder.BYTE_SIZE), line:18:83, endln:18:92
        |vpiParent:
        \_func_call: (calc_end_address), line:18:51, endln:18:67
        |vpiName:BYTE_SIZE
        |vpiFullName:work@rggen_address_decoder.BYTE_SIZE
      |vpiName:calc_end_address
      |vpiFunction:
      \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
    |vpiLhs:
    \_parameter: (work@rggen_address_decoder.END_ADDRESS), line:18:35, endln:18:46
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_address_decoder
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiTaskFunc:
  \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:calc_end_address
    |vpiFullName:work@rggen_address_decoder.calc_end_address
    |vpiVariables:
    \_bit_var: (work@rggen_address_decoder.calc_end_address.end_address), line:24:21, endln:24:32
      |vpiParent:
      \_begin: (work@rggen_address_decoder.calc_end_address), line:25:5, endln:25:57
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder.calc_end_address.end_address)
        |vpiParent:
        \_bit_var: (work@rggen_address_decoder.calc_end_address.end_address), line:24:21, endln:24:32
        |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address
        |vpiActual:
        \_bit_typespec: , line:24:5, endln:24:20
      |vpiName:end_address
      |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_bit_var: (work@rggen_address_decoder.calc_end_address), line:20:22, endln:20:41
      |vpiParent:
      \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_address_decoder.calc_end_address)
        |vpiParent:
        \_bit_var: (work@rggen_address_decoder.calc_end_address), line:20:22, endln:20:41
        |vpiFullName:work@rggen_address_decoder.calc_end_address
        |vpiActual:
        \_bit_typespec: , line:20:22, endln:20:41
      |vpiFullName:work@rggen_address_decoder.calc_end_address
    |vpiIODecl:
    \_io_decl: (start_address), line:21:21, endln:21:34
      |vpiParent:
      \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
      |vpiDirection:1
      |vpiName:start_address
      |vpiTypedef:
      \_ref_typespec: (work@rggen_address_decoder.calc_end_address.start_address)
        |vpiParent:
        \_io_decl: (start_address), line:21:21, endln:21:34
        |vpiFullName:work@rggen_address_decoder.calc_end_address.start_address
        |vpiActual:
        \_bit_typespec: , line:21:5, endln:21:8
    |vpiIODecl:
    \_io_decl: (byte_size), line:22:21, endln:22:30
      |vpiParent:
      \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
      |vpiDirection:1
      |vpiName:byte_size
      |vpiTypedef:
      \_ref_typespec: (work@rggen_address_decoder.calc_end_address.byte_size)
        |vpiParent:
        \_io_decl: (byte_size), line:22:21, endln:22:30
        |vpiFullName:work@rggen_address_decoder.calc_end_address.byte_size
        |vpiActual:
        \_int_typespec: , line:22:5, endln:22:8
    |vpiStmt:
    \_begin: (work@rggen_address_decoder.calc_end_address), line:25:5, endln:25:57
      |vpiParent:
      \_function: (work@rggen_address_decoder.calc_end_address), line:20:3, endln:27:14
      |vpiFullName:work@rggen_address_decoder.calc_end_address
      |vpiVariables:
      \_bit_var: (work@rggen_address_decoder.calc_end_address.end_address), line:24:21, endln:24:32
      |vpiStmt:
      \_assignment: , line:25:5, endln:25:56
        |vpiParent:
        \_begin: (work@rggen_address_decoder.calc_end_address), line:25:5, endln:25:57
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:25:19, endln:25:56
          |vpiParent:
          \_assignment: , line:25:5, endln:25:56
          |vpiOpType:24
          |vpiOperand:
          \_ref_obj: (work@rggen_address_decoder.calc_end_address.start_address), line:25:19, endln:25:32
            |vpiParent:
            \_operation: , line:25:19, endln:25:56
            |vpiName:start_address
            |vpiFullName:work@rggen_address_decoder.calc_end_address.start_address
            |vpiActual:
            \_io_decl: (start_address), line:21:21, endln:21:34
          |vpiOperand:
          \_operation: , line:25:35, endln:25:56
            |vpiParent:
            \_operation: , line:25:19, endln:25:56
            |vpiTypespec:
            \_ref_typespec: (work@rggen_address_decoder.calc_end_address)
              |vpiParent:
              \_operation: , line:25:35, endln:25:56
              |vpiFullName:work@rggen_address_decoder.calc_end_address
              |vpiActual:
              \_int_typespec: (WIDTH), line:6:29, endln:6:29
            |vpiOpType:67
            |vpiOperand:
            \_operation: , line:25:42, endln:25:55
              |vpiParent:
              \_operation: , line:25:35, endln:25:56
              |vpiOpType:11
              |vpiOperand:
              \_ref_obj: (work@rggen_address_decoder.calc_end_address.byte_size), line:25:42, endln:25:51
                |vpiParent:
                \_operation: , line:25:42, endln:25:55
                |vpiName:byte_size
                |vpiFullName:work@rggen_address_decoder.calc_end_address.byte_size
                |vpiActual:
                \_io_decl: (byte_size), line:22:21, endln:22:30
              |vpiOperand:
              \_constant: , line:25:54, endln:25:55
                |vpiParent:
                \_operation: , line:25:42, endln:25:55
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen_address_decoder.calc_end_address.end_address), line:25:5, endln:25:16
          |vpiParent:
          \_assignment: , line:25:5, endln:25:56
          |vpiName:end_address
          |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address
          |vpiActual:
          \_bit_var: (work@rggen_address_decoder.calc_end_address.end_address), line:24:21, endln:24:32
      |vpiStmt:
      \_return_stmt: , line:26:5, endln:26:11
        |vpiParent:
        \_begin: (work@rggen_address_decoder.calc_end_address), line:25:5, endln:25:57
        |vpiCondition:
        \_part_select: end_address (work@rggen_address_decoder.calc_end_address.end_address), line:26:12, endln:26:36
          |vpiParent:
          \_return_stmt: , line:26:5, endln:26:11
          |vpiName:end_address
          |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address
          |vpiDefName:end_address
          |vpiConstantSelect:1
          |vpiLeftRange:
          \_operation: , line:26:24, endln:26:31
            |vpiParent:
            \_part_select: end_address (work@rggen_address_decoder.calc_end_address.end_address), line:26:12, endln:26:36
            |vpiOpType:11
            |vpiOperand:
            \_ref_obj: (work@rggen_address_decoder.calc_end_address.end_address.WIDTH), line:26:24, endln:26:29
              |vpiParent:
              \_operation: , line:26:24, endln:26:31
              |vpiName:WIDTH
              |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address.WIDTH
            |vpiOperand:
            \_constant: , line:26:30, endln:26:31
              |vpiParent:
              \_operation: , line:26:24, endln:26:31
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
          |vpiRightRange:
          \_ref_obj: (work@rggen_address_decoder.calc_end_address.end_address.LSB), line:26:32, endln:26:35
            |vpiParent:
            \_part_select: end_address (work@rggen_address_decoder.calc_end_address.end_address), line:26:12, endln:26:36
            |vpiName:LSB
            |vpiFullName:work@rggen_address_decoder.calc_end_address.end_address.LSB
    |vpiInstance:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.i_address), line:11:29, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_address
    |vpiFullName:work@rggen_address_decoder.i_address
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.i_access), line:12:29, endln:12:37
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_access
    |vpiFullName:work@rggen_address_decoder.i_access
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.i_additional_match), line:13:29, endln:13:47
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_additional_match
    |vpiFullName:work@rggen_address_decoder.i_additional_match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.o_match), line:14:29, endln:14:36
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:o_match
    |vpiFullName:work@rggen_address_decoder.o_match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.address_match), line:29:9, endln:29:22
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.address_match)
      |vpiParent:
      \_logic_net: (work@rggen_address_decoder.address_match), line:29:9, endln:29:22
      |vpiFullName:work@rggen_address_decoder.address_match
      |vpiActual:
      \_logic_typespec: , line:29:3, endln:29:8
    |vpiName:address_match
    |vpiFullName:work@rggen_address_decoder.address_match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_address_decoder.access_match), line:30:9, endln:30:21
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_address_decoder.access_match)
      |vpiParent:
      \_logic_net: (work@rggen_address_decoder.access_match), line:30:9, endln:30:21
      |vpiFullName:work@rggen_address_decoder.access_match
      |vpiActual:
      \_logic_typespec: , line:30:3, endln:30:8
    |vpiName:access_match
    |vpiFullName:work@rggen_address_decoder.access_match
    |vpiNetType:36
  |vpiPort:
  \_port: (i_address), line:11:29, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_address
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_address_decoder.i_address.i_address), line:11:29, endln:11:38
      |vpiParent:
      \_port: (i_address), line:11:29, endln:11:38
      |vpiName:i_address
      |vpiFullName:work@rggen_address_decoder.i_address.i_address
      |vpiActual:
      \_logic_net: (work@rggen_address_decoder.i_address), line:11:29, endln:11:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_address_decoder.i_address)
      |vpiParent:
      \_port: (i_address), line:11:29, endln:11:38
      |vpiFullName:work@rggen_address_decoder.i_address
      |vpiActual:
      \_logic_typespec: , line:11:11, endln:11:28
  |vpiPort:
  \_port: (i_access), line:12:29, endln:12:37
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_access
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_address_decoder.i_access.i_access), line:12:29, endln:12:37
      |vpiParent:
      \_port: (i_access), line:12:29, endln:12:37
      |vpiName:i_access
      |vpiFullName:work@rggen_address_decoder.i_access.i_access
      |vpiActual:
      \_logic_net: (work@rggen_address_decoder.i_access), line:12:29, endln:12:37
    |vpiTypedef:
    \_ref_typespec: (work@rggen_address_decoder.i_access)
      |vpiParent:
      \_port: (i_access), line:12:29, endln:12:37
      |vpiFullName:work@rggen_address_decoder.i_access
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiPort:
  \_port: (i_additional_match), line:13:29, endln:13:47
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:i_additional_match
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_address_decoder.i_additional_match.i_additional_match), line:13:29, endln:13:47
      |vpiParent:
      \_port: (i_additional_match), line:13:29, endln:13:47
      |vpiName:i_additional_match
      |vpiFullName:work@rggen_address_decoder.i_additional_match.i_additional_match
      |vpiActual:
      \_logic_net: (work@rggen_address_decoder.i_additional_match), line:13:29, endln:13:47
    |vpiTypedef:
    \_ref_typespec: (work@rggen_address_decoder.i_additional_match)
      |vpiParent:
      \_port: (i_additional_match), line:13:29, endln:13:47
      |vpiFullName:work@rggen_address_decoder.i_additional_match
      |vpiActual:
      \_logic_typespec: , line:13:11, endln:13:16
  |vpiPort:
  \_port: (o_match), line:14:29, endln:14:36
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiName:o_match
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_address_decoder.o_match.o_match), line:14:29, endln:14:36
      |vpiParent:
      \_port: (o_match), line:14:29, endln:14:36
      |vpiName:o_match
      |vpiFullName:work@rggen_address_decoder.o_match.o_match
      |vpiActual:
      \_logic_net: (work@rggen_address_decoder.o_match), line:14:29, endln:14:36
    |vpiTypedef:
    \_ref_typespec: (work@rggen_address_decoder.o_match)
      |vpiParent:
      \_port: (o_match), line:14:29, endln:14:36
      |vpiFullName:work@rggen_address_decoder.o_match
      |vpiActual:
      \_logic_typespec: , line:14:11, endln:14:16
  |vpiContAssign:
  \_cont_assign: , line:62:11, endln:62:72
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiRhs:
    \_operation: , line:62:21, endln:62:72
      |vpiParent:
      \_cont_assign: , line:62:11, endln:62:72
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:62:21, endln:62:50
        |vpiParent:
        \_operation: , line:62:21, endln:62:72
        |vpiOpType:26
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.address_match), line:62:21, endln:62:34
          |vpiParent:
          \_operation: , line:62:21, endln:62:50
          |vpiName:address_match
          |vpiFullName:work@rggen_address_decoder.address_match
          |vpiActual:
          \_logic_net: (work@rggen_address_decoder.address_match), line:29:9, endln:29:22
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.access_match), line:62:38, endln:62:50
          |vpiParent:
          \_operation: , line:62:21, endln:62:50
          |vpiName:access_match
          |vpiFullName:work@rggen_address_decoder.access_match
          |vpiActual:
          \_logic_net: (work@rggen_address_decoder.access_match), line:30:9, endln:30:21
      |vpiOperand:
      \_ref_obj: (work@rggen_address_decoder.i_additional_match), line:62:54, endln:62:72
        |vpiParent:
        \_operation: , line:62:21, endln:62:72
        |vpiName:i_additional_match
        |vpiFullName:work@rggen_address_decoder.i_additional_match
        |vpiActual:
        \_logic_net: (work@rggen_address_decoder.i_additional_match), line:13:29, endln:13:47
    |vpiLhs:
    \_ref_obj: (work@rggen_address_decoder.o_match), line:62:11, endln:62:18
      |vpiParent:
      \_cont_assign: , line:62:11, endln:62:72
      |vpiName:o_match
      |vpiFullName:work@rggen_address_decoder.o_match
      |vpiActual:
      \_logic_net: (work@rggen_address_decoder.o_match), line:14:29, endln:14:36
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiStmt:
    \_begin: (work@rggen_address_decoder)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_address_decoder
      |vpiStmt:
      \_gen_if_else: , line:33:5, endln:49:8
        |vpiParent:
        \_begin: (work@rggen_address_decoder)
        |vpiCondition:
        \_operation: , line:33:9, endln:33:37
          |vpiParent:
          \_gen_if_else: , line:33:5, endln:49:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS), line:33:9, endln:33:22
            |vpiParent:
            \_operation: , line:33:9, endln:33:37
            |vpiName:BEGIN_ADDRESS
            |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
          |vpiOperand:
          \_ref_obj: (work@rggen_address_decoder.END_ADDRESS), line:33:26, endln:33:37
            |vpiParent:
            \_operation: , line:33:9, endln:33:37
            |vpiName:END_ADDRESS
            |vpiFullName:work@rggen_address_decoder.END_ADDRESS
        |vpiStmt:
        \_named_begin: (work@rggen_address_decoder.g_address_matcher)
          |vpiParent:
          \_gen_if_else: , line:33:5, endln:49:8
          |vpiName:g_address_matcher
          |vpiFullName:work@rggen_address_decoder.g_address_matcher
          |vpiStmt:
          \_cont_assign: , line:34:15, endln:34:70
            |vpiParent:
            \_named_begin: (work@rggen_address_decoder.g_address_matcher)
            |vpiRhs:
            \_operation: , line:34:31, endln:34:70
              |vpiParent:
              \_cont_assign: , line:34:15, endln:34:70
              |vpiOpType:14
              |vpiOperand:
              \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:34:31, endln:34:53
                |vpiParent:
                \_operation: , line:34:31, endln:34:70
                |vpiName:i_address
                |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address
                |vpiDefName:i_address
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:34:41, endln:34:48
                  |vpiParent:
                  \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:34:31, endln:34:53
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.WIDTH), line:34:41, endln:34:46
                    |vpiParent:
                    \_operation: , line:34:41, endln:34:48
                    |vpiName:WIDTH
                    |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.WIDTH
                  |vpiOperand:
                  \_constant: , line:34:47, endln:34:48
                    |vpiParent:
                    \_operation: , line:34:41, endln:34:48
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.LSB), line:34:49, endln:34:52
                  |vpiParent:
                  \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:34:31, endln:34:53
                  |vpiName:LSB
                  |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.LSB
              |vpiOperand:
              \_ref_obj: (work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS), line:34:57, endln:34:70
                |vpiParent:
                \_operation: , line:34:31, endln:34:70
                |vpiName:BEGIN_ADDRESS
                |vpiFullName:work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS
            |vpiLhs:
            \_ref_obj: (work@rggen_address_decoder.g_address_matcher.address_match), line:34:15, endln:34:28
              |vpiParent:
              \_cont_assign: , line:34:15, endln:34:70
              |vpiName:address_match
              |vpiFullName:work@rggen_address_decoder.g_address_matcher.address_match
        |vpiElseStmt:
        \_begin: (work@rggen_address_decoder)
          |vpiParent:
          \_gen_if_else: , line:33:5, endln:49:8
          |vpiFullName:work@rggen_address_decoder
          |vpiStmt:
          \_gen_if_else: , line:36:10, endln:49:8
            |vpiParent:
            \_begin: (work@rggen_address_decoder)
            |vpiCondition:
            \_operation: , line:36:14, endln:36:58
              |vpiParent:
              \_gen_if_else: , line:36:10, endln:49:8
              |vpiOpType:26
              |vpiOperand:
              \_operation: , line:36:15, endln:36:34
                |vpiParent:
                \_operation: , line:36:14, endln:36:58
                |vpiOpType:15
                |vpiOperand:
                \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS), line:36:15, endln:36:28
                  |vpiParent:
                  \_operation: , line:36:15, endln:36:34
                  |vpiName:BEGIN_ADDRESS
                  |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
                |vpiOperand:
                \_constant: , line:36:32, endln:36:34
                  |vpiParent:
                  \_operation: , line:36:15, endln:36:34
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
              |vpiOperand:
              \_operation: , line:36:40, endln:36:57
                |vpiParent:
                \_operation: , line:36:14, endln:36:58
                |vpiOpType:15
                |vpiOperand:
                \_ref_obj: (work@rggen_address_decoder.END_ADDRESS), line:36:40, endln:36:51
                  |vpiParent:
                  \_operation: , line:36:40, endln:36:57
                  |vpiName:END_ADDRESS
                  |vpiFullName:work@rggen_address_decoder.END_ADDRESS
                |vpiOperand:
                \_constant: , line:36:55, endln:36:57
                  |vpiParent:
                  \_operation: , line:36:40, endln:36:57
                  |vpiDecompile:'1
                  |vpiSize:-1
                  |BIN:1
                  |vpiConstType:3
            |vpiStmt:
            \_named_begin: (work@rggen_address_decoder.g_address_matcher)
              |vpiParent:
              \_gen_if_else: , line:36:10, endln:49:8
              |vpiName:g_address_matcher
              |vpiFullName:work@rggen_address_decoder.g_address_matcher
              |vpiStmt:
              \_cont_assign: , line:37:15, endln:39:50
                |vpiParent:
                \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                |vpiRhs:
                \_operation: , line:38:9, endln:39:50
                  |vpiParent:
                  \_cont_assign: , line:37:15, endln:39:50
                  |vpiOpType:26
                  |vpiOperand:
                  \_operation: , line:38:10, endln:38:49
                    |vpiParent:
                    \_operation: , line:38:9, endln:39:50
                    |vpiOpType:19
                    |vpiOperand:
                    \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:38:10, endln:38:32
                      |vpiParent:
                      \_operation: , line:38:10, endln:38:49
                      |vpiName:i_address
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address
                      |vpiDefName:i_address
                      |vpiConstantSelect:1
                      |vpiLeftRange:
                      \_operation: , line:38:20, endln:38:27
                        |vpiParent:
                        \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:38:10, endln:38:32
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.WIDTH), line:38:20, endln:38:25
                          |vpiParent:
                          \_operation: , line:38:20, endln:38:27
                          |vpiName:WIDTH
                          |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.WIDTH
                        |vpiOperand:
                        \_constant: , line:38:26, endln:38:27
                          |vpiParent:
                          \_operation: , line:38:20, endln:38:27
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiRightRange:
                      \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.LSB), line:38:28, endln:38:31
                        |vpiParent:
                        \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:38:10, endln:38:32
                        |vpiName:LSB
                        |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.LSB
                    |vpiOperand:
                    \_ref_obj: (work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS), line:38:36, endln:38:49
                      |vpiParent:
                      \_operation: , line:38:10, endln:38:49
                      |vpiName:BEGIN_ADDRESS
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS
                  |vpiOperand:
                  \_operation: , line:39:10, endln:39:47
                    |vpiParent:
                    \_operation: , line:38:9, endln:39:50
                    |vpiOpType:21
                    |vpiOperand:
                    \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:39:10, endln:39:32
                      |vpiParent:
                      \_operation: , line:39:10, endln:39:47
                      |vpiName:i_address
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address
                      |vpiDefName:i_address
                      |vpiConstantSelect:1
                      |vpiLeftRange:
                      \_operation: , line:39:20, endln:39:27
                        |vpiParent:
                        \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:39:10, endln:39:32
                        |vpiOpType:11
                        |vpiOperand:
                        \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.WIDTH), line:39:20, endln:39:25
                          |vpiParent:
                          \_operation: , line:39:20, endln:39:27
                          |vpiName:WIDTH
                          |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.WIDTH
                        |vpiOperand:
                        \_constant: , line:39:26, endln:39:27
                          |vpiParent:
                          \_operation: , line:39:20, endln:39:27
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiRightRange:
                      \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.LSB), line:39:28, endln:39:31
                        |vpiParent:
                        \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:39:10, endln:39:32
                        |vpiName:LSB
                        |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.LSB
                    |vpiOperand:
                    \_ref_obj: (work@rggen_address_decoder.g_address_matcher.END_ADDRESS), line:39:36, endln:39:47
                      |vpiParent:
                      \_operation: , line:39:10, endln:39:47
                      |vpiName:END_ADDRESS
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher.END_ADDRESS
                |vpiLhs:
                \_ref_obj: (work@rggen_address_decoder.g_address_matcher.address_match), line:37:15, endln:37:28
                  |vpiParent:
                  \_cont_assign: , line:37:15, endln:39:50
                  |vpiName:address_match
                  |vpiFullName:work@rggen_address_decoder.g_address_matcher.address_match
            |vpiElseStmt:
            \_begin: (work@rggen_address_decoder)
              |vpiParent:
              \_gen_if_else: , line:36:10, endln:49:8
              |vpiFullName:work@rggen_address_decoder
              |vpiStmt:
              \_gen_if_else: , line:41:10, endln:49:8
                |vpiParent:
                \_begin: (work@rggen_address_decoder)
                |vpiCondition:
                \_operation: , line:41:14, endln:41:58
                  |vpiParent:
                  \_gen_if_else: , line:41:10, endln:49:8
                  |vpiOpType:26
                  |vpiOperand:
                  \_operation: , line:41:15, endln:41:34
                    |vpiParent:
                    \_operation: , line:41:14, endln:41:58
                    |vpiOpType:14
                    |vpiOperand:
                    \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS), line:41:15, endln:41:28
                      |vpiParent:
                      \_operation: , line:41:15, endln:41:34
                      |vpiName:BEGIN_ADDRESS
                      |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
                    |vpiOperand:
                    \_constant: , line:41:32, endln:41:34
                      |vpiParent:
                      \_operation: , line:41:15, endln:41:34
                      |vpiDecompile:'0
                      |vpiSize:-1
                      |BIN:0
                      |vpiConstType:3
                  |vpiOperand:
                  \_operation: , line:41:40, endln:41:57
                    |vpiParent:
                    \_operation: , line:41:14, endln:41:58
                    |vpiOpType:15
                    |vpiOperand:
                    \_ref_obj: (work@rggen_address_decoder.END_ADDRESS), line:41:40, endln:41:51
                      |vpiParent:
                      \_operation: , line:41:40, endln:41:57
                      |vpiName:END_ADDRESS
                      |vpiFullName:work@rggen_address_decoder.END_ADDRESS
                    |vpiOperand:
                    \_constant: , line:41:55, endln:41:57
                      |vpiParent:
                      \_operation: , line:41:40, endln:41:57
                      |vpiDecompile:'1
                      |vpiSize:-1
                      |BIN:1
                      |vpiConstType:3
                |vpiStmt:
                \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                  |vpiParent:
                  \_gen_if_else: , line:41:10, endln:49:8
                  |vpiName:g_address_matcher
                  |vpiFullName:work@rggen_address_decoder.g_address_matcher
                  |vpiStmt:
                  \_cont_assign: , line:42:15, endln:42:68
                    |vpiParent:
                    \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                    |vpiRhs:
                    \_operation: , line:42:31, endln:42:68
                      |vpiParent:
                      \_cont_assign: , line:42:15, endln:42:68
                      |vpiOpType:21
                      |vpiOperand:
                      \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:42:31, endln:42:53
                        |vpiParent:
                        \_operation: , line:42:31, endln:42:68
                        |vpiName:i_address
                        |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address
                        |vpiDefName:i_address
                        |vpiConstantSelect:1
                        |vpiLeftRange:
                        \_operation: , line:42:41, endln:42:48
                          |vpiParent:
                          \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:42:31, endln:42:53
                          |vpiOpType:11
                          |vpiOperand:
                          \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.WIDTH), line:42:41, endln:42:46
                            |vpiParent:
                            \_operation: , line:42:41, endln:42:48
                            |vpiName:WIDTH
                            |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.WIDTH
                          |vpiOperand:
                          \_constant: , line:42:47, endln:42:48
                            |vpiParent:
                            \_operation: , line:42:41, endln:42:48
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                        |vpiRightRange:
                        \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.LSB), line:42:49, endln:42:52
                          |vpiParent:
                          \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:42:31, endln:42:53
                          |vpiName:LSB
                          |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.LSB
                      |vpiOperand:
                      \_ref_obj: (work@rggen_address_decoder.g_address_matcher.END_ADDRESS), line:42:57, endln:42:68
                        |vpiParent:
                        \_operation: , line:42:31, endln:42:68
                        |vpiName:END_ADDRESS
                        |vpiFullName:work@rggen_address_decoder.g_address_matcher.END_ADDRESS
                    |vpiLhs:
                    \_ref_obj: (work@rggen_address_decoder.g_address_matcher.address_match), line:42:15, endln:42:28
                      |vpiParent:
                      \_cont_assign: , line:42:15, endln:42:68
                      |vpiName:address_match
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher.address_match
                |vpiElseStmt:
                \_begin: (work@rggen_address_decoder)
                  |vpiParent:
                  \_gen_if_else: , line:41:10, endln:49:8
                  |vpiFullName:work@rggen_address_decoder
                  |vpiStmt:
                  \_gen_if_else: , line:44:10, endln:49:8
                    |vpiParent:
                    \_begin: (work@rggen_address_decoder)
                    |vpiCondition:
                    \_operation: , line:44:14, endln:44:58
                      |vpiParent:
                      \_gen_if_else: , line:44:10, endln:49:8
                      |vpiOpType:26
                      |vpiOperand:
                      \_operation: , line:44:15, endln:44:34
                        |vpiParent:
                        \_operation: , line:44:14, endln:44:58
                        |vpiOpType:15
                        |vpiOperand:
                        \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS), line:44:15, endln:44:28
                          |vpiParent:
                          \_operation: , line:44:15, endln:44:34
                          |vpiName:BEGIN_ADDRESS
                          |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS
                        |vpiOperand:
                        \_constant: , line:44:32, endln:44:34
                          |vpiParent:
                          \_operation: , line:44:15, endln:44:34
                          |vpiDecompile:'0
                          |vpiSize:-1
                          |BIN:0
                          |vpiConstType:3
                      |vpiOperand:
                      \_operation: , line:44:40, endln:44:57
                        |vpiParent:
                        \_operation: , line:44:14, endln:44:58
                        |vpiOpType:14
                        |vpiOperand:
                        \_ref_obj: (work@rggen_address_decoder.END_ADDRESS), line:44:40, endln:44:51
                          |vpiParent:
                          \_operation: , line:44:40, endln:44:57
                          |vpiName:END_ADDRESS
                          |vpiFullName:work@rggen_address_decoder.END_ADDRESS
                        |vpiOperand:
                        \_constant: , line:44:55, endln:44:57
                          |vpiParent:
                          \_operation: , line:44:40, endln:44:57
                          |vpiDecompile:'1
                          |vpiSize:-1
                          |BIN:1
                          |vpiConstType:3
                    |vpiStmt:
                    \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                      |vpiParent:
                      \_gen_if_else: , line:44:10, endln:49:8
                      |vpiName:g_address_matcher
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher
                      |vpiStmt:
                      \_cont_assign: , line:45:15, endln:45:70
                        |vpiParent:
                        \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                        |vpiRhs:
                        \_operation: , line:45:31, endln:45:70
                          |vpiParent:
                          \_cont_assign: , line:45:15, endln:45:70
                          |vpiOpType:19
                          |vpiOperand:
                          \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:45:31, endln:45:53
                            |vpiParent:
                            \_operation: , line:45:31, endln:45:70
                            |vpiName:i_address
                            |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address
                            |vpiDefName:i_address
                            |vpiConstantSelect:1
                            |vpiLeftRange:
                            \_operation: , line:45:41, endln:45:48
                              |vpiParent:
                              \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:45:31, endln:45:53
                              |vpiOpType:11
                              |vpiOperand:
                              \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.WIDTH), line:45:41, endln:45:46
                                |vpiParent:
                                \_operation: , line:45:41, endln:45:48
                                |vpiName:WIDTH
                                |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.WIDTH
                              |vpiOperand:
                              \_constant: , line:45:47, endln:45:48
                                |vpiParent:
                                \_operation: , line:45:41, endln:45:48
                                |vpiDecompile:1
                                |vpiSize:64
                                |UINT:1
                                |vpiConstType:9
                            |vpiRightRange:
                            \_ref_obj: (work@rggen_address_decoder.g_address_matcher.i_address.LSB), line:45:49, endln:45:52
                              |vpiParent:
                              \_part_select: i_address (work@rggen_address_decoder.g_address_matcher.i_address), line:45:31, endln:45:53
                              |vpiName:LSB
                              |vpiFullName:work@rggen_address_decoder.g_address_matcher.i_address.LSB
                          |vpiOperand:
                          \_ref_obj: (work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS), line:45:57, endln:45:70
                            |vpiParent:
                            \_operation: , line:45:31, endln:45:70
                            |vpiName:BEGIN_ADDRESS
                            |vpiFullName:work@rggen_address_decoder.g_address_matcher.BEGIN_ADDRESS
                        |vpiLhs:
                        \_ref_obj: (work@rggen_address_decoder.g_address_matcher.address_match), line:45:15, endln:45:28
                          |vpiParent:
                          \_cont_assign: , line:45:15, endln:45:70
                          |vpiName:address_match
                          |vpiFullName:work@rggen_address_decoder.g_address_matcher.address_match
                    |vpiElseStmt:
                    \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                      |vpiParent:
                      \_gen_if_else: , line:44:10, endln:49:8
                      |vpiName:g_address_matcher
                      |vpiFullName:work@rggen_address_decoder.g_address_matcher
                      |vpiStmt:
                      \_cont_assign: , line:48:15, endln:48:33
                        |vpiParent:
                        \_named_begin: (work@rggen_address_decoder.g_address_matcher)
                        |vpiRhs:
                        \_constant: , line:48:31, endln:48:33
                          |vpiParent:
                          \_cont_assign: , line:48:15, endln:48:33
                          |vpiDecompile:'1
                          |vpiSize:-1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@rggen_address_decoder.g_address_matcher.address_match), line:48:15, endln:48:28
                          |vpiParent:
                          \_cont_assign: , line:48:15, endln:48:33
                          |vpiName:address_match
                          |vpiFullName:work@rggen_address_decoder.g_address_matcher.address_match
|uhdmallModules:
\_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_apb_adapter
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.ADDRESS_WIDTH), line:4:37, endln:4:50
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.ADDRESS_WIDTH), line:4:37, endln:4:50
      |vpiFullName:work@rggen_apb_adapter.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_apb_adapter.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
      |vpiFullName:work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:5:13, endln:5:16
    |vpiSigned:1
    |vpiName:LOCAL_ADDRESS_WIDTH
    |vpiFullName:work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.BUS_WIDTH), line:6:37, endln:6:46
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.BUS_WIDTH), line:6:37, endln:6:46
      |vpiFullName:work@rggen_apb_adapter.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_apb_adapter.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.REGISTERS), line:7:37, endln:7:46
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.REGISTERS)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.REGISTERS), line:7:37, endln:7:46
      |vpiFullName:work@rggen_apb_adapter.REGISTERS
      |vpiActual:
      \_int_typespec: , line:7:13, endln:7:16
    |vpiSigned:1
    |vpiName:REGISTERS
    |vpiFullName:work@rggen_apb_adapter.REGISTERS
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.PRE_DECODE), line:8:37, endln:8:47
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.PRE_DECODE)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.PRE_DECODE), line:8:37, endln:8:47
      |vpiFullName:work@rggen_apb_adapter.PRE_DECODE
      |vpiActual:
      \_bit_typespec: , line:8:13, endln:8:16
    |vpiName:PRE_DECODE
    |vpiFullName:work@rggen_apb_adapter.PRE_DECODE
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.BASE_ADDRESS), line:9:37, endln:9:49
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.BASE_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.BASE_ADDRESS), line:9:37, endln:9:49
      |vpiFullName:work@rggen_apb_adapter.BASE_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:9:13, endln:9:36
    |vpiName:BASE_ADDRESS
    |vpiFullName:work@rggen_apb_adapter.BASE_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.BYTE_SIZE), line:10:37, endln:10:46
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:256
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.BYTE_SIZE)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.BYTE_SIZE), line:10:37, endln:10:46
      |vpiFullName:work@rggen_apb_adapter.BYTE_SIZE
      |vpiActual:
      \_int_typespec: , line:10:13, endln:10:16
    |vpiSigned:1
    |vpiName:BYTE_SIZE
    |vpiFullName:work@rggen_apb_adapter.BYTE_SIZE
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.ERROR_STATUS), line:11:37, endln:11:49
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.ERROR_STATUS)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.ERROR_STATUS), line:11:37, endln:11:49
      |vpiFullName:work@rggen_apb_adapter.ERROR_STATUS
      |vpiActual:
      \_bit_typespec: , line:11:13, endln:11:16
    |vpiName:ERROR_STATUS
    |vpiFullName:work@rggen_apb_adapter.ERROR_STATUS
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.DEFAULT_READ_DATA), line:12:37, endln:12:54
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.DEFAULT_READ_DATA)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.DEFAULT_READ_DATA), line:12:37, endln:12:54
      |vpiFullName:work@rggen_apb_adapter.DEFAULT_READ_DATA
      |vpiActual:
      \_bit_typespec: , line:12:13, endln:12:32
    |vpiName:DEFAULT_READ_DATA
    |vpiFullName:work@rggen_apb_adapter.DEFAULT_READ_DATA
  |vpiParameter:
  \_parameter: (work@rggen_apb_adapter.INSERT_SLICER), line:13:37, endln:13:50
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_adapter.INSERT_SLICER)
      |vpiParent:
      \_parameter: (work@rggen_apb_adapter.INSERT_SLICER), line:13:37, endln:13:50
      |vpiFullName:work@rggen_apb_adapter.INSERT_SLICER
      |vpiActual:
      \_bit_typespec: , line:13:13, endln:13:16
    |vpiName:INSERT_SLICER
    |vpiFullName:work@rggen_apb_adapter.INSERT_SLICER
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:37, endln:4:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:4:59, endln:4:60
      |vpiParent:
      \_param_assign: , line:4:37, endln:4:60
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:4:59, endln:4:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiParamAssign:
  \_param_assign: , line:5:37, endln:5:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:5:59, endln:5:60
      |vpiParent:
      \_param_assign: , line:5:37, endln:5:60
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:5:59, endln:5:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
  |vpiParamAssign:
  \_param_assign: , line:6:37, endln:6:61
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:6:59, endln:6:61
      |vpiParent:
      \_param_assign: , line:6:37, endln:6:61
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:6:59, endln:6:61
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.BUS_WIDTH), line:6:37, endln:6:46
  |vpiParamAssign:
  \_param_assign: , line:7:37, endln:7:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:7:59, endln:7:60
      |vpiParent:
      \_param_assign: , line:7:37, endln:7:60
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:7:59, endln:7:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:7:13, endln:7:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.REGISTERS), line:7:37, endln:7:46
  |vpiParamAssign:
  \_param_assign: , line:8:37, endln:8:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:8:59, endln:8:60
      |vpiParent:
      \_param_assign: , line:8:37, endln:8:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:8:59, endln:8:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_bit_typespec: , line:8:13, endln:8:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.PRE_DECODE), line:8:37, endln:8:47
  |vpiParamAssign:
  \_param_assign: , line:9:37, endln:9:61
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:9:59, endln:9:61
      |vpiParent:
      \_param_assign: , line:9:37, endln:9:61
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:9:59, endln:9:61
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_bit_typespec: , line:9:13, endln:9:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.BASE_ADDRESS), line:9:37, endln:9:49
  |vpiParamAssign:
  \_param_assign: , line:10:37, endln:10:62
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:10:59, endln:10:62
      |vpiParent:
      \_param_assign: , line:10:37, endln:10:62
      |vpiDecompile:256
      |vpiSize:64
      |UINT:256
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:10:59, endln:10:62
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_int_typespec: , line:10:13, endln:10:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.BYTE_SIZE), line:10:37, endln:10:46
  |vpiParamAssign:
  \_param_assign: , line:11:37, endln:11:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:11:59, endln:11:60
      |vpiParent:
      \_param_assign: , line:11:37, endln:11:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:11:59, endln:11:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_bit_typespec: , line:11:13, endln:11:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.ERROR_STATUS), line:11:37, endln:11:49
  |vpiParamAssign:
  \_param_assign: , line:12:37, endln:12:61
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:12:59, endln:12:61
      |vpiParent:
      \_param_assign: , line:12:37, endln:12:61
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:12:59, endln:12:61
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_bit_typespec: , line:12:13, endln:12:32
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.DEFAULT_READ_DATA), line:12:37, endln:12:54
  |vpiParamAssign:
  \_param_assign: , line:13:37, endln:13:60
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_constant: , line:13:59, endln:13:60
      |vpiParent:
      \_param_assign: , line:13:37, endln:13:60
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_adapter)
        |vpiParent:
        \_constant: , line:13:59, endln:13:60
        |vpiFullName:work@rggen_apb_adapter
        |vpiActual:
        \_bit_typespec: , line:13:13, endln:13:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_adapter.INSERT_SLICER), line:13:37, endln:13:50
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_apb_adapter
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@rggen_apb_adapter.i_clk), line:15:27, endln:15:32
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_apb_adapter.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_adapter.i_rst_n), line:16:27, endln:16:34
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_apb_adapter.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_adapter.apb_if), line:17:27, endln:17:33
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:apb_if
    |vpiFullName:work@rggen_apb_adapter.apb_if
  |vpiNet:
  \_logic_net: (work@rggen_apb_adapter.register_if), line:18:27, endln:18:38
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:register_if
    |vpiFullName:work@rggen_apb_adapter.register_if
  |vpiNet:
  \_logic_net: (work@rggen_apb_adapter.u_adapter_common.bus_if.bus_if), line:61:20, endln:61:26
    |vpiParent:
    \_port: (bus_if), line:61:5, endln:61:34
    |vpiName:bus_if
    |vpiFullName:work@rggen_apb_adapter.u_adapter_common.bus_if.bus_if
    |vpiNetType:1
  |vpiPort:
  \_port: (i_clk), line:15:27, endln:15:32
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_adapter.i_clk.i_clk), line:15:27, endln:15:32
      |vpiParent:
      \_port: (i_clk), line:15:27, endln:15:32
      |vpiName:i_clk
      |vpiFullName:work@rggen_apb_adapter.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_apb_adapter.i_clk), line:15:27, endln:15:32
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_adapter.i_clk)
      |vpiParent:
      \_port: (i_clk), line:15:27, endln:15:32
      |vpiFullName:work@rggen_apb_adapter.i_clk
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:14
  |vpiPort:
  \_port: (i_rst_n), line:16:27, endln:16:34
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_adapter.i_rst_n.i_rst_n), line:16:27, endln:16:34
      |vpiParent:
      \_port: (i_rst_n), line:16:27, endln:16:34
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_apb_adapter.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_apb_adapter.i_rst_n), line:16:27, endln:16:34
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_adapter.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:16:27, endln:16:34
      |vpiFullName:work@rggen_apb_adapter.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:16:9, endln:16:14
  |vpiPort:
  \_port: (apb_if), line:17:27, endln:17:33
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:apb_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_adapter.apb_if.apb_if), line:17:27, endln:17:33
      |vpiParent:
      \_port: (apb_if), line:17:27, endln:17:33
      |vpiName:apb_if
      |vpiFullName:work@rggen_apb_adapter.apb_if.apb_if
      |vpiActual:
      \_logic_net: (work@rggen_apb_adapter.apb_if), line:17:27, endln:17:33
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_adapter.apb_if)
      |vpiParent:
      \_port: (apb_if), line:17:27, endln:17:33
      |vpiFullName:work@rggen_apb_adapter.apb_if
      |vpiActual:
      \_interface_typespec: (slave), line:17:16, endln:17:21
  |vpiPort:
  \_port: (register_if), line:18:27, endln:18:38
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_adapter.register_if.register_if), line:18:27, endln:18:38
      |vpiParent:
      \_port: (register_if), line:18:27, endln:18:38
      |vpiName:register_if
      |vpiFullName:work@rggen_apb_adapter.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_apb_adapter.register_if), line:18:27, endln:18:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_adapter.register_if)
      |vpiParent:
      \_port: (register_if), line:18:27, endln:18:38
      |vpiFullName:work@rggen_apb_adapter.register_if
      |vpiActual:
      \_array_typespec: , line:18:3, endln:18:48
  |vpiProcess:
  \_always: , line:28:3, endln:38:6
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiStmt:
    \_event_control: , line:28:13, endln:28:47
      |vpiParent:
      \_always: , line:28:3, endln:38:6
      |vpiCondition:
      \_operation: , line:28:15, endln:28:46
        |vpiParent:
        \_event_control: , line:28:13, endln:28:47
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:28:15, endln:28:28
          |vpiParent:
          \_operation: , line:28:15, endln:28:46
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_apb_adapter.i_clk), line:28:23, endln:28:28
            |vpiParent:
            \_operation: , line:28:15, endln:28:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_apb_adapter.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_apb_adapter.i_clk), line:15:27, endln:15:32
        |vpiOperand:
        \_operation: , line:28:31, endln:28:46
          |vpiParent:
          \_operation: , line:28:15, endln:28:46
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_apb_adapter.i_rst_n), line:28:39, endln:28:46
            |vpiParent:
            \_operation: , line:28:31, endln:28:46
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_apb_adapter.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_apb_adapter.i_rst_n), line:16:27, endln:16:34
      |vpiStmt:
      \_begin: (work@rggen_apb_adapter), line:28:48, endln:38:6
        |vpiParent:
        \_event_control: , line:28:13, endln:28:47
        |vpiFullName:work@rggen_apb_adapter
        |vpiStmt:
        \_if_else: , line:29:5, endln:37:8
          |vpiParent:
          \_begin: (work@rggen_apb_adapter), line:28:48, endln:38:6
          |vpiCondition:
          \_operation: , line:29:9, endln:29:17
            |vpiParent:
            \_begin: (work@rggen_apb_adapter), line:28:48, endln:38:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_apb_adapter.i_rst_n), line:29:10, endln:29:17
              |vpiParent:
              \_operation: , line:29:9, endln:29:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_apb_adapter.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_apb_adapter.i_rst_n), line:16:27, endln:16:34
          |vpiStmt:
          \_begin: (work@rggen_apb_adapter), line:29:19, endln:31:8
            |vpiParent:
            \_if_else: , line:29:5, endln:37:8
            |vpiFullName:work@rggen_apb_adapter
            |vpiStmt:
            \_assignment: , line:30:7, endln:30:26
              |vpiParent:
              \_begin: (work@rggen_apb_adapter), line:29:19, endln:31:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:30:24, endln:30:26
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_hier_path: (apb_if.pready), line:30:7, endln:30:20
                |vpiParent:
                \_assignment: , line:30:7, endln:30:26
                |vpiActual:
                \_ref_obj: (apb_if), line:30:14, endln:30:20
                  |vpiParent:
                  \_hier_path: (apb_if.pready), line:30:7, endln:30:20
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (pready), line:30:14, endln:30:20
                  |vpiParent:
                  \_hier_path: (apb_if.pready), line:30:7, endln:30:20
                  |vpiName:pready
                |vpiName:apb_if.pready
          |vpiElseStmt:
          \_if_else: , line:32:10, endln:37:8
            |vpiParent:
            \_if_else: , line:29:5, endln:37:8
            |vpiCondition:
            \_operation: , line:32:14, endln:32:42
              |vpiParent:
              \_if_else: , line:29:5, endln:37:8
              |vpiOpType:26
              |vpiOperand:
              \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                |vpiParent:
                \_operation: , line:32:14, endln:32:42
                |vpiActual:
                \_ref_obj: (bus_if), line:32:14, endln:32:20
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_adapter.valid), line:32:21, endln:32:26
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:32:14, endln:32:26
                  |vpiName:valid
                  |vpiFullName:work@rggen_apb_adapter.valid
                |vpiName:bus_if.valid
              |vpiOperand:
              \_hier_path: (bus_if.ready), line:32:30, endln:32:42
                |vpiParent:
                \_operation: , line:32:14, endln:32:42
                |vpiActual:
                \_ref_obj: (bus_if), line:32:30, endln:32:36
                  |vpiParent:
                  \_hier_path: (bus_if.ready), line:32:30, endln:32:42
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_adapter.ready), line:32:37, endln:32:42
                  |vpiParent:
                  \_hier_path: (bus_if.ready), line:32:30, endln:32:42
                  |vpiName:ready
                  |vpiFullName:work@rggen_apb_adapter.ready
                |vpiName:bus_if.ready
            |vpiStmt:
            \_begin: (work@rggen_apb_adapter), line:32:44, endln:34:8
              |vpiParent:
              \_if_else: , line:32:10, endln:37:8
              |vpiFullName:work@rggen_apb_adapter
              |vpiStmt:
              \_assignment: , line:33:7, endln:33:26
                |vpiParent:
                \_begin: (work@rggen_apb_adapter), line:32:44, endln:34:8
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:33:24, endln:33:26
                  |vpiDecompile:'1
                  |vpiSize:-1
                  |BIN:1
                  |vpiConstType:3
                |vpiLhs:
                \_hier_path: (apb_if.pready), line:33:7, endln:33:20
                  |vpiParent:
                  \_assignment: , line:33:7, endln:33:26
                  |vpiActual:
                  \_ref_obj: (apb_if), line:33:14, endln:33:20
                    |vpiParent:
                    \_hier_path: (apb_if.pready), line:33:7, endln:33:20
                    |vpiName:apb_if
                  |vpiActual:
                  \_ref_obj: (pready), line:33:14, endln:33:20
                    |vpiParent:
                    \_hier_path: (apb_if.pready), line:33:7, endln:33:20
                    |vpiName:pready
                  |vpiName:apb_if.pready
            |vpiElseStmt:
            \_begin: (work@rggen_apb_adapter), line:35:10, endln:37:8
              |vpiParent:
              \_if_else: , line:32:10, endln:37:8
              |vpiFullName:work@rggen_apb_adapter
              |vpiStmt:
              \_assignment: , line:36:7, endln:36:26
                |vpiParent:
                \_begin: (work@rggen_apb_adapter), line:35:10, endln:37:8
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:36:24, endln:36:26
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_hier_path: (apb_if.pready), line:36:7, endln:36:20
                  |vpiParent:
                  \_assignment: , line:36:7, endln:36:26
                  |vpiActual:
                  \_ref_obj: (apb_if), line:36:14, endln:36:20
                    |vpiParent:
                    \_hier_path: (apb_if.pready), line:36:7, endln:36:20
                    |vpiName:apb_if
                  |vpiActual:
                  \_ref_obj: (pready), line:36:14, endln:36:20
                    |vpiParent:
                    \_hier_path: (apb_if.pready), line:36:7, endln:36:20
                    |vpiName:pready
                  |vpiName:apb_if.pready
    |vpiAlwaysType:3
  |vpiProcess:
  \_always: , line:40:3, endln:45:6
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiStmt:
    \_event_control: , line:40:13, endln:40:29
      |vpiParent:
      \_always: , line:40:3, endln:45:6
      |vpiCondition:
      \_operation: , line:40:15, endln:40:28
        |vpiParent:
        \_event_control: , line:40:13, endln:40:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@rggen_apb_adapter.i_clk), line:40:23, endln:40:28
          |vpiParent:
          \_operation: , line:40:15, endln:40:28
          |vpiName:i_clk
          |vpiFullName:work@rggen_apb_adapter.i_clk
          |vpiActual:
          \_logic_net: (work@rggen_apb_adapter.i_clk), line:15:27, endln:15:32
      |vpiStmt:
      \_begin: (work@rggen_apb_adapter), line:40:30, endln:45:6
        |vpiParent:
        \_event_control: , line:40:13, endln:40:29
        |vpiFullName:work@rggen_apb_adapter
        |vpiStmt:
        \_if_stmt: , line:41:5, endln:44:8
          |vpiParent:
          \_begin: (work@rggen_apb_adapter), line:40:30, endln:45:6
          |vpiCondition:
          \_operation: , line:41:9, endln:41:37
            |vpiParent:
            \_begin: (work@rggen_apb_adapter), line:40:30, endln:45:6
            |vpiOpType:26
            |vpiOperand:
            \_hier_path: (bus_if.valid), line:41:9, endln:41:21
              |vpiParent:
              \_operation: , line:41:9, endln:41:37
              |vpiActual:
              \_ref_obj: (bus_if), line:41:9, endln:41:15
                |vpiParent:
                \_hier_path: (bus_if.valid), line:41:9, endln:41:21
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_apb_adapter.valid), line:41:16, endln:41:21
                |vpiParent:
                \_hier_path: (bus_if.valid), line:41:9, endln:41:21
                |vpiName:valid
                |vpiFullName:work@rggen_apb_adapter.valid
              |vpiName:bus_if.valid
            |vpiOperand:
            \_hier_path: (bus_if.ready), line:41:25, endln:41:37
              |vpiParent:
              \_operation: , line:41:9, endln:41:37
              |vpiActual:
              \_ref_obj: (bus_if), line:41:25, endln:41:31
                |vpiParent:
                \_hier_path: (bus_if.ready), line:41:25, endln:41:37
                |vpiName:bus_if
              |vpiActual:
              \_ref_obj: (work@rggen_apb_adapter.ready), line:41:32, endln:41:37
                |vpiParent:
                \_hier_path: (bus_if.ready), line:41:25, endln:41:37
                |vpiName:ready
                |vpiFullName:work@rggen_apb_adapter.ready
              |vpiName:bus_if.ready
          |vpiStmt:
          \_begin: (work@rggen_apb_adapter), line:41:39, endln:44:8
            |vpiParent:
            \_if_stmt: , line:41:5, endln:44:8
            |vpiFullName:work@rggen_apb_adapter
            |vpiStmt:
            \_assignment: , line:42:7, endln:42:42
              |vpiParent:
              \_begin: (work@rggen_apb_adapter), line:41:39, endln:44:8
              |vpiOpType:82
              |vpiRhs:
              \_hier_path: (bus_if.read_data), line:42:26, endln:42:42
                |vpiParent:
                \_assignment: , line:42:7, endln:42:42
                |vpiActual:
                \_ref_obj: (bus_if), line:42:26, endln:42:32
                  |vpiParent:
                  \_hier_path: (bus_if.read_data), line:42:26, endln:42:42
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_adapter.read_data), line:42:33, endln:42:42
                  |vpiParent:
                  \_hier_path: (bus_if.read_data), line:42:26, endln:42:42
                  |vpiName:read_data
                  |vpiFullName:work@rggen_apb_adapter.read_data
                |vpiName:bus_if.read_data
              |vpiLhs:
              \_hier_path: (apb_if.prdata), line:42:7, endln:42:20
                |vpiParent:
                \_assignment: , line:42:7, endln:42:42
                |vpiActual:
                \_ref_obj: (apb_if), line:42:14, endln:42:20
                  |vpiParent:
                  \_hier_path: (apb_if.prdata), line:42:7, endln:42:20
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (prdata), line:42:14, endln:42:20
                  |vpiParent:
                  \_hier_path: (apb_if.prdata), line:42:7, endln:42:20
                  |vpiName:prdata
                |vpiName:apb_if.prdata
            |vpiStmt:
            \_assignment: , line:43:7, endln:43:42
              |vpiParent:
              \_begin: (work@rggen_apb_adapter), line:41:39, endln:44:8
              |vpiOpType:82
              |vpiRhs:
              \_hier_path: (bus_if.status[1]), line:43:26, endln:43:42
                |vpiParent:
                \_assignment: , line:43:7, endln:43:42
                |vpiActual:
                \_ref_obj: (bus_if), line:43:26, endln:43:32
                  |vpiParent:
                  \_hier_path: (bus_if.status[1]), line:43:26, endln:43:42
                  |vpiName:bus_if
                |vpiActual:
                \_bit_select: (work@rggen_apb_adapter.bus_if.status[1].status), line:43:40, endln:43:41
                  |vpiParent:
                  \_hier_path: (bus_if.status[1]), line:43:26, endln:43:42
                  |vpiName:status
                  |vpiFullName:work@rggen_apb_adapter.bus_if.status[1].status
                  |vpiIndex:
                  \_constant: , line:43:40, endln:43:41
                    |vpiParent:
                    \_bit_select: (work@rggen_apb_adapter.bus_if.status[1].status), line:43:40, endln:43:41
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiName:bus_if.status[1]
              |vpiLhs:
              \_hier_path: (apb_if.pslverr), line:43:7, endln:43:21
                |vpiParent:
                \_assignment: , line:43:7, endln:43:42
                |vpiActual:
                \_ref_obj: (apb_if), line:43:14, endln:43:21
                  |vpiParent:
                  \_hier_path: (apb_if.pslverr), line:43:7, endln:43:21
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (pslverr), line:43:14, endln:43:21
                  |vpiParent:
                  \_hier_path: (apb_if.pslverr), line:43:7, endln:43:21
                  |vpiName:pslverr
                |vpiName:apb_if.pslverr
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:22:11, endln:22:74
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_operation: , line:22:31, endln:22:74
      |vpiParent:
      \_cont_assign: , line:22:11, endln:22:74
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:22:32, endln:22:63
        |vpiParent:
        \_operation: , line:22:31, endln:22:74
        |vpiOpType:26
        |vpiOperand:
        \_hier_path: (apb_if.psel), line:22:32, endln:22:43
          |vpiParent:
          \_operation: , line:22:32, endln:22:63
          |vpiActual:
          \_ref_obj: (apb_if), line:22:32, endln:22:38
            |vpiParent:
            \_hier_path: (apb_if.psel), line:22:32, endln:22:43
            |vpiName:apb_if
          |vpiActual:
          \_ref_obj: (work@rggen_apb_adapter.psel), line:22:39, endln:22:43
            |vpiParent:
            \_hier_path: (apb_if.psel), line:22:32, endln:22:43
            |vpiName:psel
            |vpiFullName:work@rggen_apb_adapter.psel
          |vpiName:apb_if.psel
        |vpiOperand:
        \_operation: , line:22:48, endln:22:62
          |vpiParent:
          \_operation: , line:22:32, endln:22:63
          |vpiOpType:3
          |vpiOperand:
          \_hier_path: (apb_if.pready), line:22:49, endln:22:62
            |vpiParent:
            \_operation: , line:22:48, endln:22:62
            |vpiActual:
            \_ref_obj: (apb_if), line:22:49, endln:22:55
              |vpiParent:
              \_hier_path: (apb_if.pready), line:22:49, endln:22:62
              |vpiName:apb_if
            |vpiActual:
            \_ref_obj: (work@rggen_apb_adapter.pready), line:22:56, endln:22:62
              |vpiParent:
              \_hier_path: (apb_if.pready), line:22:49, endln:22:62
              |vpiName:pready
              |vpiFullName:work@rggen_apb_adapter.pready
            |vpiName:apb_if.pready
      |vpiOperand:
      \_constant: , line:22:67, endln:22:69
        |vpiParent:
        \_operation: , line:22:31, endln:22:74
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:22:72, endln:22:74
        |vpiParent:
        \_operation: , line:22:31, endln:22:74
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_hier_path: (bus_if.valid), line:22:11, endln:22:23
      |vpiParent:
      \_cont_assign: , line:22:11, endln:22:74
      |vpiActual:
      \_ref_obj: (bus_if), line:22:18, endln:22:23
        |vpiParent:
        \_hier_path: (bus_if.valid), line:22:11, endln:22:23
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (valid), line:22:18, endln:22:23
        |vpiParent:
        \_hier_path: (bus_if.valid), line:22:11, endln:22:23
        |vpiName:valid
      |vpiName:bus_if.valid
  |vpiContAssign:
  \_cont_assign: , line:23:11, endln:23:73
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_operation: , line:23:31, endln:23:73
      |vpiParent:
      \_cont_assign: , line:23:11, endln:23:73
      |vpiOpType:32
      |vpiOperand:
      \_hier_path: (apb_if.pwrite), line:23:32, endln:23:45
        |vpiParent:
        \_operation: , line:23:31, endln:23:73
        |vpiActual:
        \_ref_obj: (apb_if), line:23:32, endln:23:38
          |vpiParent:
          \_hier_path: (apb_if.pwrite), line:23:32, endln:23:45
          |vpiName:apb_if
        |vpiActual:
        \_ref_obj: (work@rggen_apb_adapter.pwrite), line:23:39, endln:23:45
          |vpiParent:
          \_hier_path: (apb_if.pwrite), line:23:32, endln:23:45
          |vpiName:pwrite
          |vpiFullName:work@rggen_apb_adapter.pwrite
        |vpiName:apb_if.pwrite
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_adapter.RGGEN_WRITE), line:23:49, endln:23:60
        |vpiParent:
        \_operation: , line:23:31, endln:23:73
        |vpiName:RGGEN_WRITE
        |vpiFullName:work@rggen_apb_adapter.RGGEN_WRITE
        |vpiActual:
        \_enum_const: (RGGEN_WRITE), line:5:5, endln:5:32
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_adapter.RGGEN_READ), line:23:63, endln:23:73
        |vpiParent:
        \_operation: , line:23:31, endln:23:73
        |vpiName:RGGEN_READ
        |vpiFullName:work@rggen_apb_adapter.RGGEN_READ
        |vpiActual:
        \_enum_const: (RGGEN_READ), line:3:5, endln:3:32
    |vpiLhs:
    \_hier_path: (bus_if.access), line:23:11, endln:23:24
      |vpiParent:
      \_cont_assign: , line:23:11, endln:23:73
      |vpiActual:
      \_ref_obj: (bus_if), line:23:18, endln:23:24
        |vpiParent:
        \_hier_path: (bus_if.access), line:23:11, endln:23:24
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (access), line:23:18, endln:23:24
        |vpiParent:
        \_hier_path: (bus_if.access), line:23:11, endln:23:24
        |vpiName:access
      |vpiName:bus_if.access
  |vpiContAssign:
  \_cont_assign: , line:24:11, endln:24:62
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_hier_path: (apb_if.paddr[ADDRESS_WIDTH - 1:0]), line:24:31, endln:24:62
      |vpiParent:
      \_cont_assign: , line:24:11, endln:24:62
      |vpiActual:
      \_ref_obj: (apb_if), line:24:31, endln:24:37
        |vpiParent:
        \_hier_path: (apb_if.paddr[ADDRESS_WIDTH - 1:0]), line:24:31, endln:24:62
        |vpiName:apb_if
      |vpiActual:
      \_part_select: (apb_if.paddr[ADDRESS_WIDTH - 1:0]), line:24:38, endln:24:61
        |vpiParent:
        \_hier_path: (apb_if.paddr[ADDRESS_WIDTH - 1:0]), line:24:31, endln:24:62
        |vpiName:paddr
        |vpiFullName:apb_if.paddr[ADDRESS_WIDTH - 1:0]
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_operation: , line:24:44, endln:24:59
          |vpiParent:
          \_part_select: (apb_if.paddr[ADDRESS_WIDTH - 1:0]), line:24:38, endln:24:61
          |vpiOpType:11
          |vpiOperand:
          \_ref_obj: (work@rggen_apb_adapter.apb_if.paddr[ADDRESS_WIDTH - 1:0].paddr.ADDRESS_WIDTH), line:24:44, endln:24:57
            |vpiParent:
            \_operation: , line:24:44, endln:24:59
            |vpiName:ADDRESS_WIDTH
            |vpiFullName:work@rggen_apb_adapter.apb_if.paddr[ADDRESS_WIDTH - 1:0].paddr.ADDRESS_WIDTH
          |vpiOperand:
          \_constant: , line:24:58, endln:24:59
            |vpiParent:
            \_operation: , line:24:44, endln:24:59
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiRightRange:
        \_constant: , line:24:60, endln:24:61
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
      |vpiName:apb_if.paddr[ADDRESS_WIDTH - 1:0]
    |vpiLhs:
    \_hier_path: (bus_if.address), line:24:11, endln:24:25
      |vpiParent:
      \_cont_assign: , line:24:11, endln:24:62
      |vpiActual:
      \_ref_obj: (bus_if), line:24:18, endln:24:25
        |vpiParent:
        \_hier_path: (bus_if.address), line:24:11, endln:24:25
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (address), line:24:18, endln:24:25
        |vpiParent:
        \_hier_path: (bus_if.address), line:24:11, endln:24:25
        |vpiName:address
      |vpiName:bus_if.address
  |vpiContAssign:
  \_cont_assign: , line:25:11, endln:25:44
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_hier_path: (apb_if.pwdata), line:25:31, endln:25:44
      |vpiParent:
      \_cont_assign: , line:25:11, endln:25:44
      |vpiActual:
      \_ref_obj: (apb_if), line:25:31, endln:25:37
        |vpiParent:
        \_hier_path: (apb_if.pwdata), line:25:31, endln:25:44
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_adapter.pwdata), line:25:38, endln:25:44
        |vpiParent:
        \_hier_path: (apb_if.pwdata), line:25:31, endln:25:44
        |vpiName:pwdata
        |vpiFullName:work@rggen_apb_adapter.pwdata
      |vpiName:apb_if.pwdata
    |vpiLhs:
    \_hier_path: (bus_if.write_data), line:25:11, endln:25:28
      |vpiParent:
      \_cont_assign: , line:25:11, endln:25:44
      |vpiActual:
      \_ref_obj: (bus_if), line:25:18, endln:25:28
        |vpiParent:
        \_hier_path: (bus_if.write_data), line:25:11, endln:25:28
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (write_data), line:25:18, endln:25:28
        |vpiParent:
        \_hier_path: (bus_if.write_data), line:25:11, endln:25:28
        |vpiName:write_data
      |vpiName:bus_if.write_data
  |vpiContAssign:
  \_cont_assign: , line:26:11, endln:26:43
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiRhs:
    \_hier_path: (apb_if.pstrb), line:26:31, endln:26:43
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:43
      |vpiActual:
      \_ref_obj: (apb_if), line:26:31, endln:26:37
        |vpiParent:
        \_hier_path: (apb_if.pstrb), line:26:31, endln:26:43
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_adapter.pstrb), line:26:38, endln:26:43
        |vpiParent:
        \_hier_path: (apb_if.pstrb), line:26:31, endln:26:43
        |vpiName:pstrb
        |vpiFullName:work@rggen_apb_adapter.pstrb
      |vpiName:apb_if.pstrb
    |vpiLhs:
    \_hier_path: (bus_if.strobe), line:26:11, endln:26:24
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:43
      |vpiActual:
      \_ref_obj: (bus_if), line:26:18, endln:26:24
        |vpiParent:
        \_hier_path: (bus_if.strobe), line:26:11, endln:26:24
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (strobe), line:26:18, endln:26:24
        |vpiParent:
        \_hier_path: (bus_if.strobe), line:26:11, endln:26:24
        |vpiName:strobe
      |vpiName:bus_if.strobe
  |vpiRefModule:
  \_ref_module: work@rggen_bus_if (bus_if), line:20:45, endln:20:51
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:bus_if
    |vpiDefName:work@rggen_bus_if
    |vpiActual:
    \_interface_inst: work@rggen_bus_if (work@rggen_bus_if), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bus_if.sv, line:1:1, endln:48:13
  |vpiRefModule:
  \_ref_module: work@rggen_adapter_common (u_adapter_common), line:58:5, endln:58:21
    |vpiParent:
    \_module_inst: work@rggen_apb_adapter (work@rggen_apb_adapter), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_adapter.sv, line:1:1, endln:64:10
    |vpiName:u_adapter_common
    |vpiDefName:work@rggen_adapter_common
    |vpiActual:
    \_module_inst: work@rggen_adapter_common (work@rggen_adapter_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_adapter_common.sv, line:1:1, endln:192:10
    |vpiPort:
    \_port: (i_clk), line:59:5, endln:59:34
      |vpiParent:
      \_ref_module: work@rggen_adapter_common (u_adapter_common), line:58:5, endln:58:21
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen_apb_adapter.u_adapter_common.i_clk.i_clk), line:59:20, endln:59:25
        |vpiParent:
        \_port: (i_clk), line:59:5, endln:59:34
        |vpiName:i_clk
        |vpiFullName:work@rggen_apb_adapter.u_adapter_common.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@rggen_apb_adapter.i_clk), line:15:27, endln:15:32
    |vpiPort:
    \_port: (i_rst_n), line:60:5, endln:60:34
      |vpiParent:
      \_ref_module: work@rggen_adapter_common (u_adapter_common), line:58:5, endln:58:21
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen_apb_adapter.u_adapter_common.i_rst_n.i_rst_n), line:60:20, endln:60:27
        |vpiParent:
        \_port: (i_rst_n), line:60:5, endln:60:34
        |vpiName:i_rst_n
        |vpiFullName:work@rggen_apb_adapter.u_adapter_common.i_rst_n.i_rst_n
        |vpiActual:
        \_logic_net: (work@rggen_apb_adapter.i_rst_n), line:16:27, endln:16:34
    |vpiPort:
    \_port: (bus_if), line:61:5, endln:61:34
      |vpiParent:
      \_ref_module: work@rggen_adapter_common (u_adapter_common), line:58:5, endln:58:21
      |vpiName:bus_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_apb_adapter.u_adapter_common.bus_if.bus_if), line:61:20, endln:61:26
        |vpiParent:
        \_port: (bus_if), line:61:5, endln:61:34
        |vpiName:bus_if
        |vpiFullName:work@rggen_apb_adapter.u_adapter_common.bus_if.bus_if
        |vpiActual:
        \_logic_net: (work@rggen_apb_adapter.u_adapter_common.bus_if.bus_if), line:61:20, endln:61:26
    |vpiPort:
    \_port: (register_if), line:62:5, endln:62:34
      |vpiParent:
      \_ref_module: work@rggen_adapter_common (u_adapter_common), line:58:5, endln:58:21
      |vpiName:register_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_apb_adapter.u_adapter_common.register_if.register_if), line:62:20, endln:62:31
        |vpiParent:
        \_port: (register_if), line:62:5, endln:62:34
        |vpiName:register_if
        |vpiFullName:work@rggen_apb_adapter.u_adapter_common.register_if.register_if
        |vpiActual:
        \_logic_net: (work@rggen_apb_adapter.register_if), line:18:27, endln:18:38
|uhdmallModules:
\_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_apb_bridge
  |vpiParameter:
  \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_apb_bridge.ADDRESS_WIDTH), line:4:17, endln:4:30
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |UINT:16
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_bridge.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_apb_bridge.ADDRESS_WIDTH), line:4:17, endln:4:30
      |vpiFullName:work@rggen_apb_bridge.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_apb_bridge.ADDRESS_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_apb_bridge
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_apb_bridge
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:17, endln:4:35
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_constant: , line:4:33, endln:4:35
      |vpiParent:
      \_param_assign: , line:4:17, endln:4:35
      |vpiDecompile:16
      |vpiSize:64
      |UINT:16
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge)
        |vpiParent:
        \_constant: , line:4:33, endln:4:35
        |vpiFullName:work@rggen_apb_bridge
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_apb_bridge.ADDRESS_WIDTH), line:4:17, endln:4:30
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_apb_bridge
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiNet:
  \_logic_net: (work@rggen_apb_bridge.i_clk), line:6:23, endln:6:28
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_apb_bridge.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_bridge.i_rst_n), line:7:23, endln:7:30
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_apb_bridge.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_apb_bridge.busy)
      |vpiParent:
      \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
      |vpiFullName:work@rggen_apb_bridge.busy
      |vpiActual:
      \_logic_typespec: , line:17:3, endln:17:8
    |vpiName:busy
    |vpiFullName:work@rggen_apb_bridge.busy
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_apb_bridge.bus_if), line:8:23, endln:8:29
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:bus_if
    |vpiFullName:work@rggen_apb_bridge.bus_if
  |vpiNet:
  \_logic_net: (work@rggen_apb_bridge.apb_if), line:9:23, endln:9:29
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:apb_if
    |vpiFullName:work@rggen_apb_bridge.apb_if
  |vpiPort:
  \_port: (i_clk), line:6:23, endln:6:28
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_bridge.i_clk.i_clk), line:6:23, endln:6:28
      |vpiParent:
      \_port: (i_clk), line:6:23, endln:6:28
      |vpiName:i_clk
      |vpiFullName:work@rggen_apb_bridge.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_apb_bridge.i_clk), line:6:23, endln:6:28
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_bridge.i_clk)
      |vpiParent:
      \_port: (i_clk), line:6:23, endln:6:28
      |vpiFullName:work@rggen_apb_bridge.i_clk
      |vpiActual:
      \_logic_typespec: , line:6:9, endln:6:14
  |vpiPort:
  \_port: (i_rst_n), line:7:23, endln:7:30
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_bridge.i_rst_n.i_rst_n), line:7:23, endln:7:30
      |vpiParent:
      \_port: (i_rst_n), line:7:23, endln:7:30
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_apb_bridge.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_apb_bridge.i_rst_n), line:7:23, endln:7:30
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_bridge.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:7:23, endln:7:30
      |vpiFullName:work@rggen_apb_bridge.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:7:9, endln:7:14
  |vpiPort:
  \_port: (bus_if), line:8:23, endln:8:29
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:bus_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_bridge.bus_if.bus_if), line:8:23, endln:8:29
      |vpiParent:
      \_port: (bus_if), line:8:23, endln:8:29
      |vpiName:bus_if
      |vpiFullName:work@rggen_apb_bridge.bus_if.bus_if
      |vpiActual:
      \_logic_net: (work@rggen_apb_bridge.bus_if), line:8:23, endln:8:29
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_bridge.bus_if)
      |vpiParent:
      \_port: (bus_if), line:8:23, endln:8:29
      |vpiFullName:work@rggen_apb_bridge.bus_if
      |vpiActual:
      \_interface_typespec: (slave), line:8:16, endln:8:21
  |vpiPort:
  \_port: (apb_if), line:9:23, endln:9:29
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiName:apb_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_apb_bridge.apb_if.apb_if), line:9:23, endln:9:29
      |vpiParent:
      \_port: (apb_if), line:9:23, endln:9:29
      |vpiName:apb_if
      |vpiFullName:work@rggen_apb_bridge.apb_if.apb_if
      |vpiActual:
      \_logic_net: (work@rggen_apb_bridge.apb_if), line:9:23, endln:9:29
    |vpiTypedef:
    \_ref_typespec: (work@rggen_apb_bridge.apb_if)
      |vpiParent:
      \_port: (apb_if), line:9:23, endln:9:29
      |vpiFullName:work@rggen_apb_bridge.apb_if
      |vpiActual:
      \_interface_typespec: (master), line:9:16, endln:9:22
  |vpiProcess:
  \_always: , line:33:3, endln:43:6
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiStmt:
    \_event_control: , line:33:13, endln:33:46
      |vpiParent:
      \_always: , line:33:3, endln:43:6
      |vpiCondition:
      \_operation: , line:33:15, endln:33:45
        |vpiParent:
        \_event_control: , line:33:13, endln:33:46
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:33:15, endln:33:28
          |vpiParent:
          \_operation: , line:33:15, endln:33:45
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_apb_bridge.i_clk), line:33:23, endln:33:28
            |vpiParent:
            \_operation: , line:33:15, endln:33:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_apb_bridge.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_apb_bridge.i_clk), line:6:23, endln:6:28
        |vpiOperand:
        \_operation: , line:33:30, endln:33:45
          |vpiParent:
          \_operation: , line:33:15, endln:33:45
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_apb_bridge.i_rst_n), line:33:38, endln:33:45
            |vpiParent:
            \_operation: , line:33:30, endln:33:45
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_apb_bridge.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_apb_bridge.i_rst_n), line:7:23, endln:7:30
      |vpiStmt:
      \_begin: (work@rggen_apb_bridge), line:33:47, endln:43:6
        |vpiParent:
        \_event_control: , line:33:13, endln:33:46
        |vpiFullName:work@rggen_apb_bridge
        |vpiStmt:
        \_if_else: , line:34:5, endln:42:8
          |vpiParent:
          \_begin: (work@rggen_apb_bridge), line:33:47, endln:43:6
          |vpiCondition:
          \_operation: , line:34:9, endln:34:17
            |vpiParent:
            \_begin: (work@rggen_apb_bridge), line:33:47, endln:43:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_apb_bridge.i_rst_n), line:34:10, endln:34:17
              |vpiParent:
              \_operation: , line:34:9, endln:34:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_apb_bridge.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_apb_bridge.i_rst_n), line:7:23, endln:7:30
          |vpiStmt:
          \_begin: (work@rggen_apb_bridge), line:34:19, endln:36:8
            |vpiParent:
            \_if_else: , line:34:5, endln:42:8
            |vpiFullName:work@rggen_apb_bridge
            |vpiStmt:
            \_assignment: , line:35:7, endln:35:18
              |vpiParent:
              \_begin: (work@rggen_apb_bridge), line:34:19, endln:36:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:35:16, endln:35:18
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@rggen_apb_bridge.busy), line:35:7, endln:35:11
                |vpiParent:
                \_assignment: , line:35:7, endln:35:18
                |vpiName:busy
                |vpiFullName:work@rggen_apb_bridge.busy
                |vpiActual:
                \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
          |vpiElseStmt:
          \_if_else: , line:37:10, endln:42:8
            |vpiParent:
            \_if_else: , line:34:5, endln:42:8
            |vpiCondition:
            \_operation: , line:37:14, endln:37:45
              |vpiParent:
              \_if_else: , line:34:5, endln:42:8
              |vpiOpType:26
              |vpiOperand:
              \_hier_path: (apb_if.penable), line:37:14, endln:37:28
                |vpiParent:
                \_operation: , line:37:14, endln:37:45
                |vpiActual:
                \_ref_obj: (apb_if), line:37:14, endln:37:20
                  |vpiParent:
                  \_hier_path: (apb_if.penable), line:37:14, endln:37:28
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_bridge.penable), line:37:21, endln:37:28
                  |vpiParent:
                  \_hier_path: (apb_if.penable), line:37:14, endln:37:28
                  |vpiName:penable
                  |vpiFullName:work@rggen_apb_bridge.penable
                |vpiName:apb_if.penable
              |vpiOperand:
              \_hier_path: (apb_if.pready), line:37:32, endln:37:45
                |vpiParent:
                \_operation: , line:37:14, endln:37:45
                |vpiActual:
                \_ref_obj: (apb_if), line:37:32, endln:37:38
                  |vpiParent:
                  \_hier_path: (apb_if.pready), line:37:32, endln:37:45
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_bridge.pready), line:37:39, endln:37:45
                  |vpiParent:
                  \_hier_path: (apb_if.pready), line:37:32, endln:37:45
                  |vpiName:pready
                  |vpiFullName:work@rggen_apb_bridge.pready
                |vpiName:apb_if.pready
            |vpiStmt:
            \_begin: (work@rggen_apb_bridge), line:37:47, endln:39:8
              |vpiParent:
              \_if_else: , line:37:10, endln:42:8
              |vpiFullName:work@rggen_apb_bridge
              |vpiStmt:
              \_assignment: , line:38:7, endln:38:18
                |vpiParent:
                \_begin: (work@rggen_apb_bridge), line:37:47, endln:39:8
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:38:16, endln:38:18
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_ref_obj: (work@rggen_apb_bridge.busy), line:38:7, endln:38:11
                  |vpiParent:
                  \_assignment: , line:38:7, endln:38:18
                  |vpiName:busy
                  |vpiFullName:work@rggen_apb_bridge.busy
                  |vpiActual:
                  \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
            |vpiElseStmt:
            \_if_stmt: , line:40:10, endln:42:8
              |vpiParent:
              \_if_else: , line:37:10, endln:42:8
              |vpiCondition:
              \_hier_path: (apb_if.psel), line:40:14, endln:40:25
                |vpiParent:
                \_if_else: , line:37:10, endln:42:8
                |vpiActual:
                \_ref_obj: (apb_if), line:40:14, endln:40:20
                  |vpiParent:
                  \_hier_path: (apb_if.psel), line:40:14, endln:40:25
                  |vpiName:apb_if
                |vpiActual:
                \_ref_obj: (work@rggen_apb_bridge.psel), line:40:21, endln:40:25
                  |vpiParent:
                  \_hier_path: (apb_if.psel), line:40:14, endln:40:25
                  |vpiName:psel
                  |vpiFullName:work@rggen_apb_bridge.psel
                |vpiName:apb_if.psel
              |vpiStmt:
              \_begin: (work@rggen_apb_bridge), line:40:27, endln:42:8
                |vpiParent:
                \_if_stmt: , line:40:10, endln:42:8
                |vpiFullName:work@rggen_apb_bridge
                |vpiStmt:
                \_assignment: , line:41:7, endln:41:18
                  |vpiParent:
                  \_begin: (work@rggen_apb_bridge), line:40:27, endln:42:8
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:41:16, endln:41:18
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                  |vpiLhs:
                  \_ref_obj: (work@rggen_apb_bridge.busy), line:41:7, endln:41:11
                    |vpiParent:
                    \_assignment: , line:41:7, endln:41:18
                    |vpiName:busy
                    |vpiFullName:work@rggen_apb_bridge.busy
                    |vpiActual:
                    \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:20:11, endln:20:41
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_hier_path: (bus_if.valid), line:20:29, endln:20:41
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:41
      |vpiActual:
      \_ref_obj: (bus_if), line:20:29, endln:20:35
        |vpiParent:
        \_hier_path: (bus_if.valid), line:20:29, endln:20:41
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_bridge.valid), line:20:36, endln:20:41
        |vpiParent:
        \_hier_path: (bus_if.valid), line:20:29, endln:20:41
        |vpiName:valid
        |vpiFullName:work@rggen_apb_bridge.valid
      |vpiName:bus_if.valid
    |vpiLhs:
    \_hier_path: (apb_if.psel), line:20:11, endln:20:22
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:41
      |vpiActual:
      \_ref_obj: (apb_if), line:20:18, endln:20:22
        |vpiParent:
        \_hier_path: (apb_if.psel), line:20:11, endln:20:22
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (psel), line:20:18, endln:20:22
        |vpiParent:
        \_hier_path: (apb_if.psel), line:20:11, endln:20:22
        |vpiName:psel
      |vpiName:apb_if.psel
  |vpiContAssign:
  \_cont_assign: , line:21:11, endln:21:55
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_operation: , line:21:29, endln:21:55
      |vpiParent:
      \_cont_assign: , line:21:11, endln:21:55
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_bridge.busy), line:21:30, endln:21:34
        |vpiParent:
        \_operation: , line:21:29, endln:21:55
        |vpiName:busy
        |vpiFullName:work@rggen_apb_bridge.busy
        |vpiActual:
        \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
      |vpiOperand:
      \_hier_path: (bus_if.valid), line:21:38, endln:21:50
        |vpiParent:
        \_operation: , line:21:29, endln:21:55
        |vpiActual:
        \_ref_obj: (bus_if), line:21:38, endln:21:44
          |vpiParent:
          \_hier_path: (bus_if.valid), line:21:38, endln:21:50
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_apb_bridge.valid), line:21:45, endln:21:50
          |vpiParent:
          \_hier_path: (bus_if.valid), line:21:38, endln:21:50
          |vpiName:valid
          |vpiFullName:work@rggen_apb_bridge.valid
        |vpiName:bus_if.valid
      |vpiOperand:
      \_constant: , line:21:53, endln:21:55
        |vpiParent:
        \_operation: , line:21:29, endln:21:55
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_hier_path: (apb_if.penable), line:21:11, endln:21:25
      |vpiParent:
      \_cont_assign: , line:21:11, endln:21:55
      |vpiActual:
      \_ref_obj: (apb_if), line:21:18, endln:21:25
        |vpiParent:
        \_hier_path: (apb_if.penable), line:21:11, endln:21:25
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (penable), line:21:18, endln:21:25
        |vpiParent:
        \_hier_path: (apb_if.penable), line:21:11, endln:21:25
        |vpiName:penable
      |vpiName:apb_if.penable
  |vpiContAssign:
  \_cont_assign: , line:22:11, endln:22:59
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_operation: , line:22:29, endln:22:59
      |vpiParent:
      \_cont_assign: , line:22:11, endln:22:59
      |vpiTypespec:
      \_ref_typespec: (work@rggen_apb_bridge)
        |vpiParent:
        \_operation: , line:22:29, endln:22:59
        |vpiFullName:work@rggen_apb_bridge
        |vpiActual:
        \_int_typespec: (ADDRESS_WIDTH), line:4:17, endln:4:17
      |vpiOpType:67
      |vpiOperand:
      \_hier_path: (bus_if.address), line:22:44, endln:22:58
        |vpiParent:
        \_operation: , line:22:29, endln:22:59
        |vpiActual:
        \_ref_obj: (bus_if), line:22:44, endln:22:50
          |vpiParent:
          \_hier_path: (bus_if.address), line:22:44, endln:22:58
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_apb_bridge.address), line:22:51, endln:22:58
          |vpiParent:
          \_hier_path: (bus_if.address), line:22:44, endln:22:58
          |vpiName:address
          |vpiFullName:work@rggen_apb_bridge.address
        |vpiName:bus_if.address
    |vpiLhs:
    \_hier_path: (apb_if.paddr), line:22:11, endln:22:23
      |vpiParent:
      \_cont_assign: , line:22:11, endln:22:59
      |vpiActual:
      \_ref_obj: (apb_if), line:22:18, endln:22:23
        |vpiParent:
        \_hier_path: (apb_if.paddr), line:22:11, endln:22:23
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (paddr), line:22:18, endln:22:23
        |vpiParent:
        \_hier_path: (apb_if.paddr), line:22:11, endln:22:23
        |vpiName:paddr
      |vpiName:apb_if.paddr
  |vpiContAssign:
  \_cont_assign: , line:23:11, endln:23:31
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_constant: , line:23:29, endln:23:31
      |vpiParent:
      \_cont_assign: , line:23:11, endln:23:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_hier_path: (apb_if.pprot), line:23:11, endln:23:23
      |vpiParent:
      \_cont_assign: , line:23:11, endln:23:31
      |vpiActual:
      \_ref_obj: (apb_if), line:23:18, endln:23:23
        |vpiParent:
        \_hier_path: (apb_if.pprot), line:23:11, endln:23:23
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (pprot), line:23:18, endln:23:23
        |vpiParent:
        \_hier_path: (apb_if.pprot), line:23:11, endln:23:23
        |vpiName:pprot
      |vpiName:apb_if.pprot
  |vpiContAssign:
  \_cont_assign: , line:24:11, endln:24:65
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_hier_path: (bus_if.access[RGGEN_ACCESS_DATA_BIT]), line:24:29, endln:24:65
      |vpiParent:
      \_cont_assign: , line:24:11, endln:24:65
      |vpiActual:
      \_ref_obj: (bus_if), line:24:29, endln:24:35
        |vpiParent:
        \_hier_path: (bus_if.access[RGGEN_ACCESS_DATA_BIT]), line:24:29, endln:24:65
        |vpiName:bus_if
      |vpiActual:
      \_bit_select: (work@rggen_apb_bridge.bus_if.access[RGGEN_ACCESS_DATA_BIT].access), line:24:43, endln:24:64
        |vpiParent:
        \_hier_path: (bus_if.access[RGGEN_ACCESS_DATA_BIT]), line:24:29, endln:24:65
        |vpiName:access
        |vpiFullName:work@rggen_apb_bridge.bus_if.access[RGGEN_ACCESS_DATA_BIT].access
        |vpiIndex:
        \_ref_obj: (work@rggen_apb_bridge.bus_if.access[RGGEN_ACCESS_DATA_BIT].RGGEN_ACCESS_DATA_BIT), line:24:43, endln:24:64
          |vpiParent:
          \_bit_select: (work@rggen_apb_bridge.bus_if.access[RGGEN_ACCESS_DATA_BIT].access), line:24:43, endln:24:64
          |vpiName:RGGEN_ACCESS_DATA_BIT
          |vpiFullName:work@rggen_apb_bridge.bus_if.access[RGGEN_ACCESS_DATA_BIT].RGGEN_ACCESS_DATA_BIT
      |vpiName:bus_if.access[RGGEN_ACCESS_DATA_BIT]
    |vpiLhs:
    \_hier_path: (apb_if.pwrite), line:24:11, endln:24:24
      |vpiParent:
      \_cont_assign: , line:24:11, endln:24:65
      |vpiActual:
      \_ref_obj: (apb_if), line:24:18, endln:24:24
        |vpiParent:
        \_hier_path: (apb_if.pwrite), line:24:11, endln:24:24
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (pwrite), line:24:18, endln:24:24
        |vpiParent:
        \_hier_path: (apb_if.pwrite), line:24:11, endln:24:24
        |vpiName:pwrite
      |vpiName:apb_if.pwrite
  |vpiContAssign:
  \_cont_assign: , line:25:11, endln:25:42
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_hier_path: (bus_if.strobe), line:25:29, endln:25:42
      |vpiParent:
      \_cont_assign: , line:25:11, endln:25:42
      |vpiActual:
      \_ref_obj: (bus_if), line:25:29, endln:25:35
        |vpiParent:
        \_hier_path: (bus_if.strobe), line:25:29, endln:25:42
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_bridge.strobe), line:25:36, endln:25:42
        |vpiParent:
        \_hier_path: (bus_if.strobe), line:25:29, endln:25:42
        |vpiName:strobe
        |vpiFullName:work@rggen_apb_bridge.strobe
      |vpiName:bus_if.strobe
    |vpiLhs:
    \_hier_path: (apb_if.pstrb), line:25:11, endln:25:23
      |vpiParent:
      \_cont_assign: , line:25:11, endln:25:42
      |vpiActual:
      \_ref_obj: (apb_if), line:25:18, endln:25:23
        |vpiParent:
        \_hier_path: (apb_if.pstrb), line:25:11, endln:25:23
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (pstrb), line:25:18, endln:25:23
        |vpiParent:
        \_hier_path: (apb_if.pstrb), line:25:11, endln:25:23
        |vpiName:pstrb
      |vpiName:apb_if.pstrb
  |vpiContAssign:
  \_cont_assign: , line:26:11, endln:26:46
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_hier_path: (bus_if.write_data), line:26:29, endln:26:46
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:46
      |vpiActual:
      \_ref_obj: (bus_if), line:26:29, endln:26:35
        |vpiParent:
        \_hier_path: (bus_if.write_data), line:26:29, endln:26:46
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_bridge.write_data), line:26:36, endln:26:46
        |vpiParent:
        \_hier_path: (bus_if.write_data), line:26:29, endln:26:46
        |vpiName:write_data
        |vpiFullName:work@rggen_apb_bridge.write_data
      |vpiName:bus_if.write_data
    |vpiLhs:
    \_hier_path: (apb_if.pwdata), line:26:11, endln:26:24
      |vpiParent:
      \_cont_assign: , line:26:11, endln:26:46
      |vpiActual:
      \_ref_obj: (apb_if), line:26:18, endln:26:24
        |vpiParent:
        \_hier_path: (apb_if.pwdata), line:26:11, endln:26:24
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (pwdata), line:26:18, endln:26:24
        |vpiParent:
        \_hier_path: (apb_if.pwdata), line:26:11, endln:26:24
        |vpiName:pwdata
      |vpiName:apb_if.pwdata
  |vpiContAssign:
  \_cont_assign: , line:29:11, endln:29:58
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_operation: , line:29:31, endln:29:58
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:58
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_bridge.busy), line:29:32, endln:29:36
        |vpiParent:
        \_operation: , line:29:31, endln:29:58
        |vpiName:busy
        |vpiFullName:work@rggen_apb_bridge.busy
        |vpiActual:
        \_logic_net: (work@rggen_apb_bridge.busy), line:17:9, endln:17:13
      |vpiOperand:
      \_hier_path: (apb_if.pready), line:29:40, endln:29:53
        |vpiParent:
        \_operation: , line:29:31, endln:29:58
        |vpiActual:
        \_ref_obj: (apb_if), line:29:40, endln:29:46
          |vpiParent:
          \_hier_path: (apb_if.pready), line:29:40, endln:29:53
          |vpiName:apb_if
        |vpiActual:
        \_ref_obj: (work@rggen_apb_bridge.pready), line:29:47, endln:29:53
          |vpiParent:
          \_hier_path: (apb_if.pready), line:29:40, endln:29:53
          |vpiName:pready
          |vpiFullName:work@rggen_apb_bridge.pready
        |vpiName:apb_if.pready
      |vpiOperand:
      \_constant: , line:29:56, endln:29:58
        |vpiParent:
        \_operation: , line:29:31, endln:29:58
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_hier_path: (bus_if.ready), line:29:11, endln:29:23
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:58
      |vpiActual:
      \_ref_obj: (bus_if), line:29:18, endln:29:23
        |vpiParent:
        \_hier_path: (bus_if.ready), line:29:11, endln:29:23
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (ready), line:29:18, endln:29:23
        |vpiParent:
        \_hier_path: (bus_if.ready), line:29:11, endln:29:23
        |vpiName:ready
      |vpiName:bus_if.ready
  |vpiContAssign:
  \_cont_assign: , line:30:11, endln:30:80
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_operation: , line:30:31, endln:30:80
      |vpiParent:
      \_cont_assign: , line:30:11, endln:30:80
      |vpiOpType:32
      |vpiOperand:
      \_hier_path: (apb_if.pslverr), line:30:32, endln:30:46
        |vpiParent:
        \_operation: , line:30:31, endln:30:80
        |vpiActual:
        \_ref_obj: (apb_if), line:30:32, endln:30:38
          |vpiParent:
          \_hier_path: (apb_if.pslverr), line:30:32, endln:30:46
          |vpiName:apb_if
        |vpiActual:
        \_ref_obj: (work@rggen_apb_bridge.pslverr), line:30:39, endln:30:46
          |vpiParent:
          \_hier_path: (apb_if.pslverr), line:30:32, endln:30:46
          |vpiName:pslverr
          |vpiFullName:work@rggen_apb_bridge.pslverr
        |vpiName:apb_if.pslverr
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_bridge.RGGEN_SLAVE_ERROR), line:30:50, endln:30:67
        |vpiParent:
        \_operation: , line:30:31, endln:30:80
        |vpiName:RGGEN_SLAVE_ERROR
        |vpiFullName:work@rggen_apb_bridge.RGGEN_SLAVE_ERROR
        |vpiActual:
        \_enum_const: (RGGEN_SLAVE_ERROR), line:14:5, endln:14:32
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_bridge.RGGEN_OKAY), line:30:70, endln:30:80
        |vpiParent:
        \_operation: , line:30:31, endln:30:80
        |vpiName:RGGEN_OKAY
        |vpiFullName:work@rggen_apb_bridge.RGGEN_OKAY
        |vpiActual:
        \_enum_const: (RGGEN_OKAY), line:12:5, endln:12:32
    |vpiLhs:
    \_hier_path: (bus_if.status), line:30:11, endln:30:24
      |vpiParent:
      \_cont_assign: , line:30:11, endln:30:80
      |vpiActual:
      \_ref_obj: (bus_if), line:30:18, endln:30:24
        |vpiParent:
        \_hier_path: (bus_if.status), line:30:11, endln:30:24
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (status), line:30:18, endln:30:24
        |vpiParent:
        \_hier_path: (bus_if.status), line:30:11, endln:30:24
        |vpiName:status
      |vpiName:bus_if.status
  |vpiContAssign:
  \_cont_assign: , line:31:11, endln:31:44
    |vpiParent:
    \_module_inst: work@rggen_apb_bridge (work@rggen_apb_bridge), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_apb_bridge.sv, line:1:1, endln:44:10
    |vpiRhs:
    \_hier_path: (apb_if.prdata), line:31:31, endln:31:44
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:44
      |vpiActual:
      \_ref_obj: (apb_if), line:31:31, endln:31:37
        |vpiParent:
        \_hier_path: (apb_if.prdata), line:31:31, endln:31:44
        |vpiName:apb_if
      |vpiActual:
      \_ref_obj: (work@rggen_apb_bridge.prdata), line:31:38, endln:31:44
        |vpiParent:
        \_hier_path: (apb_if.prdata), line:31:31, endln:31:44
        |vpiName:prdata
        |vpiFullName:work@rggen_apb_bridge.prdata
      |vpiName:apb_if.prdata
    |vpiLhs:
    \_hier_path: (bus_if.read_data), line:31:11, endln:31:27
      |vpiParent:
      \_cont_assign: , line:31:11, endln:31:44
      |vpiActual:
      \_ref_obj: (bus_if), line:31:18, endln:31:27
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:31:11, endln:31:27
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (read_data), line:31:18, endln:31:27
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:31:11, endln:31:27
        |vpiName:read_data
      |vpiName:bus_if.read_data
|uhdmallModules:
\_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_bit_field
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.WIDTH), line:4:33, endln:4:38
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.WIDTH), line:4:33, endln:4:38
      |vpiFullName:work@rggen_bit_field.WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_bit_field.WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.INITIAL_VALUE), line:5:33, endln:5:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.INITIAL_VALUE)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.INITIAL_VALUE), line:5:33, endln:5:46
      |vpiFullName:work@rggen_bit_field.INITIAL_VALUE
      |vpiActual:
      \_bit_typespec: , line:5:13, endln:5:28
    |vpiName:INITIAL_VALUE
    |vpiFullName:work@rggen_bit_field.INITIAL_VALUE
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.PRECEDENCE_ACCESS), line:6:33, endln:6:50
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.PRECEDENCE_ACCESS)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.PRECEDENCE_ACCESS), line:6:33, endln:6:50
      |vpiFullName:work@rggen_bit_field.PRECEDENCE_ACCESS
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
    |vpiName:PRECEDENCE_ACCESS
    |vpiFullName:work@rggen_bit_field.PRECEDENCE_ACCESS
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.SW_READ_ACTION), line:7:33, endln:7:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_READ_ACTION)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.SW_READ_ACTION), line:7:33, endln:7:47
      |vpiFullName:work@rggen_bit_field.SW_READ_ACTION
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
    |vpiName:SW_READ_ACTION
    |vpiFullName:work@rggen_bit_field.SW_READ_ACTION
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.SW_WRITE_ACTION), line:8:33, endln:8:48
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_WRITE_ACTION)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.SW_WRITE_ACTION), line:8:33, endln:8:48
      |vpiFullName:work@rggen_bit_field.SW_WRITE_ACTION
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
    |vpiName:SW_WRITE_ACTION
    |vpiFullName:work@rggen_bit_field.SW_WRITE_ACTION
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.SW_WRITE_ONCE), line:9:33, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_WRITE_ONCE)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.SW_WRITE_ONCE), line:9:33, endln:9:46
      |vpiFullName:work@rggen_bit_field.SW_WRITE_ONCE
      |vpiActual:
      \_bit_typespec: , line:9:13, endln:9:16
    |vpiName:SW_WRITE_ONCE
    |vpiFullName:work@rggen_bit_field.SW_WRITE_ONCE
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY), line:10:33, endln:10:57
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY), line:10:33, endln:10:57
      |vpiFullName:work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
    |vpiName:SW_WRITE_ENABLE_POLARITY
    |vpiFullName:work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY), line:11:33, endln:11:57
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY), line:11:33, endln:11:57
      |vpiFullName:work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY
      |vpiActual:
      \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
    |vpiName:HW_WRITE_ENABLE_POLARITY
    |vpiFullName:work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.HW_SET_WIDTH), line:12:33, endln:12:45
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.HW_SET_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.HW_SET_WIDTH), line:12:33, endln:12:45
      |vpiFullName:work@rggen_bit_field.HW_SET_WIDTH
      |vpiActual:
      \_int_typespec: , line:12:13, endln:12:16
    |vpiSigned:1
    |vpiName:HW_SET_WIDTH
    |vpiFullName:work@rggen_bit_field.HW_SET_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.HW_CLEAR_WIDTH), line:13:33, endln:13:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.HW_CLEAR_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.HW_CLEAR_WIDTH), line:13:33, endln:13:47
      |vpiFullName:work@rggen_bit_field.HW_CLEAR_WIDTH
      |vpiActual:
      \_int_typespec: , line:13:13, endln:13:16
    |vpiSigned:1
    |vpiName:HW_CLEAR_WIDTH
    |vpiFullName:work@rggen_bit_field.HW_CLEAR_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.STORAGE), line:14:33, endln:14:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |BIN:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.STORAGE)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.STORAGE), line:14:33, endln:14:40
      |vpiFullName:work@rggen_bit_field.STORAGE
      |vpiActual:
      \_bit_typespec: , line:14:13, endln:14:16
    |vpiName:STORAGE
    |vpiFullName:work@rggen_bit_field.STORAGE
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.EXTERNAL_READ_DATA), line:15:33, endln:15:51
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.EXTERNAL_READ_DATA)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.EXTERNAL_READ_DATA), line:15:33, endln:15:51
      |vpiFullName:work@rggen_bit_field.EXTERNAL_READ_DATA
      |vpiActual:
      \_bit_typespec: , line:15:13, endln:15:16
    |vpiName:EXTERNAL_READ_DATA
    |vpiFullName:work@rggen_bit_field.EXTERNAL_READ_DATA
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.TRIGGER), line:16:33, endln:16:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.TRIGGER)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.TRIGGER), line:16:33, endln:16:40
      |vpiFullName:work@rggen_bit_field.TRIGGER
      |vpiActual:
      \_bit_typespec: , line:16:13, endln:16:16
    |vpiName:TRIGGER
    |vpiFullName:work@rggen_bit_field.TRIGGER
  |vpiParameter:
  \_parameter: (work@rggen_bit_field.SW_READABLE), line:181:19, endln:181:30
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.SW_READABLE)
      |vpiParent:
      \_parameter: (work@rggen_bit_field.SW_READABLE), line:181:19, endln:181:30
      |vpiFullName:work@rggen_bit_field.SW_READABLE
      |vpiActual:
      \_bit_typespec: , line:181:15, endln:181:18
    |vpiLocalParam:1
    |vpiName:SW_READABLE
    |vpiFullName:work@rggen_bit_field.SW_READABLE
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:33, endln:4:62
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:4:61, endln:4:62
      |vpiParent:
      \_param_assign: , line:4:33, endln:4:62
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:4:61, endln:4:62
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.WIDTH), line:4:33, endln:4:38
  |vpiParamAssign:
  \_param_assign: , line:5:33, endln:5:63
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:5:61, endln:5:63
      |vpiParent:
      \_param_assign: , line:5:33, endln:5:63
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:5:61, endln:5:63
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_bit_typespec: , line:5:13, endln:5:28
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.INITIAL_VALUE), line:5:33, endln:5:46
  |vpiParamAssign:
  \_param_assign: , line:6:33, endln:6:76
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.RGGEN_HW_ACCESS), line:6:61, endln:6:76
      |vpiParent:
      \_param_assign: , line:6:33, endln:6:76
      |vpiName:RGGEN_HW_ACCESS
      |vpiFullName:work@rggen_bit_field.RGGEN_HW_ACCESS
      |vpiActual:
      \_enum_const: (RGGEN_HW_ACCESS), line:20:5, endln:20:20
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.PRECEDENCE_ACCESS), line:6:33, endln:6:50
  |vpiParamAssign:
  \_param_assign: , line:7:33, endln:7:79
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.RGGEN_READ_DEFAULT), line:7:61, endln:7:79
      |vpiParent:
      \_param_assign: , line:7:33, endln:7:79
      |vpiName:RGGEN_READ_DEFAULT
      |vpiFullName:work@rggen_bit_field.RGGEN_READ_DEFAULT
      |vpiActual:
      \_enum_const: (RGGEN_READ_DEFAULT), line:30:5, endln:30:23
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.SW_READ_ACTION), line:7:33, endln:7:47
  |vpiParamAssign:
  \_param_assign: , line:8:33, endln:8:80
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.RGGEN_WRITE_DEFAULT), line:8:61, endln:8:80
      |vpiParent:
      \_param_assign: , line:8:33, endln:8:80
      |vpiName:RGGEN_WRITE_DEFAULT
      |vpiFullName:work@rggen_bit_field.RGGEN_WRITE_DEFAULT
      |vpiActual:
      \_enum_const: (RGGEN_WRITE_DEFAULT), line:34:5, endln:34:24
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.SW_WRITE_ACTION), line:8:33, endln:8:48
  |vpiParamAssign:
  \_param_assign: , line:9:33, endln:9:63
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:9:61, endln:9:63
      |vpiParent:
      \_param_assign: , line:9:33, endln:9:63
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:9:61, endln:9:63
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_bit_typespec: , line:9:13, endln:9:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.SW_WRITE_ONCE), line:9:33, endln:9:46
  |vpiParamAssign:
  \_param_assign: , line:10:33, endln:10:78
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.RGGEN_ACTIVE_HIGH), line:10:61, endln:10:78
      |vpiParent:
      \_param_assign: , line:10:33, endln:10:78
      |vpiName:RGGEN_ACTIVE_HIGH
      |vpiFullName:work@rggen_bit_field.RGGEN_ACTIVE_HIGH
      |vpiActual:
      \_enum_const: (RGGEN_ACTIVE_HIGH), line:25:5, endln:25:29
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.SW_WRITE_ENABLE_POLARITY), line:10:33, endln:10:57
  |vpiParamAssign:
  \_param_assign: , line:11:33, endln:11:78
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.RGGEN_ACTIVE_HIGH), line:11:61, endln:11:78
      |vpiParent:
      \_param_assign: , line:11:33, endln:11:78
      |vpiName:RGGEN_ACTIVE_HIGH
      |vpiFullName:work@rggen_bit_field.RGGEN_ACTIVE_HIGH
      |vpiActual:
      \_enum_const: (RGGEN_ACTIVE_HIGH), line:25:5, endln:25:29
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.HW_WRITE_ENABLE_POLARITY), line:11:33, endln:11:57
  |vpiParamAssign:
  \_param_assign: , line:12:33, endln:12:66
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.WIDTH), line:12:61, endln:12:66
      |vpiParent:
      \_param_assign: , line:12:33, endln:12:66
      |vpiName:WIDTH
      |vpiFullName:work@rggen_bit_field.WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.HW_SET_WIDTH), line:12:33, endln:12:45
  |vpiParamAssign:
  \_param_assign: , line:13:33, endln:13:66
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.WIDTH), line:13:61, endln:13:66
      |vpiParent:
      \_param_assign: , line:13:33, endln:13:66
      |vpiName:WIDTH
      |vpiFullName:work@rggen_bit_field.WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.HW_CLEAR_WIDTH), line:13:33, endln:13:47
  |vpiParamAssign:
  \_param_assign: , line:14:33, endln:14:63
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:14:61, endln:14:63
      |vpiParent:
      \_param_assign: , line:14:33, endln:14:63
      |vpiDecompile:'1
      |vpiSize:-1
      |BIN:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:14:61, endln:14:63
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_bit_typespec: , line:14:13, endln:14:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.STORAGE), line:14:33, endln:14:40
  |vpiParamAssign:
  \_param_assign: , line:15:33, endln:15:63
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:15:61, endln:15:63
      |vpiParent:
      \_param_assign: , line:15:33, endln:15:63
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:15:61, endln:15:63
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_bit_typespec: , line:15:13, endln:15:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.EXTERNAL_READ_DATA), line:15:33, endln:15:51
  |vpiParamAssign:
  \_param_assign: , line:16:33, endln:16:63
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_constant: , line:16:61, endln:16:63
      |vpiParent:
      \_param_assign: , line:16:33, endln:16:63
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field)
        |vpiParent:
        \_constant: , line:16:61, endln:16:63
        |vpiFullName:work@rggen_bit_field
        |vpiActual:
        \_bit_typespec: , line:16:13, endln:16:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.TRIGGER), line:16:33, endln:16:40
  |vpiParamAssign:
  \_param_assign: , line:181:19, endln:181:66
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_operation: , line:181:33, endln:181:66
      |vpiParent:
      \_param_assign: , line:181:19, endln:181:66
      |vpiOpType:15
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.SW_READ_ACTION), line:181:33, endln:181:47
        |vpiParent:
        \_operation: , line:181:33, endln:181:66
        |vpiName:SW_READ_ACTION
        |vpiFullName:work@rggen_bit_field.SW_READ_ACTION
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.RGGEN_READ_NONE), line:181:51, endln:181:66
        |vpiParent:
        \_operation: , line:181:33, endln:181:66
        |vpiName:RGGEN_READ_NONE
        |vpiFullName:work@rggen_bit_field.RGGEN_READ_NONE
        |vpiActual:
        \_enum_const: (RGGEN_READ_NONE), line:29:5, endln:29:20
    |vpiLhs:
    \_parameter: (work@rggen_bit_field.SW_READABLE), line:181:19, endln:181:30
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_bit_field
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:get_sw_update
    |vpiFullName:work@rggen_bit_field.get_sw_update
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_sw_update.action), line:43:17, endln:43:23
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.action)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_sw_update.action), line:43:17, endln:43:23
        |vpiFullName:work@rggen_bit_field.get_sw_update.action
        |vpiActual:
        \_logic_typespec: , line:43:5, endln:43:16
      |vpiName:action
      |vpiFullName:work@rggen_bit_field.get_sw_update.action
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_sw_update.access), line:44:17, endln:44:23
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.access)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_sw_update.access), line:44:17, endln:44:23
        |vpiFullName:work@rggen_bit_field.get_sw_update.access
        |vpiActual:
        \_logic_typespec: , line:44:5, endln:44:16
      |vpiName:access
      |vpiFullName:work@rggen_bit_field.get_sw_update.access
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_sw_update.update), line:45:17, endln:45:23
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.update)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_sw_update.update), line:45:17, endln:45:23
        |vpiFullName:work@rggen_bit_field.get_sw_update.update
        |vpiActual:
        \_logic_typespec: , line:45:5, endln:45:16
      |vpiName:update
      |vpiFullName:work@rggen_bit_field.get_sw_update.update
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field.get_sw_update), line:36:22, endln:36:33
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_sw_update), line:36:22, endln:36:33
        |vpiFullName:work@rggen_bit_field.get_sw_update
        |vpiActual:
        \_logic_typespec: , line:36:22, endln:36:33
      |vpiFullName:work@rggen_bit_field.get_sw_update
    |vpiIODecl:
    \_io_decl: (valid), line:37:23, endln:37:28
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiDirection:1
      |vpiName:valid
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.valid)
        |vpiParent:
        \_io_decl: (valid), line:37:23, endln:37:28
        |vpiFullName:work@rggen_bit_field.get_sw_update.valid
        |vpiActual:
        \_logic_typespec: , line:37:5, endln:37:10
    |vpiIODecl:
    \_io_decl: (read_mask), line:38:23, endln:38:32
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiDirection:1
      |vpiName:read_mask
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.read_mask)
        |vpiParent:
        \_io_decl: (read_mask), line:38:23, endln:38:32
        |vpiFullName:work@rggen_bit_field.get_sw_update.read_mask
        |vpiActual:
        \_logic_typespec: , line:38:5, endln:38:10
    |vpiIODecl:
    \_io_decl: (write_enable), line:39:23, endln:39:35
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiDirection:1
      |vpiName:write_enable
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.write_enable)
        |vpiParent:
        \_io_decl: (write_enable), line:39:23, endln:39:35
        |vpiFullName:work@rggen_bit_field.get_sw_update.write_enable
        |vpiActual:
        \_logic_typespec: , line:39:5, endln:39:10
    |vpiIODecl:
    \_io_decl: (write_mask), line:40:23, endln:40:33
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiDirection:1
      |vpiName:write_mask
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.write_mask)
        |vpiParent:
        \_io_decl: (write_mask), line:40:23, endln:40:33
        |vpiFullName:work@rggen_bit_field.get_sw_update.write_mask
        |vpiActual:
        \_logic_typespec: , line:40:5, endln:40:10
    |vpiIODecl:
    \_io_decl: (write_done), line:41:23, endln:41:33
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiDirection:1
      |vpiName:write_done
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_update.write_done)
        |vpiParent:
        \_io_decl: (write_done), line:41:23, endln:41:33
        |vpiFullName:work@rggen_bit_field.get_sw_update.write_done
        |vpiActual:
        \_logic_typespec: , line:41:5, endln:41:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
      |vpiFullName:work@rggen_bit_field.get_sw_update
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_sw_update.action), line:43:17, endln:43:23
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_sw_update.access), line:44:17, endln:44:23
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_sw_update.update), line:45:17, endln:45:23
      |vpiStmt:
      \_assignment: , line:47:5, endln:48:54
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:47:17, endln:48:54
          |vpiParent:
          \_assignment: , line:47:5, endln:48:54
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:47:18, endln:47:53
            |vpiParent:
            \_operation: , line:47:17, endln:48:54
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.SW_READ_ACTION), line:47:18, endln:47:32
              |vpiParent:
              \_operation: , line:47:18, endln:47:53
              |vpiName:SW_READ_ACTION
              |vpiFullName:work@rggen_bit_field.get_sw_update.SW_READ_ACTION
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.RGGEN_READ_CLEAR), line:47:37, endln:47:53
              |vpiParent:
              \_operation: , line:47:18, endln:47:53
              |vpiName:RGGEN_READ_CLEAR
              |vpiFullName:work@rggen_bit_field.get_sw_update.RGGEN_READ_CLEAR
              |vpiActual:
              \_enum_const: (RGGEN_READ_CLEAR), line:31:5, endln:31:21
          |vpiOperand:
          \_operation: , line:48:18, endln:48:51
            |vpiParent:
            \_operation: , line:47:17, endln:48:54
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.SW_READ_ACTION), line:48:18, endln:48:32
              |vpiParent:
              \_operation: , line:48:18, endln:48:51
              |vpiName:SW_READ_ACTION
              |vpiFullName:work@rggen_bit_field.get_sw_update.SW_READ_ACTION
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.RGGEN_READ_SET), line:48:37, endln:48:51
              |vpiParent:
              \_operation: , line:48:18, endln:48:51
              |vpiName:RGGEN_READ_SET
              |vpiFullName:work@rggen_bit_field.get_sw_update.RGGEN_READ_SET
              |vpiActual:
              \_enum_const: (RGGEN_READ_SET), line:32:5, endln:32:19
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:47:5, endln:47:14
          |vpiParent:
          \_assignment: , line:47:5, endln:48:54
          |vpiName:action
          |vpiFullName:work@rggen_bit_field.get_sw_update.action
          |vpiIndex:
          \_constant: , line:47:12, endln:47:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:47:5, endln:47:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:49:5, endln:49:54
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:49:18, endln:49:53
          |vpiParent:
          \_assignment: , line:49:5, endln:49:54
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_update.SW_WRITE_ACTION), line:49:18, endln:49:33
            |vpiParent:
            \_operation: , line:49:18, endln:49:53
            |vpiName:SW_WRITE_ACTION
            |vpiFullName:work@rggen_bit_field.get_sw_update.SW_WRITE_ACTION
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_update.RGGEN_WRITE_NONE), line:49:37, endln:49:53
            |vpiParent:
            \_operation: , line:49:18, endln:49:53
            |vpiName:RGGEN_WRITE_NONE
            |vpiFullName:work@rggen_bit_field.get_sw_update.RGGEN_WRITE_NONE
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_NONE), line:33:5, endln:33:21
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:49:5, endln:49:14
          |vpiParent:
          \_assignment: , line:49:5, endln:49:54
          |vpiName:action
          |vpiFullName:work@rggen_bit_field.get_sw_update.action
          |vpiIndex:
          \_constant: , line:49:12, endln:49:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:49:5, endln:49:14
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:51:5, endln:51:35
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:51:18, endln:51:34
          |vpiParent:
          \_assignment: , line:51:5, endln:51:35
          |vpiOpType:15
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_update.read_mask), line:51:18, endln:51:27
            |vpiParent:
            \_operation: , line:51:18, endln:51:34
            |vpiName:read_mask
            |vpiFullName:work@rggen_bit_field.get_sw_update.read_mask
            |vpiActual:
            \_io_decl: (read_mask), line:38:23, endln:38:32
          |vpiOperand:
          \_constant: , line:51:32, endln:51:34
            |vpiParent:
            \_operation: , line:51:18, endln:51:34
            |vpiDecompile:'0
            |vpiSize:-1
            |BIN:0
            |vpiConstType:3
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:51:5, endln:51:14
          |vpiParent:
          \_assignment: , line:51:5, endln:51:35
          |vpiName:access
          |vpiFullName:work@rggen_bit_field.get_sw_update.access
          |vpiIndex:
          \_constant: , line:51:12, endln:51:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:51:5, endln:51:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:52:5, endln:52:99
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:52:17, endln:52:99
          |vpiParent:
          \_assignment: , line:52:5, endln:52:99
          |vpiOpType:26
          |vpiOperand:
          \_operation: , line:52:17, endln:52:82
            |vpiParent:
            \_operation: , line:52:17, endln:52:99
            |vpiOpType:26
            |vpiOperand:
            \_operation: , line:52:18, endln:52:34
              |vpiParent:
              \_operation: , line:52:17, endln:52:82
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_update.write_mask), line:52:18, endln:52:28
                |vpiParent:
                \_operation: , line:52:18, endln:52:34
                |vpiName:write_mask
                |vpiFullName:work@rggen_bit_field.get_sw_update.write_mask
                |vpiActual:
                \_io_decl: (write_mask), line:40:23, endln:40:33
              |vpiOperand:
              \_constant: , line:52:32, endln:52:34
                |vpiParent:
                \_operation: , line:52:18, endln:52:34
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
            |vpiOperand:
            \_operation: , line:52:41, endln:52:81
              |vpiParent:
              \_operation: , line:52:17, endln:52:82
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_update.write_enable), line:52:41, endln:52:53
                |vpiParent:
                \_operation: , line:52:41, endln:52:81
                |vpiName:write_enable
                |vpiFullName:work@rggen_bit_field.get_sw_update.write_enable
                |vpiActual:
                \_io_decl: (write_enable), line:39:23, endln:39:35
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_update.SW_WRITE_ENABLE_POLARITY), line:52:57, endln:52:81
                |vpiParent:
                \_operation: , line:52:41, endln:52:81
                |vpiName:SW_WRITE_ENABLE_POLARITY
                |vpiFullName:work@rggen_bit_field.get_sw_update.SW_WRITE_ENABLE_POLARITY
          |vpiOperand:
          \_operation: , line:52:87, endln:52:98
            |vpiParent:
            \_operation: , line:52:17, endln:52:99
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.write_done), line:52:88, endln:52:98
              |vpiParent:
              \_operation: , line:52:87, endln:52:98
              |vpiName:write_done
              |vpiFullName:work@rggen_bit_field.get_sw_update.write_done
              |vpiActual:
              \_io_decl: (write_done), line:41:23, endln:41:33
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:52:5, endln:52:14
          |vpiParent:
          \_assignment: , line:52:5, endln:52:99
          |vpiName:access
          |vpiFullName:work@rggen_bit_field.get_sw_update.access
          |vpiIndex:
          \_constant: , line:52:12, endln:52:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:52:5, endln:52:14
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:54:5, endln:54:48
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:54:17, endln:54:48
          |vpiParent:
          \_assignment: , line:54:5, endln:54:48
          |vpiOpType:26
          |vpiOperand:
          \_operation: , line:54:17, endln:54:35
            |vpiParent:
            \_operation: , line:54:17, endln:54:48
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.valid), line:54:17, endln:54:22
              |vpiParent:
              \_operation: , line:54:17, endln:54:35
              |vpiName:valid
              |vpiFullName:work@rggen_bit_field.get_sw_update.valid
              |vpiActual:
              \_io_decl: (valid), line:37:23, endln:37:28
            |vpiOperand:
            \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:54:33, endln:54:34
              |vpiParent:
              \_operation: , line:54:17, endln:54:35
              |vpiName:action
              |vpiFullName:work@rggen_bit_field.get_sw_update.action
              |vpiIndex:
              \_constant: , line:54:33, endln:54:34
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:54:33, endln:54:34
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
          |vpiOperand:
          \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:54:46, endln:54:47
            |vpiParent:
            \_operation: , line:54:17, endln:54:48
            |vpiName:access
            |vpiFullName:work@rggen_bit_field.get_sw_update.access
            |vpiIndex:
            \_constant: , line:54:46, endln:54:47
              |vpiParent:
              \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:54:46, endln:54:47
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.update), line:54:5, endln:54:14
          |vpiParent:
          \_assignment: , line:54:5, endln:54:48
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_sw_update.update
          |vpiIndex:
          \_constant: , line:54:12, endln:54:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.update), line:54:5, endln:54:14
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:55:5, endln:55:48
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:55:17, endln:55:48
          |vpiParent:
          \_assignment: , line:55:5, endln:55:48
          |vpiOpType:26
          |vpiOperand:
          \_operation: , line:55:17, endln:55:35
            |vpiParent:
            \_operation: , line:55:17, endln:55:48
            |vpiOpType:26
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_update.valid), line:55:17, endln:55:22
              |vpiParent:
              \_operation: , line:55:17, endln:55:35
              |vpiName:valid
              |vpiFullName:work@rggen_bit_field.get_sw_update.valid
              |vpiActual:
              \_io_decl: (valid), line:37:23, endln:37:28
            |vpiOperand:
            \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:55:33, endln:55:34
              |vpiParent:
              \_operation: , line:55:17, endln:55:35
              |vpiName:action
              |vpiFullName:work@rggen_bit_field.get_sw_update.action
              |vpiIndex:
              \_constant: , line:55:33, endln:55:34
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_update.action), line:55:33, endln:55:34
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
          |vpiOperand:
          \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:55:46, endln:55:47
            |vpiParent:
            \_operation: , line:55:17, endln:55:48
            |vpiName:access
            |vpiFullName:work@rggen_bit_field.get_sw_update.access
            |vpiIndex:
            \_constant: , line:55:46, endln:55:47
              |vpiParent:
              \_bit_select: (work@rggen_bit_field.get_sw_update.access), line:55:46, endln:55:47
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_update.update), line:55:5, endln:55:14
          |vpiParent:
          \_assignment: , line:55:5, endln:55:48
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_sw_update.update
          |vpiIndex:
          \_constant: , line:55:12, endln:55:13
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_update.update), line:55:5, endln:55:14
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_return_stmt: , line:56:5, endln:56:11
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_update), line:44:5, endln:44:24
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_sw_update.update), line:56:12, endln:56:18
          |vpiParent:
          \_return_stmt: , line:56:5, endln:56:11
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_sw_update.update
          |vpiActual:
          \_logic_var: (work@rggen_bit_field.get_sw_update.update), line:45:17, endln:45:23
    |vpiInstance:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:get_hw_update
    |vpiFullName:work@rggen_bit_field.get_hw_update
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_hw_update.update), line:64:11, endln:64:17
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_hw_update), line:65:5, endln:65:90
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_hw_update.update)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_hw_update.update), line:64:11, endln:64:17
        |vpiFullName:work@rggen_bit_field.get_hw_update.update
        |vpiActual:
        \_logic_typespec: , line:64:5, endln:64:10
      |vpiName:update
      |vpiFullName:work@rggen_bit_field.get_hw_update.update
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field.get_hw_update), line:59:22, endln:59:27
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_hw_update)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_hw_update), line:59:22, endln:59:27
        |vpiFullName:work@rggen_bit_field.get_hw_update
        |vpiActual:
        \_logic_typespec: , line:59:22, endln:59:27
      |vpiFullName:work@rggen_bit_field.get_hw_update
    |vpiIODecl:
    \_io_decl: (write_enable), line:60:33, endln:60:45
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
      |vpiDirection:1
      |vpiName:write_enable
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_update.write_enable)
        |vpiParent:
        \_io_decl: (write_enable), line:60:33, endln:60:45
        |vpiFullName:work@rggen_bit_field.get_hw_update.write_enable
        |vpiActual:
        \_logic_typespec: , line:60:5, endln:60:10
    |vpiIODecl:
    \_io_decl: (set), line:61:33, endln:61:36
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
      |vpiDirection:1
      |vpiName:set
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_update.set)
        |vpiParent:
        \_io_decl: (set), line:61:33, endln:61:36
        |vpiFullName:work@rggen_bit_field.get_hw_update.set
        |vpiActual:
        \_logic_typespec: , line:61:5, endln:61:10
    |vpiIODecl:
    \_io_decl: (clear), line:62:33, endln:62:38
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
      |vpiDirection:1
      |vpiName:clear
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_update.clear)
        |vpiParent:
        \_io_decl: (clear), line:62:33, endln:62:38
        |vpiFullName:work@rggen_bit_field.get_hw_update.clear
        |vpiActual:
        \_logic_typespec: , line:62:5, endln:62:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field.get_hw_update), line:65:5, endln:65:90
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
      |vpiFullName:work@rggen_bit_field.get_hw_update
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_hw_update.update), line:64:11, endln:64:17
      |vpiStmt:
      \_assignment: , line:65:5, endln:65:89
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_update), line:65:5, endln:65:90
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:65:15, endln:65:89
          |vpiParent:
          \_assignment: , line:65:5, endln:65:89
          |vpiOpType:27
          |vpiOperand:
          \_operation: , line:65:15, endln:65:72
            |vpiParent:
            \_operation: , line:65:15, endln:65:89
            |vpiOpType:27
            |vpiOperand:
            \_operation: , line:65:16, endln:65:56
              |vpiParent:
              \_operation: , line:65:15, endln:65:72
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_hw_update.write_enable), line:65:16, endln:65:28
                |vpiParent:
                \_operation: , line:65:16, endln:65:56
                |vpiName:write_enable
                |vpiFullName:work@rggen_bit_field.get_hw_update.write_enable
                |vpiActual:
                \_io_decl: (write_enable), line:60:33, endln:60:45
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_hw_update.HW_WRITE_ENABLE_POLARITY), line:65:32, endln:65:56
                |vpiParent:
                \_operation: , line:65:16, endln:65:56
                |vpiName:HW_WRITE_ENABLE_POLARITY
                |vpiFullName:work@rggen_bit_field.get_hw_update.HW_WRITE_ENABLE_POLARITY
            |vpiOperand:
            \_operation: , line:65:62, endln:65:71
              |vpiParent:
              \_operation: , line:65:15, endln:65:72
              |vpiOpType:15
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_hw_update.set), line:65:62, endln:65:65
                |vpiParent:
                \_operation: , line:65:62, endln:65:71
                |vpiName:set
                |vpiFullName:work@rggen_bit_field.get_hw_update.set
                |vpiActual:
                \_io_decl: (set), line:61:33, endln:61:36
              |vpiOperand:
              \_constant: , line:65:69, endln:65:71
                |vpiParent:
                \_operation: , line:65:62, endln:65:71
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
          |vpiOperand:
          \_operation: , line:65:77, endln:65:88
            |vpiParent:
            \_operation: , line:65:15, endln:65:89
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_hw_update.clear), line:65:77, endln:65:82
              |vpiParent:
              \_operation: , line:65:77, endln:65:88
              |vpiName:clear
              |vpiFullName:work@rggen_bit_field.get_hw_update.clear
              |vpiActual:
              \_io_decl: (clear), line:62:33, endln:62:38
            |vpiOperand:
            \_constant: , line:65:86, endln:65:88
              |vpiParent:
              \_operation: , line:65:77, endln:65:88
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@rggen_bit_field.get_hw_update.update), line:65:5, endln:65:11
          |vpiParent:
          \_assignment: , line:65:5, endln:65:89
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_hw_update.update
          |vpiActual:
          \_logic_var: (work@rggen_bit_field.get_hw_update.update), line:64:11, endln:64:17
      |vpiStmt:
      \_return_stmt: , line:66:5, endln:66:11
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_update), line:65:5, endln:65:90
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_hw_update.update), line:66:12, endln:66:18
          |vpiParent:
          \_return_stmt: , line:66:5, endln:66:11
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_hw_update.update
          |vpiActual:
          \_logic_var: (work@rggen_bit_field.get_hw_update.update), line:64:11, endln:64:17
    |vpiInstance:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:get_next_value
    |vpiFullName:work@rggen_bit_field.get_next_value
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_next_value), line:81:5, endln:102:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.value)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
        |vpiFullName:work@rggen_bit_field.get_next_value.value
        |vpiActual:
        \_logic_typespec: , line:79:5, endln:79:22
      |vpiName:value
      |vpiFullName:work@rggen_bit_field.get_next_value.value
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field.get_next_value), line:69:22, endln:69:39
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_next_value)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_next_value), line:69:22, endln:69:39
        |vpiFullName:work@rggen_bit_field.get_next_value
        |vpiActual:
        \_logic_typespec: , line:69:22, endln:69:39
      |vpiFullName:work@rggen_bit_field.get_next_value
    |vpiIODecl:
    \_io_decl: (current_value), line:70:33, endln:70:46
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:current_value
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.current_value)
        |vpiParent:
        \_io_decl: (current_value), line:70:33, endln:70:46
        |vpiFullName:work@rggen_bit_field.get_next_value.current_value
        |vpiActual:
        \_logic_typespec: , line:70:5, endln:70:10
    |vpiIODecl:
    \_io_decl: (sw_update), line:71:33, endln:71:42
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:sw_update
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.sw_update)
        |vpiParent:
        \_io_decl: (sw_update), line:71:33, endln:71:42
        |vpiFullName:work@rggen_bit_field.get_next_value.sw_update
        |vpiActual:
        \_logic_typespec: , line:71:5, endln:71:10
    |vpiIODecl:
    \_io_decl: (sw_write_mask), line:72:33, endln:72:46
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:sw_write_mask
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.sw_write_mask)
        |vpiParent:
        \_io_decl: (sw_write_mask), line:72:33, endln:72:46
        |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_mask
        |vpiActual:
        \_logic_typespec: , line:72:5, endln:72:10
    |vpiIODecl:
    \_io_decl: (sw_write_data), line:73:33, endln:73:46
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:sw_write_data
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.sw_write_data)
        |vpiParent:
        \_io_decl: (sw_write_data), line:73:33, endln:73:46
        |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_data
        |vpiActual:
        \_logic_typespec: , line:73:5, endln:73:10
    |vpiIODecl:
    \_io_decl: (hw_write_enable), line:74:33, endln:74:48
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:hw_write_enable
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.hw_write_enable)
        |vpiParent:
        \_io_decl: (hw_write_enable), line:74:33, endln:74:48
        |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_enable
        |vpiActual:
        \_logic_typespec: , line:74:5, endln:74:10
    |vpiIODecl:
    \_io_decl: (hw_write_data), line:75:33, endln:75:46
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:hw_write_data
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.hw_write_data)
        |vpiParent:
        \_io_decl: (hw_write_data), line:75:33, endln:75:46
        |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_data
        |vpiActual:
        \_logic_typespec: , line:75:5, endln:75:10
    |vpiIODecl:
    \_io_decl: (hw_set), line:76:33, endln:76:39
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:hw_set
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.hw_set)
        |vpiParent:
        \_io_decl: (hw_set), line:76:33, endln:76:39
        |vpiFullName:work@rggen_bit_field.get_next_value.hw_set
        |vpiActual:
        \_logic_typespec: , line:76:5, endln:76:10
    |vpiIODecl:
    \_io_decl: (hw_clear), line:77:33, endln:77:41
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiDirection:1
      |vpiName:hw_clear
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_next_value.hw_clear)
        |vpiParent:
        \_io_decl: (hw_clear), line:77:33, endln:77:41
        |vpiFullName:work@rggen_bit_field.get_next_value.hw_clear
        |vpiActual:
        \_logic_typespec: , line:77:5, endln:77:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field.get_next_value), line:81:5, endln:102:8
      |vpiParent:
      \_function: (work@rggen_bit_field.get_next_value), line:69:3, endln:105:14
      |vpiFullName:work@rggen_bit_field.get_next_value
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
      |vpiStmt:
      \_if_else: , line:81:5, endln:102:8
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_next_value), line:81:5, endln:102:8
        |vpiCondition:
        \_operation: , line:81:9, endln:81:45
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_next_value), line:81:5, endln:102:8
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_next_value.PRECEDENCE_ACCESS), line:81:9, endln:81:26
            |vpiParent:
            \_operation: , line:81:9, endln:81:45
            |vpiName:PRECEDENCE_ACCESS
            |vpiFullName:work@rggen_bit_field.get_next_value.PRECEDENCE_ACCESS
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_next_value.RGGEN_SW_ACCESS), line:81:30, endln:81:45
            |vpiParent:
            \_operation: , line:81:9, endln:81:45
            |vpiName:RGGEN_SW_ACCESS
            |vpiFullName:work@rggen_bit_field.get_next_value.RGGEN_SW_ACCESS
            |vpiActual:
            \_enum_const: (RGGEN_SW_ACCESS), line:19:5, endln:19:20
        |vpiStmt:
        \_begin: (work@rggen_bit_field.get_next_value), line:81:47, endln:91:8
          |vpiParent:
          \_if_else: , line:81:5, endln:102:8
          |vpiFullName:work@rggen_bit_field.get_next_value
          |vpiStmt:
          \_assignment: , line:82:7, endln:86:10
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_next_value), line:81:47, endln:91:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (get_hw_next_value), line:83:9, endln:86:10
              |vpiParent:
              \_assignment: , line:82:7, endln:86:10
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.current_value), line:84:11, endln:84:24
                |vpiParent:
                \_func_call: (get_hw_next_value), line:83:9, endln:86:10
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:70:33, endln:70:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_write_enable), line:84:26, endln:84:41
                |vpiParent:
                \_func_call: (get_hw_next_value), line:83:9, endln:86:10
                |vpiName:hw_write_enable
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_enable
                |vpiActual:
                \_io_decl: (hw_write_enable), line:74:33, endln:74:48
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_write_data), line:84:43, endln:84:56
                |vpiParent:
                \_func_call: (get_hw_next_value), line:83:9, endln:86:10
                |vpiName:hw_write_data
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_data
                |vpiActual:
                \_io_decl: (hw_write_data), line:75:33, endln:75:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_set), line:85:11, endln:85:17
                |vpiParent:
                \_func_call: (get_hw_next_value), line:83:9, endln:86:10
                |vpiName:hw_set
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_set
                |vpiActual:
                \_io_decl: (hw_set), line:76:33, endln:76:39
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_clear), line:85:19, endln:85:27
                |vpiParent:
                \_func_call: (get_hw_next_value), line:83:9, endln:86:10
                |vpiName:hw_clear
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_clear
                |vpiActual:
                \_io_decl: (hw_clear), line:77:33, endln:77:41
              |vpiName:get_hw_next_value
              |vpiFunction:
              \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:82:7, endln:82:12
              |vpiParent:
              \_assignment: , line:82:7, endln:86:10
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
          |vpiStmt:
          \_assignment: , line:87:7, endln:90:10
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_next_value), line:81:47, endln:91:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (get_sw_next_value), line:88:9, endln:90:10
              |vpiParent:
              \_assignment: , line:87:7, endln:90:10
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:89:11, endln:89:16
                |vpiParent:
                \_func_call: (get_sw_next_value), line:88:9, endln:90:10
                |vpiName:value
                |vpiFullName:work@rggen_bit_field.get_next_value.value
                |vpiActual:
                \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_update), line:89:18, endln:89:27
                |vpiParent:
                \_func_call: (get_sw_next_value), line:88:9, endln:90:10
                |vpiName:sw_update
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_update
                |vpiActual:
                \_io_decl: (sw_update), line:71:33, endln:71:42
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_write_mask), line:89:29, endln:89:42
                |vpiParent:
                \_func_call: (get_sw_next_value), line:88:9, endln:90:10
                |vpiName:sw_write_mask
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_mask
                |vpiActual:
                \_io_decl: (sw_write_mask), line:72:33, endln:72:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_write_data), line:89:44, endln:89:57
                |vpiParent:
                \_func_call: (get_sw_next_value), line:88:9, endln:90:10
                |vpiName:sw_write_data
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_data
                |vpiActual:
                \_io_decl: (sw_write_data), line:73:33, endln:73:46
              |vpiName:get_sw_next_value
              |vpiFunction:
              \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:87:7, endln:87:12
              |vpiParent:
              \_assignment: , line:87:7, endln:90:10
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
        |vpiElseStmt:
        \_begin: (work@rggen_bit_field.get_next_value), line:92:10, endln:102:8
          |vpiParent:
          \_if_else: , line:81:5, endln:102:8
          |vpiFullName:work@rggen_bit_field.get_next_value
          |vpiStmt:
          \_assignment: , line:93:7, endln:96:10
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_next_value), line:92:10, endln:102:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (get_sw_next_value), line:94:9, endln:96:10
              |vpiParent:
              \_assignment: , line:93:7, endln:96:10
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.current_value), line:95:11, endln:95:24
                |vpiParent:
                \_func_call: (get_sw_next_value), line:94:9, endln:96:10
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:70:33, endln:70:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_update), line:95:26, endln:95:35
                |vpiParent:
                \_func_call: (get_sw_next_value), line:94:9, endln:96:10
                |vpiName:sw_update
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_update
                |vpiActual:
                \_io_decl: (sw_update), line:71:33, endln:71:42
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_write_mask), line:95:37, endln:95:50
                |vpiParent:
                \_func_call: (get_sw_next_value), line:94:9, endln:96:10
                |vpiName:sw_write_mask
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_mask
                |vpiActual:
                \_io_decl: (sw_write_mask), line:72:33, endln:72:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.sw_write_data), line:95:52, endln:95:65
                |vpiParent:
                \_func_call: (get_sw_next_value), line:94:9, endln:96:10
                |vpiName:sw_write_data
                |vpiFullName:work@rggen_bit_field.get_next_value.sw_write_data
                |vpiActual:
                \_io_decl: (sw_write_data), line:73:33, endln:73:46
              |vpiName:get_sw_next_value
              |vpiFunction:
              \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:93:7, endln:93:12
              |vpiParent:
              \_assignment: , line:93:7, endln:96:10
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
          |vpiStmt:
          \_assignment: , line:97:7, endln:101:10
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_next_value), line:92:10, endln:102:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_func_call: (get_hw_next_value), line:98:9, endln:101:10
              |vpiParent:
              \_assignment: , line:97:7, endln:101:10
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:99:11, endln:99:16
                |vpiParent:
                \_func_call: (get_hw_next_value), line:98:9, endln:101:10
                |vpiName:value
                |vpiFullName:work@rggen_bit_field.get_next_value.value
                |vpiActual:
                \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_write_enable), line:99:18, endln:99:33
                |vpiParent:
                \_func_call: (get_hw_next_value), line:98:9, endln:101:10
                |vpiName:hw_write_enable
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_enable
                |vpiActual:
                \_io_decl: (hw_write_enable), line:74:33, endln:74:48
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_write_data), line:99:35, endln:99:48
                |vpiParent:
                \_func_call: (get_hw_next_value), line:98:9, endln:101:10
                |vpiName:hw_write_data
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_write_data
                |vpiActual:
                \_io_decl: (hw_write_data), line:75:33, endln:75:46
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_set), line:100:11, endln:100:17
                |vpiParent:
                \_func_call: (get_hw_next_value), line:98:9, endln:101:10
                |vpiName:hw_set
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_set
                |vpiActual:
                \_io_decl: (hw_set), line:76:33, endln:76:39
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.get_next_value.hw_clear), line:100:19, endln:100:27
                |vpiParent:
                \_func_call: (get_hw_next_value), line:98:9, endln:101:10
                |vpiName:hw_clear
                |vpiFullName:work@rggen_bit_field.get_next_value.hw_clear
                |vpiActual:
                \_io_decl: (hw_clear), line:77:33, endln:77:41
              |vpiName:get_hw_next_value
              |vpiFunction:
              \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:97:7, endln:97:12
              |vpiParent:
              \_assignment: , line:97:7, endln:101:10
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
      |vpiStmt:
      \_return_stmt: , line:104:5, endln:104:11
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_next_value), line:81:5, endln:102:8
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_next_value.value), line:104:12, endln:104:17
          |vpiParent:
          \_return_stmt: , line:104:5, endln:104:11
          |vpiName:value
          |vpiFullName:work@rggen_bit_field.get_next_value.value
          |vpiActual:
          \_logic_var: (work@rggen_bit_field.get_next_value.value), line:79:23, endln:79:28
    |vpiInstance:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:get_sw_next_value
    |vpiFullName:work@rggen_bit_field.get_sw_next_value
    |vpiVariables:
    \_array_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.value)
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
        |vpiActual:
        \_array_typespec: , line:113:23, endln:113:30
      |vpiName:value
      |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
      |vpiArrayType:1
      |vpiReg:
      \_logic_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
        |vpiTypespec:
        \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.value)
          |vpiParent:
          \_logic_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
          |vpiActual:
          \_logic_typespec: , line:113:5, endln:113:22
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
    |vpiVariables:
    \_array_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.masked_data)
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
        |vpiActual:
        \_array_typespec: , line:114:23, endln:114:36
      |vpiName:masked_data
      |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
      |vpiArrayType:1
      |vpiReg:
      \_logic_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
        |vpiTypespec:
        \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.masked_data)
          |vpiParent:
          \_logic_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
          |vpiActual:
          \_logic_typespec: , line:114:5, endln:114:22
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field.get_sw_next_value), line:107:22, endln:107:39
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_sw_next_value), line:107:22, endln:107:39
        |vpiFullName:work@rggen_bit_field.get_sw_next_value
        |vpiActual:
        \_logic_typespec: , line:107:22, endln:107:39
      |vpiFullName:work@rggen_bit_field.get_sw_next_value
    |vpiIODecl:
    \_io_decl: (current_value), line:108:23, endln:108:36
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiDirection:1
      |vpiName:current_value
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.current_value)
        |vpiParent:
        \_io_decl: (current_value), line:108:23, endln:108:36
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
        |vpiActual:
        \_logic_typespec: , line:108:5, endln:108:10
    |vpiIODecl:
    \_io_decl: (update), line:109:23, endln:109:29
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiDirection:1
      |vpiName:update
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.update)
        |vpiParent:
        \_io_decl: (update), line:109:23, endln:109:29
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.update
        |vpiActual:
        \_logic_typespec: , line:109:5, endln:109:10
    |vpiIODecl:
    \_io_decl: (write_mask), line:110:23, endln:110:33
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiDirection:1
      |vpiName:write_mask
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.write_mask)
        |vpiParent:
        \_io_decl: (write_mask), line:110:23, endln:110:33
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_mask
        |vpiActual:
        \_logic_typespec: , line:110:5, endln:110:10
    |vpiIODecl:
    \_io_decl: (write_data), line:111:23, endln:111:33
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiDirection:1
      |vpiName:write_data
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_sw_next_value.write_data)
        |vpiParent:
        \_io_decl: (write_data), line:111:23, endln:111:33
        |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_data
        |vpiActual:
        \_logic_typespec: , line:111:5, endln:111:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
      |vpiParent:
      \_function: (work@rggen_bit_field.get_sw_next_value), line:107:3, endln:142:14
      |vpiFullName:work@rggen_bit_field.get_sw_next_value
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
      |vpiVariables:
      \_array_var: (work@rggen_bit_field.get_sw_next_value.value), line:113:23, endln:113:28
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
      |vpiVariables:
      \_array_var: (work@rggen_bit_field.get_sw_next_value.masked_data), line:114:23, endln:114:34
      |vpiStmt:
      \_case_stmt: , line:116:5, endln:120:12
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_sw_next_value.SW_READ_ACTION), line:116:11, endln:116:25
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
          |vpiName:SW_READ_ACTION
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.SW_READ_ACTION
        |vpiCaseItem:
        \_case_item: , line:117:7, endln:117:40
          |vpiParent:
          \_case_stmt: , line:116:5, endln:120:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_READ_CLEAR), line:117:7, endln:117:23
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_READ_CLEAR
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_READ_CLEAR
            |vpiActual:
            \_enum_const: (RGGEN_READ_CLEAR), line:31:5, endln:31:21
          |vpiStmt:
          \_assignment: , line:117:25, endln:117:39
            |vpiParent:
            \_case_item: , line:117:7, endln:117:40
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:117:37, endln:117:39
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:117:25, endln:117:33
              |vpiParent:
              \_assignment: , line:117:25, endln:117:39
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:117:31, endln:117:32
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:117:25, endln:117:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:118:7, endln:118:40
          |vpiParent:
          \_case_stmt: , line:116:5, endln:120:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_READ_SET), line:118:7, endln:118:21
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_READ_SET
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_READ_SET
            |vpiActual:
            \_enum_const: (RGGEN_READ_SET), line:32:5, endln:32:19
          |vpiStmt:
          \_assignment: , line:118:25, endln:118:39
            |vpiParent:
            \_case_item: , line:118:7, endln:118:40
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:118:37, endln:118:39
              |vpiDecompile:'1
              |vpiSize:-1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:118:25, endln:118:33
              |vpiParent:
              \_assignment: , line:118:25, endln:118:39
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:118:31, endln:118:32
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:118:25, endln:118:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:119:7, endln:119:51
          |vpiParent:
          \_case_stmt: , line:116:5, endln:120:12
          |vpiStmt:
          \_assignment: , line:119:25, endln:119:50
            |vpiParent:
            \_case_item: , line:119:7, endln:119:51
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:119:37, endln:119:50
              |vpiParent:
              \_assignment: , line:119:25, endln:119:50
              |vpiName:current_value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
              |vpiActual:
              \_io_decl: (current_value), line:108:23, endln:108:36
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:119:25, endln:119:33
              |vpiParent:
              \_assignment: , line:119:25, endln:119:50
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:119:31, endln:119:32
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:119:25, endln:119:33
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:122:5, endln:122:49
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:122:23, endln:122:49
          |vpiParent:
          \_assignment: , line:122:5, endln:122:49
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.write_mask), line:122:23, endln:122:33
            |vpiParent:
            \_operation: , line:122:23, endln:122:49
            |vpiName:write_mask
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_mask
            |vpiActual:
            \_io_decl: (write_mask), line:110:23, endln:110:33
          |vpiOperand:
          \_operation: , line:122:37, endln:122:48
            |vpiParent:
            \_operation: , line:122:23, endln:122:49
            |vpiOpType:4
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_sw_next_value.write_data), line:122:38, endln:122:48
              |vpiParent:
              \_operation: , line:122:37, endln:122:48
              |vpiName:write_data
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_data
              |vpiActual:
              \_io_decl: (write_data), line:111:23, endln:111:33
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:122:5, endln:122:19
          |vpiParent:
          \_assignment: , line:122:5, endln:122:49
          |vpiName:masked_data
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
          |vpiIndex:
          \_constant: , line:122:17, endln:122:18
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:122:5, endln:122:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
      |vpiStmt:
      \_assignment: , line:123:5, endln:123:49
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:123:23, endln:123:49
          |vpiParent:
          \_assignment: , line:123:5, endln:123:49
          |vpiOpType:28
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.write_mask), line:123:23, endln:123:33
            |vpiParent:
            \_operation: , line:123:23, endln:123:49
            |vpiName:write_mask
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_mask
            |vpiActual:
            \_io_decl: (write_mask), line:110:23, endln:110:33
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.write_data), line:123:38, endln:123:48
            |vpiParent:
            \_operation: , line:123:23, endln:123:49
            |vpiName:write_data
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_data
            |vpiActual:
            \_io_decl: (write_data), line:111:23, endln:111:33
        |vpiLhs:
        \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:123:5, endln:123:19
          |vpiParent:
          \_assignment: , line:123:5, endln:123:49
          |vpiName:masked_data
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
          |vpiIndex:
          \_constant: , line:123:17, endln:123:18
            |vpiParent:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:123:5, endln:123:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
      |vpiStmt:
      \_case_stmt: , line:124:5, endln:135:12
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_sw_next_value.SW_WRITE_ACTION), line:124:11, endln:124:26
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
          |vpiName:SW_WRITE_ACTION
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.SW_WRITE_ACTION
        |vpiCaseItem:
        \_case_item: , line:125:7, endln:125:90
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_DEFAULT), line:125:7, endln:125:26
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_DEFAULT
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_DEFAULT
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_DEFAULT), line:34:5, endln:34:24
          |vpiStmt:
          \_assignment: , line:125:29, endln:125:89
            |vpiParent:
            \_case_item: , line:125:7, endln:125:90
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:125:41, endln:125:89
              |vpiParent:
              \_assignment: , line:125:29, endln:125:89
              |vpiOpType:29
              |vpiOperand:
              \_operation: , line:125:42, endln:125:71
                |vpiParent:
                \_operation: , line:125:41, endln:125:89
                |vpiOpType:28
                |vpiOperand:
                \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:125:42, endln:125:55
                  |vpiParent:
                  \_operation: , line:125:42, endln:125:71
                  |vpiName:current_value
                  |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                  |vpiActual:
                  \_io_decl: (current_value), line:108:23, endln:108:36
                |vpiOperand:
                \_operation: , line:125:59, endln:125:70
                  |vpiParent:
                  \_operation: , line:125:42, endln:125:71
                  |vpiOpType:4
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.get_sw_next_value.write_mask), line:125:60, endln:125:70
                    |vpiParent:
                    \_operation: , line:125:59, endln:125:70
                    |vpiName:write_mask
                    |vpiFullName:work@rggen_bit_field.get_sw_next_value.write_mask
                    |vpiActual:
                    \_io_decl: (write_mask), line:110:23, endln:110:33
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:125:87, endln:125:88
                |vpiParent:
                \_operation: , line:125:41, endln:125:89
                |vpiName:masked_data
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                |vpiIndex:
                \_constant: , line:125:87, endln:125:88
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:125:87, endln:125:88
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:125:29, endln:125:37
              |vpiParent:
              \_assignment: , line:125:29, endln:125:89
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:125:35, endln:125:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:125:29, endln:125:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:126:7, endln:126:75
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_CLEAR), line:126:7, endln:126:26
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_0_CLEAR
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_CLEAR
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_0_CLEAR), line:35:5, endln:35:24
          |vpiStmt:
          \_assignment: , line:126:29, endln:126:74
            |vpiParent:
            \_case_item: , line:126:7, endln:126:75
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:126:41, endln:126:74
              |vpiParent:
              \_assignment: , line:126:29, endln:126:74
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:126:41, endln:126:54
                |vpiParent:
                \_operation: , line:126:41, endln:126:74
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_operation: , line:126:58, endln:126:73
                |vpiParent:
                \_operation: , line:126:41, endln:126:74
                |vpiOpType:4
                |vpiOperand:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:126:71, endln:126:72
                  |vpiParent:
                  \_operation: , line:126:58, endln:126:73
                  |vpiName:masked_data
                  |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                  |vpiIndex:
                  \_constant: , line:126:71, endln:126:72
                    |vpiParent:
                    \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:126:71, endln:126:72
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:126:29, endln:126:37
              |vpiParent:
              \_assignment: , line:126:29, endln:126:74
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:126:35, endln:126:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:126:29, endln:126:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:127:7, endln:127:75
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_CLEAR), line:127:7, endln:127:26
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_1_CLEAR
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_CLEAR
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_1_CLEAR), line:36:5, endln:36:24
          |vpiStmt:
          \_assignment: , line:127:29, endln:127:74
            |vpiParent:
            \_case_item: , line:127:7, endln:127:75
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:127:41, endln:127:74
              |vpiParent:
              \_assignment: , line:127:29, endln:127:74
              |vpiOpType:28
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:127:41, endln:127:54
                |vpiParent:
                \_operation: , line:127:41, endln:127:74
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_operation: , line:127:58, endln:127:73
                |vpiParent:
                \_operation: , line:127:41, endln:127:74
                |vpiOpType:4
                |vpiOperand:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:127:71, endln:127:72
                  |vpiParent:
                  \_operation: , line:127:58, endln:127:73
                  |vpiName:masked_data
                  |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                  |vpiIndex:
                  \_constant: , line:127:71, endln:127:72
                    |vpiParent:
                    \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:127:71, endln:127:72
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:127:29, endln:127:37
              |vpiParent:
              \_assignment: , line:127:29, endln:127:74
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:127:35, endln:127:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:127:29, endln:127:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:128:7, endln:128:44
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_CLEAR), line:128:7, endln:128:24
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_CLEAR
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_CLEAR
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_CLEAR), line:37:5, endln:37:22
          |vpiStmt:
          \_assignment: , line:128:29, endln:128:43
            |vpiParent:
            \_case_item: , line:128:7, endln:128:44
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:128:41, endln:128:43
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:128:29, endln:128:37
              |vpiParent:
              \_assignment: , line:128:29, endln:128:43
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:128:35, endln:128:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:128:29, endln:128:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:129:7, endln:129:72
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_SET), line:129:7, endln:129:24
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_0_SET
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_SET
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_0_SET), line:38:5, endln:38:22
          |vpiStmt:
          \_assignment: , line:129:29, endln:129:71
            |vpiParent:
            \_case_item: , line:129:7, endln:129:72
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:129:41, endln:129:71
              |vpiParent:
              \_assignment: , line:129:29, endln:129:71
              |vpiOpType:29
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:129:41, endln:129:54
                |vpiParent:
                \_operation: , line:129:41, endln:129:71
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:129:69, endln:129:70
                |vpiParent:
                \_operation: , line:129:41, endln:129:71
                |vpiName:masked_data
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                |vpiIndex:
                \_constant: , line:129:69, endln:129:70
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:129:69, endln:129:70
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:129:29, endln:129:37
              |vpiParent:
              \_assignment: , line:129:29, endln:129:71
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:129:35, endln:129:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:129:29, endln:129:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:130:7, endln:130:72
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_SET), line:130:7, endln:130:24
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_1_SET
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_SET
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_1_SET), line:39:5, endln:39:22
          |vpiStmt:
          \_assignment: , line:130:29, endln:130:71
            |vpiParent:
            \_case_item: , line:130:7, endln:130:72
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:130:41, endln:130:71
              |vpiParent:
              \_assignment: , line:130:29, endln:130:71
              |vpiOpType:29
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:130:41, endln:130:54
                |vpiParent:
                \_operation: , line:130:41, endln:130:71
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:130:69, endln:130:70
                |vpiParent:
                \_operation: , line:130:41, endln:130:71
                |vpiName:masked_data
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                |vpiIndex:
                \_constant: , line:130:69, endln:130:70
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:130:69, endln:130:70
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:130:29, endln:130:37
              |vpiParent:
              \_assignment: , line:130:29, endln:130:71
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:130:35, endln:130:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:130:29, endln:130:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:131:7, endln:131:44
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_SET), line:131:7, endln:131:22
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_SET
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_SET
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_SET), line:40:5, endln:40:20
          |vpiStmt:
          \_assignment: , line:131:29, endln:131:43
            |vpiParent:
            \_case_item: , line:131:7, endln:131:44
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:131:41, endln:131:43
              |vpiDecompile:'1
              |vpiSize:-1
              |BIN:1
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:131:29, endln:131:37
              |vpiParent:
              \_assignment: , line:131:29, endln:131:43
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:131:35, endln:131:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:131:29, endln:131:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:132:7, endln:132:72
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_TOGGLE), line:132:7, endln:132:27
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_0_TOGGLE
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_0_TOGGLE
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_0_TOGGLE), line:41:5, endln:41:25
          |vpiStmt:
          \_assignment: , line:132:29, endln:132:71
            |vpiParent:
            \_case_item: , line:132:7, endln:132:72
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:132:41, endln:132:71
              |vpiParent:
              \_assignment: , line:132:29, endln:132:71
              |vpiOpType:30
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:132:41, endln:132:54
                |vpiParent:
                \_operation: , line:132:41, endln:132:71
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:132:69, endln:132:70
                |vpiParent:
                \_operation: , line:132:41, endln:132:71
                |vpiName:masked_data
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                |vpiIndex:
                \_constant: , line:132:69, endln:132:70
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:132:69, endln:132:70
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:132:29, endln:132:37
              |vpiParent:
              \_assignment: , line:132:29, endln:132:71
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:132:35, endln:132:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:132:29, endln:132:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:133:7, endln:133:72
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiExpr:
          \_ref_obj: (work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_TOGGLE), line:133:7, endln:133:27
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
            |vpiName:RGGEN_WRITE_1_TOGGLE
            |vpiFullName:work@rggen_bit_field.get_sw_next_value.RGGEN_WRITE_1_TOGGLE
            |vpiActual:
            \_enum_const: (RGGEN_WRITE_1_TOGGLE), line:42:5, endln:42:25
          |vpiStmt:
          \_assignment: , line:133:29, endln:133:71
            |vpiParent:
            \_case_item: , line:133:7, endln:133:72
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:133:41, endln:133:71
              |vpiParent:
              \_assignment: , line:133:29, endln:133:71
              |vpiOpType:30
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:133:41, endln:133:54
                |vpiParent:
                \_operation: , line:133:41, endln:133:71
                |vpiName:current_value
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
                |vpiActual:
                \_io_decl: (current_value), line:108:23, endln:108:36
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:133:69, endln:133:70
                |vpiParent:
                \_operation: , line:133:41, endln:133:71
                |vpiName:masked_data
                |vpiFullName:work@rggen_bit_field.get_sw_next_value.masked_data
                |vpiIndex:
                \_constant: , line:133:69, endln:133:70
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_sw_next_value.masked_data), line:133:69, endln:133:70
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:133:29, endln:133:37
              |vpiParent:
              \_assignment: , line:133:29, endln:133:71
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:133:35, endln:133:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:133:29, endln:133:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:134:7, endln:134:55
          |vpiParent:
          \_case_stmt: , line:124:5, endln:135:12
          |vpiStmt:
          \_assignment: , line:134:29, endln:134:54
            |vpiParent:
            \_case_item: , line:134:7, endln:134:55
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:134:41, endln:134:54
              |vpiParent:
              \_assignment: , line:134:29, endln:134:54
              |vpiName:current_value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
              |vpiActual:
              \_io_decl: (current_value), line:108:23, endln:108:36
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:134:29, endln:134:37
              |vpiParent:
              \_assignment: , line:134:29, endln:134:54
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:134:35, endln:134:36
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:134:29, endln:134:37
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
      |vpiStmt:
      \_case_stmt: , line:137:5, endln:141:12
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
        |vpiCaseType:1
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.get_sw_next_value.update), line:137:11, endln:137:17
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_sw_next_value), line:114:5, endln:114:38
          |vpiName:update
          |vpiFullName:work@rggen_bit_field.get_sw_next_value.update
          |vpiActual:
          \_io_decl: (update), line:109:23, endln:109:29
        |vpiCaseItem:
        \_case_item: , line:138:7, endln:138:33
          |vpiParent:
          \_case_stmt: , line:137:5, endln:141:12
          |vpiExpr:
          \_constant: , line:138:7, endln:138:12
            |vpiParent:
            \_case_item: , line:138:7, endln:138:33
            |vpiDecompile:2'b01
            |vpiSize:2
            |BIN:01
            |vpiConstType:3
          |vpiStmt:
          \_return_stmt: , line:138:17, endln:138:23
            |vpiParent:
            \_case_item: , line:138:7, endln:138:33
            |vpiCondition:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:138:30, endln:138:31
              |vpiParent:
              \_return_stmt: , line:138:17, endln:138:23
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:138:30, endln:138:31
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:138:30, endln:138:31
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:139:7, endln:139:33
          |vpiParent:
          \_case_stmt: , line:137:5, endln:141:12
          |vpiExpr:
          \_constant: , line:139:7, endln:139:12
            |vpiParent:
            \_case_item: , line:139:7, endln:139:33
            |vpiDecompile:2'b10
            |vpiSize:2
            |BIN:10
            |vpiConstType:3
          |vpiStmt:
          \_return_stmt: , line:139:17, endln:139:23
            |vpiParent:
            \_case_item: , line:139:7, endln:139:33
            |vpiCondition:
            \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:139:30, endln:139:31
              |vpiParent:
              \_return_stmt: , line:139:17, endln:139:23
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.value
              |vpiIndex:
              \_constant: , line:139:30, endln:139:31
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_sw_next_value.value), line:139:30, endln:139:31
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
        |vpiCaseItem:
        \_case_item: , line:140:7, endln:140:38
          |vpiParent:
          \_case_stmt: , line:137:5, endln:141:12
          |vpiStmt:
          \_return_stmt: , line:140:17, endln:140:23
            |vpiParent:
            \_case_item: , line:140:7, endln:140:38
            |vpiCondition:
            \_ref_obj: (work@rggen_bit_field.get_sw_next_value.current_value), line:140:24, endln:140:37
              |vpiParent:
              \_return_stmt: , line:140:17, endln:140:23
              |vpiName:current_value
              |vpiFullName:work@rggen_bit_field.get_sw_next_value.current_value
              |vpiActual:
              \_io_decl: (current_value), line:108:23, endln:108:36
    |vpiInstance:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:get_hw_next_value
    |vpiFullName:work@rggen_bit_field.get_hw_next_value
    |vpiVariables:
    \_array_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.set_clear)
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
        |vpiActual:
        \_array_typespec: , line:151:23, endln:151:34
      |vpiName:set_clear
      |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
      |vpiArrayType:1
      |vpiReg:
      \_logic_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
        |vpiParent:
        \_array_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
        |vpiTypespec:
        \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.set_clear)
          |vpiParent:
          \_logic_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
          |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
          |vpiActual:
          \_logic_typespec: , line:151:5, endln:151:22
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
    |vpiVariables:
    \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
      |vpiParent:
      \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.value)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.value
        |vpiActual:
        \_logic_typespec: , line:152:5, endln:152:22
      |vpiName:value
      |vpiFullName:work@rggen_bit_field.get_hw_next_value.value
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field.get_hw_next_value), line:144:22, endln:144:39
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field.get_hw_next_value), line:144:22, endln:144:39
        |vpiFullName:work@rggen_bit_field.get_hw_next_value
        |vpiActual:
        \_logic_typespec: , line:144:22, endln:144:39
      |vpiFullName:work@rggen_bit_field.get_hw_next_value
    |vpiIODecl:
    \_io_decl: (current_value), line:145:33, endln:145:46
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiDirection:1
      |vpiName:current_value
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.current_value)
        |vpiParent:
        \_io_decl: (current_value), line:145:33, endln:145:46
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.current_value
        |vpiActual:
        \_logic_typespec: , line:145:5, endln:145:10
    |vpiIODecl:
    \_io_decl: (write_enable), line:146:33, endln:146:45
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiDirection:1
      |vpiName:write_enable
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.write_enable)
        |vpiParent:
        \_io_decl: (write_enable), line:146:33, endln:146:45
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.write_enable
        |vpiActual:
        \_logic_typespec: , line:146:5, endln:146:10
    |vpiIODecl:
    \_io_decl: (write_data), line:147:33, endln:147:43
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiDirection:1
      |vpiName:write_data
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.write_data)
        |vpiParent:
        \_io_decl: (write_data), line:147:33, endln:147:43
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.write_data
        |vpiActual:
        \_logic_typespec: , line:147:5, endln:147:10
    |vpiIODecl:
    \_io_decl: (set), line:148:33, endln:148:36
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiDirection:1
      |vpiName:set
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.set)
        |vpiParent:
        \_io_decl: (set), line:148:33, endln:148:36
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.set
        |vpiActual:
        \_logic_typespec: , line:148:5, endln:148:10
    |vpiIODecl:
    \_io_decl: (clear), line:149:33, endln:149:38
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiDirection:1
      |vpiName:clear
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field.get_hw_next_value.clear)
        |vpiParent:
        \_io_decl: (clear), line:149:33, endln:149:38
        |vpiFullName:work@rggen_bit_field.get_hw_next_value.clear
        |vpiActual:
        \_logic_typespec: , line:149:5, endln:149:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
      |vpiParent:
      \_function: (work@rggen_bit_field.get_hw_next_value), line:144:3, endln:176:14
      |vpiFullName:work@rggen_bit_field.get_hw_next_value
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
      |vpiVariables:
      \_array_var: (work@rggen_bit_field.get_hw_next_value.set_clear), line:151:23, endln:151:32
      |vpiVariables:
      \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
      |vpiStmt:
      \_if_else: , line:154:5, endln:159:8
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
        |vpiCondition:
        \_operation: , line:154:9, endln:154:30
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.HW_SET_WIDTH), line:154:9, endln:154:21
            |vpiParent:
            \_operation: , line:154:9, endln:154:30
            |vpiName:HW_SET_WIDTH
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.HW_SET_WIDTH
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.WIDTH), line:154:25, endln:154:30
            |vpiParent:
            \_operation: , line:154:9, endln:154:30
            |vpiName:WIDTH
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.WIDTH
        |vpiStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:154:32, endln:156:8
          |vpiParent:
          \_if_else: , line:154:5, endln:159:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:155:7, endln:155:44
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:154:32, endln:156:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.set), line:155:41, endln:155:44
              |vpiParent:
              \_assignment: , line:155:7, endln:155:44
              |vpiName:set
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.set
              |vpiActual:
              \_io_decl: (set), line:148:33, endln:148:36
            |vpiLhs:
            \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:155:7, endln:155:37
              |vpiParent:
              \_assignment: , line:155:7, endln:155:44
              |vpiName:set_clear
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
              |vpiIndex:
              \_constant: , line:155:17, endln:155:18
                |vpiParent:
                \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:155:7, endln:155:37
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiIndex:
              \_part_select: set_clear (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear), line:155:20, endln:155:36
                |vpiParent:
                \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:155:7, endln:155:37
                |vpiName:set_clear
                |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear.set_clear
                |vpiDefName:set_clear
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:155:20, endln:155:34
                  |vpiParent:
                  \_part_select: set_clear (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear), line:155:20, endln:155:36
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear.HW_SET_WIDTH), line:155:20, endln:155:32
                    |vpiParent:
                    \_operation: , line:155:20, endln:155:34
                    |vpiName:HW_SET_WIDTH
                    |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear.set_clear.HW_SET_WIDTH
                  |vpiOperand:
                  \_constant: , line:155:33, endln:155:34
                    |vpiParent:
                    \_operation: , line:155:20, endln:155:34
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:155:35, endln:155:36
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
        |vpiElseStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:157:10, endln:159:8
          |vpiParent:
          \_if_else: , line:154:5, endln:159:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:158:7, endln:158:38
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:157:10, endln:159:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:158:23, endln:158:38
              |vpiParent:
              \_assignment: , line:158:7, endln:158:38
              |vpiOpType:34
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_hw_next_value.WIDTH), line:158:24, endln:158:29
                |vpiParent:
                \_operation: , line:158:23, endln:158:38
                |vpiName:WIDTH
                |vpiFullName:work@rggen_bit_field.get_hw_next_value.WIDTH
              |vpiOperand:
              \_operation: , line:158:29, endln:158:37
                |vpiParent:
                \_operation: , line:158:23, endln:158:38
                |vpiOpType:33
                |vpiOperand:
                \_bit_select: (work@rggen_bit_field.get_hw_next_value.set), line:158:34, endln:158:35
                  |vpiParent:
                  \_operation: , line:158:29, endln:158:37
                  |vpiName:set
                  |vpiFullName:work@rggen_bit_field.get_hw_next_value.set
                  |vpiIndex:
                  \_constant: , line:158:34, endln:158:35
                    |vpiParent:
                    \_bit_select: (work@rggen_bit_field.get_hw_next_value.set), line:158:34, endln:158:35
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:158:7, endln:158:19
              |vpiParent:
              \_assignment: , line:158:7, endln:158:38
              |vpiName:set_clear
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
              |vpiIndex:
              \_constant: , line:158:17, endln:158:18
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:158:7, endln:158:19
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
      |vpiStmt:
      \_if_else: , line:161:5, endln:166:8
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
        |vpiCondition:
        \_operation: , line:161:9, endln:161:32
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.HW_CLEAR_WIDTH), line:161:9, endln:161:23
            |vpiParent:
            \_operation: , line:161:9, endln:161:32
            |vpiName:HW_CLEAR_WIDTH
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.HW_CLEAR_WIDTH
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.WIDTH), line:161:27, endln:161:32
            |vpiParent:
            \_operation: , line:161:9, endln:161:32
            |vpiName:WIDTH
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.WIDTH
        |vpiStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:161:34, endln:163:8
          |vpiParent:
          \_if_else: , line:161:5, endln:166:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:162:7, endln:162:48
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:161:34, endln:163:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.clear), line:162:43, endln:162:48
              |vpiParent:
              \_assignment: , line:162:7, endln:162:48
              |vpiName:clear
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.clear
              |vpiActual:
              \_io_decl: (clear), line:149:33, endln:149:38
            |vpiLhs:
            \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:162:7, endln:162:39
              |vpiParent:
              \_assignment: , line:162:7, endln:162:48
              |vpiName:set_clear
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
              |vpiIndex:
              \_constant: , line:162:17, endln:162:18
                |vpiParent:
                \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:162:7, endln:162:39
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiIndex:
              \_part_select: set_clear (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear), line:162:20, endln:162:38
                |vpiParent:
                \_var_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:162:7, endln:162:39
                |vpiName:set_clear
                |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear.set_clear
                |vpiDefName:set_clear
                |vpiConstantSelect:1
                |vpiLeftRange:
                \_operation: , line:162:20, endln:162:36
                  |vpiParent:
                  \_part_select: set_clear (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear), line:162:20, endln:162:38
                  |vpiOpType:11
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.get_hw_next_value.set_clear.set_clear.HW_CLEAR_WIDTH), line:162:20, endln:162:34
                    |vpiParent:
                    \_operation: , line:162:20, endln:162:36
                    |vpiName:HW_CLEAR_WIDTH
                    |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear.set_clear.HW_CLEAR_WIDTH
                  |vpiOperand:
                  \_constant: , line:162:35, endln:162:36
                    |vpiParent:
                    \_operation: , line:162:20, endln:162:36
                    |vpiDecompile:1
                    |vpiSize:64
                    |UINT:1
                    |vpiConstType:9
                |vpiRightRange:
                \_constant: , line:162:37, endln:162:38
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
        |vpiElseStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:164:10, endln:166:8
          |vpiParent:
          \_if_else: , line:161:5, endln:166:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:165:7, endln:165:40
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:164:10, endln:166:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:165:23, endln:165:40
              |vpiParent:
              \_assignment: , line:165:7, endln:165:40
              |vpiOpType:34
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field.get_hw_next_value.WIDTH), line:165:24, endln:165:29
                |vpiParent:
                \_operation: , line:165:23, endln:165:40
                |vpiName:WIDTH
                |vpiFullName:work@rggen_bit_field.get_hw_next_value.WIDTH
              |vpiOperand:
              \_operation: , line:165:29, endln:165:39
                |vpiParent:
                \_operation: , line:165:23, endln:165:40
                |vpiOpType:33
                |vpiOperand:
                \_bit_select: (work@rggen_bit_field.get_hw_next_value.clear), line:165:36, endln:165:37
                  |vpiParent:
                  \_operation: , line:165:29, endln:165:39
                  |vpiName:clear
                  |vpiFullName:work@rggen_bit_field.get_hw_next_value.clear
                  |vpiIndex:
                  \_constant: , line:165:36, endln:165:37
                    |vpiParent:
                    \_bit_select: (work@rggen_bit_field.get_hw_next_value.clear), line:165:36, endln:165:37
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:165:7, endln:165:19
              |vpiParent:
              \_assignment: , line:165:7, endln:165:40
              |vpiName:set_clear
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
              |vpiIndex:
              \_constant: , line:165:17, endln:165:18
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:165:7, endln:165:19
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
      |vpiStmt:
      \_if_else: , line:168:5, endln:173:8
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
        |vpiCondition:
        \_operation: , line:168:9, endln:168:49
          |vpiParent:
          \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
          |vpiOpType:14
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.write_enable), line:168:9, endln:168:21
            |vpiParent:
            \_operation: , line:168:9, endln:168:49
            |vpiName:write_enable
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.write_enable
            |vpiActual:
            \_io_decl: (write_enable), line:146:33, endln:146:45
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.get_hw_next_value.HW_WRITE_ENABLE_POLARITY), line:168:25, endln:168:49
            |vpiParent:
            \_operation: , line:168:9, endln:168:49
            |vpiName:HW_WRITE_ENABLE_POLARITY
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.HW_WRITE_ENABLE_POLARITY
        |vpiStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:168:51, endln:170:8
          |vpiParent:
          \_if_else: , line:168:5, endln:173:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:169:7, endln:169:25
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:168:51, endln:170:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.write_data), line:169:15, endln:169:25
              |vpiParent:
              \_assignment: , line:169:7, endln:169:25
              |vpiName:write_data
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.write_data
              |vpiActual:
              \_io_decl: (write_data), line:147:33, endln:147:43
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.value), line:169:7, endln:169:12
              |vpiParent:
              \_assignment: , line:169:7, endln:169:25
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
        |vpiElseStmt:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:171:10, endln:173:8
          |vpiParent:
          \_if_else: , line:168:5, endln:173:8
          |vpiFullName:work@rggen_bit_field.get_hw_next_value
          |vpiStmt:
          \_assignment: , line:172:7, endln:172:28
            |vpiParent:
            \_begin: (work@rggen_bit_field.get_hw_next_value), line:171:10, endln:173:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.current_value), line:172:15, endln:172:28
              |vpiParent:
              \_assignment: , line:172:7, endln:172:28
              |vpiName:current_value
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.current_value
              |vpiActual:
              \_io_decl: (current_value), line:145:33, endln:145:46
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.value), line:172:7, endln:172:12
              |vpiParent:
              \_assignment: , line:172:7, endln:172:28
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
      |vpiStmt:
      \_return_stmt: , line:175:5, endln:175:11
        |vpiParent:
        \_begin: (work@rggen_bit_field.get_hw_next_value), line:152:5, endln:152:29
        |vpiCondition:
        \_operation: , line:175:12, endln:175:52
          |vpiParent:
          \_return_stmt: , line:175:5, endln:175:11
          |vpiOpType:29
          |vpiOperand:
          \_operation: , line:175:13, endln:175:36
            |vpiParent:
            \_operation: , line:175:12, endln:175:52
            |vpiOpType:28
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.get_hw_next_value.value), line:175:13, endln:175:18
              |vpiParent:
              \_operation: , line:175:13, endln:175:36
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.get_hw_next_value.value
              |vpiActual:
              \_logic_var: (work@rggen_bit_field.get_hw_next_value.value), line:152:23, endln:152:28
            |vpiOperand:
            \_operation: , line:175:22, endln:175:35
              |vpiParent:
              \_operation: , line:175:13, endln:175:36
              |vpiOpType:4
              |vpiOperand:
              \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:175:33, endln:175:34
                |vpiParent:
                \_operation: , line:175:22, endln:175:35
                |vpiName:set_clear
                |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
                |vpiIndex:
                \_constant: , line:175:33, endln:175:34
                  |vpiParent:
                  \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:175:33, endln:175:34
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
          |vpiOperand:
          \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:175:50, endln:175:51
            |vpiParent:
            \_operation: , line:175:12, endln:175:52
            |vpiName:set_clear
            |vpiFullName:work@rggen_bit_field.get_hw_next_value.set_clear
            |vpiIndex:
            \_constant: , line:175:50, endln:175:51
              |vpiParent:
              \_bit_select: (work@rggen_bit_field.get_hw_next_value.set_clear), line:175:50, endln:175:51
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
    |vpiInstance:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_clk), line:18:39, endln:18:44
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_bit_field.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_rst_n), line:19:39, endln:19:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_bit_field.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.o_write_trigger), line:21:39, endln:21:54
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_write_trigger
    |vpiFullName:work@rggen_bit_field.o_write_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.o_read_trigger), line:22:39, endln:22:53
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_read_trigger
    |vpiFullName:work@rggen_bit_field.o_read_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_sw_write_enable), line:23:39, endln:23:56
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_sw_write_enable
    |vpiFullName:work@rggen_bit_field.i_sw_write_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_hw_write_enable), line:24:39, endln:24:56
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_write_enable
    |vpiFullName:work@rggen_bit_field.i_hw_write_enable
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_hw_write_data), line:25:39, endln:25:54
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_write_data
    |vpiFullName:work@rggen_bit_field.i_hw_write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_hw_set), line:26:39, endln:26:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_set
    |vpiFullName:work@rggen_bit_field.i_hw_set
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_hw_clear), line:27:39, endln:27:49
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_clear
    |vpiFullName:work@rggen_bit_field.i_hw_clear
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_value), line:28:39, endln:28:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_value
    |vpiFullName:work@rggen_bit_field.i_value
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.i_mask), line:29:39, endln:29:45
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_mask
    |vpiFullName:work@rggen_bit_field.i_mask
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.o_value), line:30:39, endln:30:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_value
    |vpiFullName:work@rggen_bit_field.o_value
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.o_value_unmasked), line:31:39, endln:31:55
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_value_unmasked
    |vpiFullName:work@rggen_bit_field.o_value_unmasked
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.sw_update), line:183:21, endln:183:30
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.sw_update)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.sw_update), line:183:21, endln:183:30
      |vpiFullName:work@rggen_bit_field.sw_update
      |vpiActual:
      \_logic_typespec: , line:183:3, endln:183:14
    |vpiName:sw_update
    |vpiFullName:work@rggen_bit_field.sw_update
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.sw_write_done), line:184:21, endln:184:34
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.sw_write_done)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.sw_write_done), line:184:21, endln:184:34
      |vpiFullName:work@rggen_bit_field.sw_write_done
      |vpiActual:
      \_logic_typespec: , line:184:3, endln:184:8
    |vpiName:sw_write_done
    |vpiFullName:work@rggen_bit_field.sw_write_done
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.hw_update), line:185:21, endln:185:30
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.hw_update)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.hw_update), line:185:21, endln:185:30
      |vpiFullName:work@rggen_bit_field.hw_update
      |vpiActual:
      \_logic_typespec: , line:185:3, endln:185:8
    |vpiName:hw_update
    |vpiFullName:work@rggen_bit_field.hw_update
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.trigger), line:186:21, endln:186:28
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.trigger)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.trigger), line:186:21, endln:186:28
      |vpiFullName:work@rggen_bit_field.trigger
      |vpiActual:
      \_logic_typespec: , line:186:3, endln:186:14
    |vpiName:trigger
    |vpiFullName:work@rggen_bit_field.trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.value), line:187:21, endln:187:26
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.value)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.value), line:187:21, endln:187:26
      |vpiFullName:work@rggen_bit_field.value
      |vpiActual:
      \_logic_typespec: , line:187:3, endln:187:20
    |vpiName:value
    |vpiFullName:work@rggen_bit_field.value
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.read_data), line:188:21, endln:188:30
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field.read_data)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field.read_data), line:188:21, endln:188:30
      |vpiFullName:work@rggen_bit_field.read_data
      |vpiActual:
      \_logic_typespec: , line:188:3, endln:188:20
    |vpiName:read_data
    |vpiFullName:work@rggen_bit_field.read_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field.bit_field_if), line:20:39, endln:20:51
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:bit_field_if
    |vpiFullName:work@rggen_bit_field.bit_field_if
  |vpiPort:
  \_port: (i_clk), line:18:39, endln:18:44
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_clk.i_clk), line:18:39, endln:18:44
      |vpiParent:
      \_port: (i_clk), line:18:39, endln:18:44
      |vpiName:i_clk
      |vpiFullName:work@rggen_bit_field.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_clk), line:18:39, endln:18:44
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_clk)
      |vpiParent:
      \_port: (i_clk), line:18:39, endln:18:44
      |vpiFullName:work@rggen_bit_field.i_clk
      |vpiActual:
      \_logic_typespec: , line:18:11, endln:18:16
  |vpiPort:
  \_port: (i_rst_n), line:19:39, endln:19:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_rst_n.i_rst_n), line:19:39, endln:19:46
      |vpiParent:
      \_port: (i_rst_n), line:19:39, endln:19:46
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_bit_field.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_rst_n), line:19:39, endln:19:46
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:19:39, endln:19:46
      |vpiFullName:work@rggen_bit_field.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:19:11, endln:19:16
  |vpiPort:
  \_port: (bit_field_if), line:20:39, endln:20:51
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:bit_field_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.bit_field_if.bit_field_if), line:20:39, endln:20:51
      |vpiParent:
      \_port: (bit_field_if), line:20:39, endln:20:51
      |vpiName:bit_field_if
      |vpiFullName:work@rggen_bit_field.bit_field_if.bit_field_if
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.bit_field_if), line:20:39, endln:20:51
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.bit_field_if)
      |vpiParent:
      \_port: (bit_field_if), line:20:39, endln:20:51
      |vpiFullName:work@rggen_bit_field.bit_field_if
      |vpiActual:
      \_interface_typespec: (bit_field), line:20:22, endln:20:31
  |vpiPort:
  \_port: (o_write_trigger), line:21:39, endln:21:54
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_write_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.o_write_trigger.o_write_trigger), line:21:39, endln:21:54
      |vpiParent:
      \_port: (o_write_trigger), line:21:39, endln:21:54
      |vpiName:o_write_trigger
      |vpiFullName:work@rggen_bit_field.o_write_trigger.o_write_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_write_trigger), line:21:39, endln:21:54
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.o_write_trigger)
      |vpiParent:
      \_port: (o_write_trigger), line:21:39, endln:21:54
      |vpiFullName:work@rggen_bit_field.o_write_trigger
      |vpiActual:
      \_logic_typespec: , line:21:11, endln:21:16
  |vpiPort:
  \_port: (o_read_trigger), line:22:39, endln:22:53
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_read_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.o_read_trigger.o_read_trigger), line:22:39, endln:22:53
      |vpiParent:
      \_port: (o_read_trigger), line:22:39, endln:22:53
      |vpiName:o_read_trigger
      |vpiFullName:work@rggen_bit_field.o_read_trigger.o_read_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_read_trigger), line:22:39, endln:22:53
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.o_read_trigger)
      |vpiParent:
      \_port: (o_read_trigger), line:22:39, endln:22:53
      |vpiFullName:work@rggen_bit_field.o_read_trigger
      |vpiActual:
      \_logic_typespec: , line:22:11, endln:22:16
  |vpiPort:
  \_port: (i_sw_write_enable), line:23:39, endln:23:56
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_sw_write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_sw_write_enable.i_sw_write_enable), line:23:39, endln:23:56
      |vpiParent:
      \_port: (i_sw_write_enable), line:23:39, endln:23:56
      |vpiName:i_sw_write_enable
      |vpiFullName:work@rggen_bit_field.i_sw_write_enable.i_sw_write_enable
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_sw_write_enable), line:23:39, endln:23:56
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_sw_write_enable)
      |vpiParent:
      \_port: (i_sw_write_enable), line:23:39, endln:23:56
      |vpiFullName:work@rggen_bit_field.i_sw_write_enable
      |vpiActual:
      \_logic_typespec: , line:23:11, endln:23:16
  |vpiPort:
  \_port: (i_hw_write_enable), line:24:39, endln:24:56
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_write_enable
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_hw_write_enable.i_hw_write_enable), line:24:39, endln:24:56
      |vpiParent:
      \_port: (i_hw_write_enable), line:24:39, endln:24:56
      |vpiName:i_hw_write_enable
      |vpiFullName:work@rggen_bit_field.i_hw_write_enable.i_hw_write_enable
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_hw_write_enable), line:24:39, endln:24:56
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_hw_write_enable)
      |vpiParent:
      \_port: (i_hw_write_enable), line:24:39, endln:24:56
      |vpiFullName:work@rggen_bit_field.i_hw_write_enable
      |vpiActual:
      \_logic_typespec: , line:24:11, endln:24:16
  |vpiPort:
  \_port: (i_hw_write_data), line:25:39, endln:25:54
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_write_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_hw_write_data.i_hw_write_data), line:25:39, endln:25:54
      |vpiParent:
      \_port: (i_hw_write_data), line:25:39, endln:25:54
      |vpiName:i_hw_write_data
      |vpiFullName:work@rggen_bit_field.i_hw_write_data.i_hw_write_data
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_hw_write_data), line:25:39, endln:25:54
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_hw_write_data)
      |vpiParent:
      \_port: (i_hw_write_data), line:25:39, endln:25:54
      |vpiFullName:work@rggen_bit_field.i_hw_write_data
      |vpiActual:
      \_logic_typespec: , line:25:11, endln:25:28
  |vpiPort:
  \_port: (i_hw_set), line:26:39, endln:26:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_set
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_hw_set.i_hw_set), line:26:39, endln:26:47
      |vpiParent:
      \_port: (i_hw_set), line:26:39, endln:26:47
      |vpiName:i_hw_set
      |vpiFullName:work@rggen_bit_field.i_hw_set.i_hw_set
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_hw_set), line:26:39, endln:26:47
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_hw_set)
      |vpiParent:
      \_port: (i_hw_set), line:26:39, endln:26:47
      |vpiFullName:work@rggen_bit_field.i_hw_set
      |vpiActual:
      \_logic_typespec: , line:26:11, endln:26:35
  |vpiPort:
  \_port: (i_hw_clear), line:27:39, endln:27:49
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_hw_clear
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_hw_clear.i_hw_clear), line:27:39, endln:27:49
      |vpiParent:
      \_port: (i_hw_clear), line:27:39, endln:27:49
      |vpiName:i_hw_clear
      |vpiFullName:work@rggen_bit_field.i_hw_clear.i_hw_clear
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_hw_clear), line:27:39, endln:27:49
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_hw_clear)
      |vpiParent:
      \_port: (i_hw_clear), line:27:39, endln:27:49
      |vpiFullName:work@rggen_bit_field.i_hw_clear
      |vpiActual:
      \_logic_typespec: , line:27:11, endln:27:37
  |vpiPort:
  \_port: (i_value), line:28:39, endln:28:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_value
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_value.i_value), line:28:39, endln:28:46
      |vpiParent:
      \_port: (i_value), line:28:39, endln:28:46
      |vpiName:i_value
      |vpiFullName:work@rggen_bit_field.i_value.i_value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_value), line:28:39, endln:28:46
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_value)
      |vpiParent:
      \_port: (i_value), line:28:39, endln:28:46
      |vpiFullName:work@rggen_bit_field.i_value
      |vpiActual:
      \_logic_typespec: , line:28:11, endln:28:28
  |vpiPort:
  \_port: (i_mask), line:29:39, endln:29:45
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:i_mask
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.i_mask.i_mask), line:29:39, endln:29:45
      |vpiParent:
      \_port: (i_mask), line:29:39, endln:29:45
      |vpiName:i_mask
      |vpiFullName:work@rggen_bit_field.i_mask.i_mask
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.i_mask), line:29:39, endln:29:45
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.i_mask)
      |vpiParent:
      \_port: (i_mask), line:29:39, endln:29:45
      |vpiFullName:work@rggen_bit_field.i_mask
      |vpiActual:
      \_logic_typespec: , line:29:11, endln:29:28
  |vpiPort:
  \_port: (o_value), line:30:39, endln:30:46
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_value
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.o_value.o_value), line:30:39, endln:30:46
      |vpiParent:
      \_port: (o_value), line:30:39, endln:30:46
      |vpiName:o_value
      |vpiFullName:work@rggen_bit_field.o_value.o_value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_value), line:30:39, endln:30:46
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.o_value)
      |vpiParent:
      \_port: (o_value), line:30:39, endln:30:46
      |vpiFullName:work@rggen_bit_field.o_value
      |vpiActual:
      \_logic_typespec: , line:30:11, endln:30:28
  |vpiPort:
  \_port: (o_value_unmasked), line:31:39, endln:31:55
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiName:o_value_unmasked
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field.o_value_unmasked.o_value_unmasked), line:31:39, endln:31:55
      |vpiParent:
      \_port: (o_value_unmasked), line:31:39, endln:31:55
      |vpiName:o_value_unmasked
      |vpiFullName:work@rggen_bit_field.o_value_unmasked.o_value_unmasked
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_value_unmasked), line:31:39, endln:31:55
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field.o_value_unmasked)
      |vpiParent:
      \_port: (o_value_unmasked), line:31:39, endln:31:55
      |vpiFullName:work@rggen_bit_field.o_value_unmasked
      |vpiActual:
      \_logic_typespec: , line:31:11, endln:31:28
  |vpiContAssign:
  \_cont_assign: , line:190:11, endln:190:55
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_operation: , line:190:37, endln:190:55
      |vpiParent:
      \_cont_assign: , line:190:11, endln:190:55
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.read_data), line:190:37, endln:190:46
        |vpiParent:
        \_operation: , line:190:37, endln:190:55
        |vpiName:read_data
        |vpiFullName:work@rggen_bit_field.read_data
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.read_data), line:188:21, endln:188:30
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.i_mask), line:190:49, endln:190:55
        |vpiParent:
        \_operation: , line:190:37, endln:190:55
        |vpiName:i_mask
        |vpiFullName:work@rggen_bit_field.i_mask
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_mask), line:29:39, endln:29:45
    |vpiLhs:
    \_hier_path: (bit_field_if.read_data), line:190:11, endln:190:33
      |vpiParent:
      \_cont_assign: , line:190:11, endln:190:55
      |vpiActual:
      \_ref_obj: (bit_field_if), line:190:24, endln:190:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_data), line:190:11, endln:190:33
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (read_data), line:190:24, endln:190:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_data), line:190:11, endln:190:33
        |vpiName:read_data
      |vpiName:bit_field_if.read_data
  |vpiContAssign:
  \_cont_assign: , line:191:11, endln:191:42
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.value), line:191:37, endln:191:42
      |vpiParent:
      \_cont_assign: , line:191:11, endln:191:42
      |vpiName:value
      |vpiFullName:work@rggen_bit_field.value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.value), line:187:21, endln:187:26
    |vpiLhs:
    \_hier_path: (bit_field_if.value), line:191:11, endln:191:29
      |vpiParent:
      \_cont_assign: , line:191:11, endln:191:42
      |vpiActual:
      \_ref_obj: (bit_field_if), line:191:24, endln:191:29
        |vpiParent:
        \_hier_path: (bit_field_if.value), line:191:11, endln:191:29
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (value), line:191:24, endln:191:29
        |vpiParent:
        \_hier_path: (bit_field_if.value), line:191:11, endln:191:29
        |vpiName:value
      |vpiName:bit_field_if.value
  |vpiContAssign:
  \_cont_assign: , line:192:11, endln:192:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_bit_select: (work@rggen_bit_field.trigger), line:192:45, endln:192:46
      |vpiParent:
      \_cont_assign: , line:192:11, endln:192:47
      |vpiName:trigger
      |vpiFullName:work@rggen_bit_field.trigger
      |vpiIndex:
      \_constant: , line:192:45, endln:192:46
        |vpiParent:
        \_bit_select: (work@rggen_bit_field.trigger), line:192:45, endln:192:46
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.o_write_trigger), line:192:11, endln:192:26
      |vpiParent:
      \_cont_assign: , line:192:11, endln:192:47
      |vpiName:o_write_trigger
      |vpiFullName:work@rggen_bit_field.o_write_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_write_trigger), line:21:39, endln:21:54
  |vpiContAssign:
  \_cont_assign: , line:193:11, endln:193:47
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_bit_select: (work@rggen_bit_field.trigger), line:193:45, endln:193:46
      |vpiParent:
      \_cont_assign: , line:193:11, endln:193:47
      |vpiName:trigger
      |vpiFullName:work@rggen_bit_field.trigger
      |vpiIndex:
      \_constant: , line:193:45, endln:193:46
        |vpiParent:
        \_bit_select: (work@rggen_bit_field.trigger), line:193:45, endln:193:46
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.o_read_trigger), line:193:11, endln:193:25
      |vpiParent:
      \_cont_assign: , line:193:11, endln:193:47
      |vpiName:o_read_trigger
      |vpiFullName:work@rggen_bit_field.o_read_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_read_trigger), line:22:39, endln:22:53
  |vpiContAssign:
  \_cont_assign: , line:194:11, endln:194:51
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_operation: , line:194:37, endln:194:51
      |vpiParent:
      \_cont_assign: , line:194:11, endln:194:51
      |vpiOpType:28
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.value), line:194:37, endln:194:42
        |vpiParent:
        \_operation: , line:194:37, endln:194:51
        |vpiName:value
        |vpiFullName:work@rggen_bit_field.value
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.value), line:187:21, endln:187:26
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.i_mask), line:194:45, endln:194:51
        |vpiParent:
        \_operation: , line:194:37, endln:194:51
        |vpiName:i_mask
        |vpiFullName:work@rggen_bit_field.i_mask
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_mask), line:29:39, endln:29:45
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.o_value), line:194:11, endln:194:18
      |vpiParent:
      \_cont_assign: , line:194:11, endln:194:51
      |vpiName:o_value
      |vpiFullName:work@rggen_bit_field.o_value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_value), line:30:39, endln:30:46
  |vpiContAssign:
  \_cont_assign: , line:195:11, endln:195:42
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field.value), line:195:37, endln:195:42
      |vpiParent:
      \_cont_assign: , line:195:11, endln:195:42
      |vpiName:value
      |vpiFullName:work@rggen_bit_field.value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.value), line:187:21, endln:187:26
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.o_value_unmasked), line:195:11, endln:195:27
      |vpiParent:
      \_cont_assign: , line:195:11, endln:195:42
      |vpiName:o_value_unmasked
      |vpiFullName:work@rggen_bit_field.o_value_unmasked
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.o_value_unmasked), line:31:39, endln:31:55
  |vpiContAssign:
  \_cont_assign: , line:197:11, endln:201:6
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_func_call: (get_sw_update), line:198:5, endln:201:6
      |vpiParent:
      \_cont_assign: , line:197:11, endln:201:6
      |vpiArgument:
      \_hier_path: (bit_field_if.valid), line:199:7, endln:199:25
        |vpiParent:
        \_func_call: (get_sw_update), line:198:5, endln:201:6
        |vpiActual:
        \_ref_obj: (bit_field_if), line:199:7, endln:199:19
          |vpiParent:
          \_hier_path: (bit_field_if.valid), line:199:7, endln:199:25
          |vpiName:bit_field_if
        |vpiActual:
        \_ref_obj: (work@rggen_bit_field.valid), line:199:20, endln:199:25
          |vpiParent:
          \_hier_path: (bit_field_if.valid), line:199:7, endln:199:25
          |vpiName:valid
          |vpiFullName:work@rggen_bit_field.valid
        |vpiName:bit_field_if.valid
      |vpiArgument:
      \_hier_path: (bit_field_if.read_mask), line:199:27, endln:199:49
        |vpiParent:
        \_func_call: (get_sw_update), line:198:5, endln:201:6
        |vpiActual:
        \_ref_obj: (bit_field_if), line:199:27, endln:199:39
          |vpiParent:
          \_hier_path: (bit_field_if.read_mask), line:199:27, endln:199:49
          |vpiName:bit_field_if
        |vpiActual:
        \_ref_obj: (work@rggen_bit_field.read_mask), line:199:40, endln:199:49
          |vpiParent:
          \_hier_path: (bit_field_if.read_mask), line:199:27, endln:199:49
          |vpiName:read_mask
          |vpiFullName:work@rggen_bit_field.read_mask
        |vpiName:bit_field_if.read_mask
      |vpiArgument:
      \_ref_obj: (work@rggen_bit_field.i_sw_write_enable), line:200:7, endln:200:24
        |vpiParent:
        \_func_call: (get_sw_update), line:198:5, endln:201:6
        |vpiName:i_sw_write_enable
        |vpiFullName:work@rggen_bit_field.i_sw_write_enable
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_sw_write_enable), line:23:39, endln:23:56
      |vpiArgument:
      \_hier_path: (bit_field_if.write_mask), line:200:26, endln:200:49
        |vpiParent:
        \_func_call: (get_sw_update), line:198:5, endln:201:6
        |vpiActual:
        \_ref_obj: (bit_field_if), line:200:26, endln:200:38
          |vpiParent:
          \_hier_path: (bit_field_if.write_mask), line:200:26, endln:200:49
          |vpiName:bit_field_if
        |vpiActual:
        \_ref_obj: (work@rggen_bit_field.write_mask), line:200:39, endln:200:49
          |vpiParent:
          \_hier_path: (bit_field_if.write_mask), line:200:26, endln:200:49
          |vpiName:write_mask
          |vpiFullName:work@rggen_bit_field.write_mask
        |vpiName:bit_field_if.write_mask
      |vpiArgument:
      \_ref_obj: (work@rggen_bit_field.sw_write_done), line:200:51, endln:200:64
        |vpiParent:
        \_func_call: (get_sw_update), line:198:5, endln:201:6
        |vpiName:sw_write_done
        |vpiFullName:work@rggen_bit_field.sw_write_done
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.sw_write_done), line:184:21, endln:184:34
      |vpiName:get_sw_update
      |vpiFunction:
      \_function: (work@rggen_bit_field.get_sw_update), line:36:3, endln:57:14
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.sw_update), line:197:11, endln:197:20
      |vpiParent:
      \_cont_assign: , line:197:11, endln:201:6
      |vpiName:sw_update
      |vpiFullName:work@rggen_bit_field.sw_update
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.sw_update), line:183:21, endln:183:30
  |vpiContAssign:
  \_cont_assign: , line:202:11, endln:205:6
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiRhs:
    \_func_call: (get_hw_update), line:203:5, endln:205:6
      |vpiParent:
      \_cont_assign: , line:202:11, endln:205:6
      |vpiArgument:
      \_ref_obj: (work@rggen_bit_field.i_hw_write_enable), line:204:7, endln:204:24
        |vpiParent:
        \_func_call: (get_hw_update), line:203:5, endln:205:6
        |vpiName:i_hw_write_enable
        |vpiFullName:work@rggen_bit_field.i_hw_write_enable
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_hw_write_enable), line:24:39, endln:24:56
      |vpiArgument:
      \_ref_obj: (work@rggen_bit_field.i_hw_set), line:204:26, endln:204:34
        |vpiParent:
        \_func_call: (get_hw_update), line:203:5, endln:205:6
        |vpiName:i_hw_set
        |vpiFullName:work@rggen_bit_field.i_hw_set
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_hw_set), line:26:39, endln:26:47
      |vpiArgument:
      \_ref_obj: (work@rggen_bit_field.i_hw_clear), line:204:36, endln:204:46
        |vpiParent:
        \_func_call: (get_hw_update), line:203:5, endln:205:6
        |vpiName:i_hw_clear
        |vpiFullName:work@rggen_bit_field.i_hw_clear
        |vpiActual:
        \_logic_net: (work@rggen_bit_field.i_hw_clear), line:27:39, endln:27:49
      |vpiName:get_hw_update
      |vpiFunction:
      \_function: (work@rggen_bit_field.get_hw_update), line:59:3, endln:67:14
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field.hw_update), line:202:11, endln:202:20
      |vpiParent:
      \_cont_assign: , line:202:11, endln:205:6
      |vpiName:hw_update
      |vpiFullName:work@rggen_bit_field.hw_update
      |vpiActual:
      \_logic_net: (work@rggen_bit_field.hw_update), line:185:21, endln:185:30
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_bit_field
      |vpiStmt:
      \_gen_if_else: , line:207:12, endln:219:6
        |vpiParent:
        \_begin: (work@rggen_bit_field)
        |vpiCondition:
        \_operation: , line:207:16, endln:207:40
          |vpiParent:
          \_gen_if_else: , line:207:12, endln:219:6
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.STORAGE), line:207:16, endln:207:23
            |vpiParent:
            \_operation: , line:207:16, endln:207:40
            |vpiName:STORAGE
            |vpiFullName:work@rggen_bit_field.STORAGE
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.SW_WRITE_ONCE), line:207:27, endln:207:40
            |vpiParent:
            \_operation: , line:207:16, endln:207:40
            |vpiName:SW_WRITE_ONCE
            |vpiFullName:work@rggen_bit_field.SW_WRITE_ONCE
        |vpiStmt:
        \_named_begin: (work@rggen_bit_field.g_sw_write_done)
          |vpiParent:
          \_gen_if_else: , line:207:12, endln:219:6
          |vpiName:g_sw_write_done
          |vpiFullName:work@rggen_bit_field.g_sw_write_done
          |vpiStmt:
          \_always: , line:208:5, endln:215:8
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_sw_write_done)
            |vpiStmt:
            \_event_control: , line:208:15, endln:208:48
              |vpiParent:
              \_always: , line:208:5, endln:215:8
              |vpiCondition:
              \_operation: , line:208:17, endln:208:47
                |vpiParent:
                \_event_control: , line:208:15, endln:208:48
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:208:17, endln:208:30
                  |vpiParent:
                  \_operation: , line:208:17, endln:208:47
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_sw_write_done.i_clk), line:208:25, endln:208:30
                    |vpiParent:
                    \_operation: , line:208:17, endln:208:30
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_bit_field.g_sw_write_done.i_clk
                |vpiOperand:
                \_operation: , line:208:32, endln:208:47
                  |vpiParent:
                  \_operation: , line:208:17, endln:208:47
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_sw_write_done.i_rst_n), line:208:40, endln:208:47
                    |vpiParent:
                    \_operation: , line:208:32, endln:208:47
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_bit_field.g_sw_write_done.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_bit_field.g_sw_write_done), line:208:49, endln:215:8
                |vpiParent:
                \_event_control: , line:208:15, endln:208:48
                |vpiFullName:work@rggen_bit_field.g_sw_write_done
                |vpiStmt:
                \_if_else: , line:209:7, endln:214:10
                  |vpiParent:
                  \_begin: (work@rggen_bit_field.g_sw_write_done), line:208:49, endln:215:8
                  |vpiCondition:
                  \_operation: , line:209:11, endln:209:19
                    |vpiParent:
                    \_begin: (work@rggen_bit_field.g_sw_write_done), line:208:49, endln:215:8
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_bit_field.g_sw_write_done.i_rst_n), line:209:12, endln:209:19
                      |vpiParent:
                      \_operation: , line:209:11, endln:209:19
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_bit_field.g_sw_write_done.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_bit_field.g_sw_write_done), line:209:21, endln:211:10
                    |vpiParent:
                    \_if_else: , line:209:7, endln:214:10
                    |vpiFullName:work@rggen_bit_field.g_sw_write_done
                    |vpiStmt:
                    \_assignment: , line:210:9, endln:210:28
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_sw_write_done), line:209:21, endln:211:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:210:26, endln:210:28
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_ref_obj: (work@rggen_bit_field.g_sw_write_done.sw_write_done), line:210:9, endln:210:22
                        |vpiParent:
                        \_assignment: , line:210:9, endln:210:28
                        |vpiName:sw_write_done
                        |vpiFullName:work@rggen_bit_field.g_sw_write_done.sw_write_done
                  |vpiElseStmt:
                  \_if_stmt: , line:212:12, endln:214:10
                    |vpiParent:
                    \_if_else: , line:209:7, endln:214:10
                    |vpiCondition:
                    \_bit_select: (work@rggen_bit_field.g_sw_write_done.sw_update), line:212:26, endln:212:27
                      |vpiParent:
                      \_if_else: , line:209:7, endln:214:10
                      |vpiName:sw_update
                      |vpiFullName:work@rggen_bit_field.g_sw_write_done.sw_update
                      |vpiIndex:
                      \_constant: , line:212:26, endln:212:27
                        |vpiParent:
                        \_bit_select: (work@rggen_bit_field.g_sw_write_done.sw_update), line:212:26, endln:212:27
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                    |vpiStmt:
                    \_begin: (work@rggen_bit_field.g_sw_write_done), line:212:30, endln:214:10
                      |vpiParent:
                      \_if_stmt: , line:212:12, endln:214:10
                      |vpiFullName:work@rggen_bit_field.g_sw_write_done
                      |vpiStmt:
                      \_assignment: , line:213:9, endln:213:28
                        |vpiParent:
                        \_begin: (work@rggen_bit_field.g_sw_write_done), line:212:30, endln:214:10
                        |vpiOpType:82
                        |vpiRhs:
                        \_constant: , line:213:26, endln:213:28
                          |vpiDecompile:'1
                          |vpiSize:-1
                          |BIN:1
                          |vpiConstType:3
                        |vpiLhs:
                        \_ref_obj: (work@rggen_bit_field.g_sw_write_done.sw_write_done), line:213:9, endln:213:22
                          |vpiParent:
                          \_assignment: , line:213:9, endln:213:28
                          |vpiName:sw_write_done
                          |vpiFullName:work@rggen_bit_field.g_sw_write_done.sw_write_done
            |vpiAlwaysType:3
        |vpiElseStmt:
        \_named_begin: (work@rggen_bit_field.g_sw_write_done)
          |vpiParent:
          \_gen_if_else: , line:207:12, endln:219:6
          |vpiName:g_sw_write_done
          |vpiFullName:work@rggen_bit_field.g_sw_write_done
          |vpiStmt:
          \_cont_assign: , line:218:13, endln:218:31
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_sw_write_done)
            |vpiRhs:
            \_constant: , line:218:29, endln:218:31
              |vpiParent:
              \_cont_assign: , line:218:13, endln:218:31
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.g_sw_write_done.sw_write_done), line:218:13, endln:218:26
              |vpiParent:
              \_cont_assign: , line:218:13, endln:218:31
              |vpiName:sw_write_done
              |vpiFullName:work@rggen_bit_field.g_sw_write_done.sw_write_done
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_bit_field
      |vpiStmt:
      \_gen_if_else: , line:221:12, endln:233:6
        |vpiParent:
        \_begin: (work@rggen_bit_field)
        |vpiCondition:
        \_operation: , line:221:16, endln:221:64
          |vpiParent:
          \_gen_if_else: , line:221:12, endln:233:6
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.TRIGGER), line:221:16, endln:221:23
            |vpiParent:
            \_operation: , line:221:16, endln:221:64
            |vpiName:TRIGGER
            |vpiFullName:work@rggen_bit_field.TRIGGER
          |vpiOperand:
          \_operation: , line:221:28, endln:221:63
            |vpiParent:
            \_operation: , line:221:16, endln:221:64
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.SW_WRITE_ACTION), line:221:28, endln:221:43
              |vpiParent:
              \_operation: , line:221:28, endln:221:63
              |vpiName:SW_WRITE_ACTION
              |vpiFullName:work@rggen_bit_field.SW_WRITE_ACTION
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.RGGEN_WRITE_NONE), line:221:47, endln:221:63
              |vpiParent:
              \_operation: , line:221:28, endln:221:63
              |vpiName:RGGEN_WRITE_NONE
              |vpiFullName:work@rggen_bit_field.RGGEN_WRITE_NONE
        |vpiStmt:
        \_named_begin: (work@rggen_bit_field.g_write_trigger)
          |vpiParent:
          \_gen_if_else: , line:221:12, endln:233:6
          |vpiName:g_write_trigger
          |vpiFullName:work@rggen_bit_field.g_write_trigger
          |vpiStmt:
          \_always: , line:222:5, endln:229:8
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_write_trigger)
            |vpiStmt:
            \_event_control: , line:222:15, endln:222:48
              |vpiParent:
              \_always: , line:222:5, endln:229:8
              |vpiCondition:
              \_operation: , line:222:17, endln:222:47
                |vpiParent:
                \_event_control: , line:222:15, endln:222:48
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:222:17, endln:222:30
                  |vpiParent:
                  \_operation: , line:222:17, endln:222:47
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_write_trigger.i_clk), line:222:25, endln:222:30
                    |vpiParent:
                    \_operation: , line:222:17, endln:222:30
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_bit_field.g_write_trigger.i_clk
                |vpiOperand:
                \_operation: , line:222:32, endln:222:47
                  |vpiParent:
                  \_operation: , line:222:17, endln:222:47
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_write_trigger.i_rst_n), line:222:40, endln:222:47
                    |vpiParent:
                    \_operation: , line:222:32, endln:222:47
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_bit_field.g_write_trigger.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_bit_field.g_write_trigger), line:222:49, endln:229:8
                |vpiParent:
                \_event_control: , line:222:15, endln:222:48
                |vpiFullName:work@rggen_bit_field.g_write_trigger
                |vpiStmt:
                \_if_else: , line:223:7, endln:228:10
                  |vpiParent:
                  \_begin: (work@rggen_bit_field.g_write_trigger), line:222:49, endln:229:8
                  |vpiCondition:
                  \_operation: , line:223:11, endln:223:19
                    |vpiParent:
                    \_begin: (work@rggen_bit_field.g_write_trigger), line:222:49, endln:229:8
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_bit_field.g_write_trigger.i_rst_n), line:223:12, endln:223:19
                      |vpiParent:
                      \_operation: , line:223:11, endln:223:19
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_bit_field.g_write_trigger.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_bit_field.g_write_trigger), line:223:21, endln:225:10
                    |vpiParent:
                    \_if_else: , line:223:7, endln:228:10
                    |vpiFullName:work@rggen_bit_field.g_write_trigger
                    |vpiStmt:
                    \_assignment: , line:224:9, endln:224:26
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_write_trigger), line:223:21, endln:225:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:224:24, endln:224:26
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:224:9, endln:224:19
                        |vpiParent:
                        \_assignment: , line:224:9, endln:224:26
                        |vpiName:trigger
                        |vpiFullName:work@rggen_bit_field.g_write_trigger.trigger
                        |vpiIndex:
                        \_constant: , line:224:17, endln:224:18
                          |vpiParent:
                          \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:224:9, endln:224:19
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                  |vpiElseStmt:
                  \_begin: (work@rggen_bit_field.g_write_trigger), line:226:12, endln:228:10
                    |vpiParent:
                    \_if_else: , line:223:7, endln:228:10
                    |vpiFullName:work@rggen_bit_field.g_write_trigger
                    |vpiStmt:
                    \_assignment: , line:227:9, endln:227:36
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_write_trigger), line:226:12, endln:228:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_bit_select: (work@rggen_bit_field.g_write_trigger.sw_update), line:227:34, endln:227:35
                        |vpiParent:
                        \_assignment: , line:227:9, endln:227:36
                        |vpiName:sw_update
                        |vpiFullName:work@rggen_bit_field.g_write_trigger.sw_update
                        |vpiIndex:
                        \_constant: , line:227:34, endln:227:35
                          |vpiParent:
                          \_bit_select: (work@rggen_bit_field.g_write_trigger.sw_update), line:227:34, endln:227:35
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                      |vpiLhs:
                      \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:227:9, endln:227:19
                        |vpiParent:
                        \_assignment: , line:227:9, endln:227:36
                        |vpiName:trigger
                        |vpiFullName:work@rggen_bit_field.g_write_trigger.trigger
                        |vpiIndex:
                        \_constant: , line:227:17, endln:227:18
                          |vpiParent:
                          \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:227:9, endln:227:19
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
            |vpiAlwaysType:3
        |vpiElseStmt:
        \_named_begin: (work@rggen_bit_field.g_write_trigger)
          |vpiParent:
          \_gen_if_else: , line:221:12, endln:233:6
          |vpiName:g_write_trigger
          |vpiFullName:work@rggen_bit_field.g_write_trigger
          |vpiStmt:
          \_cont_assign: , line:232:13, endln:232:29
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_write_trigger)
            |vpiRhs:
            \_constant: , line:232:27, endln:232:29
              |vpiParent:
              \_cont_assign: , line:232:13, endln:232:29
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:232:13, endln:232:23
              |vpiParent:
              \_cont_assign: , line:232:13, endln:232:29
              |vpiName:trigger
              |vpiFullName:work@rggen_bit_field.g_write_trigger.trigger
              |vpiIndex:
              \_constant: , line:232:21, endln:232:22
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.g_write_trigger.trigger), line:232:13, endln:232:23
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_bit_field
      |vpiStmt:
      \_gen_if_else: , line:235:12, endln:247:6
        |vpiParent:
        \_begin: (work@rggen_bit_field)
        |vpiCondition:
        \_operation: , line:235:16, endln:235:62
          |vpiParent:
          \_gen_if_else: , line:235:12, endln:247:6
          |vpiOpType:26
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.TRIGGER), line:235:16, endln:235:23
            |vpiParent:
            \_operation: , line:235:16, endln:235:62
            |vpiName:TRIGGER
            |vpiFullName:work@rggen_bit_field.TRIGGER
          |vpiOperand:
          \_operation: , line:235:28, endln:235:61
            |vpiParent:
            \_operation: , line:235:16, endln:235:62
            |vpiOpType:15
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.SW_READ_ACTION), line:235:28, endln:235:42
              |vpiParent:
              \_operation: , line:235:28, endln:235:61
              |vpiName:SW_READ_ACTION
              |vpiFullName:work@rggen_bit_field.SW_READ_ACTION
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field.RGGEN_READ_NONE), line:235:46, endln:235:61
              |vpiParent:
              \_operation: , line:235:28, endln:235:61
              |vpiName:RGGEN_READ_NONE
              |vpiFullName:work@rggen_bit_field.RGGEN_READ_NONE
        |vpiStmt:
        \_named_begin: (work@rggen_bit_field.g_read_trigger)
          |vpiParent:
          \_gen_if_else: , line:235:12, endln:247:6
          |vpiName:g_read_trigger
          |vpiFullName:work@rggen_bit_field.g_read_trigger
          |vpiStmt:
          \_always: , line:236:5, endln:243:8
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_read_trigger)
            |vpiStmt:
            \_event_control: , line:236:15, endln:236:48
              |vpiParent:
              \_always: , line:236:5, endln:243:8
              |vpiCondition:
              \_operation: , line:236:17, endln:236:47
                |vpiParent:
                \_event_control: , line:236:15, endln:236:48
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:236:17, endln:236:30
                  |vpiParent:
                  \_operation: , line:236:17, endln:236:47
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_read_trigger.i_clk), line:236:25, endln:236:30
                    |vpiParent:
                    \_operation: , line:236:17, endln:236:30
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_bit_field.g_read_trigger.i_clk
                |vpiOperand:
                \_operation: , line:236:32, endln:236:47
                  |vpiParent:
                  \_operation: , line:236:17, endln:236:47
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_read_trigger.i_rst_n), line:236:40, endln:236:47
                    |vpiParent:
                    \_operation: , line:236:32, endln:236:47
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_bit_field.g_read_trigger.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_bit_field.g_read_trigger), line:236:49, endln:243:8
                |vpiParent:
                \_event_control: , line:236:15, endln:236:48
                |vpiFullName:work@rggen_bit_field.g_read_trigger
                |vpiStmt:
                \_if_else: , line:237:7, endln:242:10
                  |vpiParent:
                  \_begin: (work@rggen_bit_field.g_read_trigger), line:236:49, endln:243:8
                  |vpiCondition:
                  \_operation: , line:237:11, endln:237:19
                    |vpiParent:
                    \_begin: (work@rggen_bit_field.g_read_trigger), line:236:49, endln:243:8
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_bit_field.g_read_trigger.i_rst_n), line:237:12, endln:237:19
                      |vpiParent:
                      \_operation: , line:237:11, endln:237:19
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_bit_field.g_read_trigger.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_bit_field.g_read_trigger), line:237:21, endln:239:10
                    |vpiParent:
                    \_if_else: , line:237:7, endln:242:10
                    |vpiFullName:work@rggen_bit_field.g_read_trigger
                    |vpiStmt:
                    \_assignment: , line:238:9, endln:238:26
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_read_trigger), line:237:21, endln:239:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_constant: , line:238:24, endln:238:26
                        |vpiDecompile:'0
                        |vpiSize:-1
                        |BIN:0
                        |vpiConstType:3
                      |vpiLhs:
                      \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:238:9, endln:238:19
                        |vpiParent:
                        \_assignment: , line:238:9, endln:238:26
                        |vpiName:trigger
                        |vpiFullName:work@rggen_bit_field.g_read_trigger.trigger
                        |vpiIndex:
                        \_constant: , line:238:17, endln:238:18
                          |vpiParent:
                          \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:238:9, endln:238:19
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                  |vpiElseStmt:
                  \_begin: (work@rggen_bit_field.g_read_trigger), line:240:12, endln:242:10
                    |vpiParent:
                    \_if_else: , line:237:7, endln:242:10
                    |vpiFullName:work@rggen_bit_field.g_read_trigger
                    |vpiStmt:
                    \_assignment: , line:241:9, endln:241:76
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_read_trigger), line:240:12, endln:242:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_operation: , line:241:24, endln:241:76
                        |vpiParent:
                        \_assignment: , line:241:9, endln:241:76
                        |vpiOpType:26
                        |vpiOperand:
                        \_hier_path: (bit_field_if.valid), line:241:24, endln:241:42
                          |vpiParent:
                          \_operation: , line:241:24, endln:241:76
                          |vpiActual:
                          \_ref_obj: (bit_field_if), line:241:24, endln:241:36
                            |vpiParent:
                            \_hier_path: (bit_field_if.valid), line:241:24, endln:241:42
                            |vpiName:bit_field_if
                          |vpiActual:
                          \_ref_obj: (work@rggen_bit_field.g_read_trigger.valid), line:241:37, endln:241:42
                            |vpiParent:
                            \_hier_path: (bit_field_if.valid), line:241:24, endln:241:42
                            |vpiName:valid
                            |vpiFullName:work@rggen_bit_field.g_read_trigger.valid
                          |vpiName:bit_field_if.valid
                        |vpiOperand:
                        \_operation: , line:241:47, endln:241:75
                          |vpiParent:
                          \_operation: , line:241:24, endln:241:76
                          |vpiOpType:15
                          |vpiOperand:
                          \_hier_path: (bit_field_if.read_mask), line:241:47, endln:241:69
                            |vpiParent:
                            \_operation: , line:241:47, endln:241:75
                            |vpiActual:
                            \_ref_obj: (bit_field_if), line:241:47, endln:241:59
                              |vpiParent:
                              \_hier_path: (bit_field_if.read_mask), line:241:47, endln:241:69
                              |vpiName:bit_field_if
                            |vpiActual:
                            \_ref_obj: (work@rggen_bit_field.g_read_trigger.read_mask), line:241:60, endln:241:69
                              |vpiParent:
                              \_hier_path: (bit_field_if.read_mask), line:241:47, endln:241:69
                              |vpiName:read_mask
                              |vpiFullName:work@rggen_bit_field.g_read_trigger.read_mask
                            |vpiName:bit_field_if.read_mask
                          |vpiOperand:
                          \_constant: , line:241:73, endln:241:75
                            |vpiParent:
                            \_operation: , line:241:47, endln:241:75
                            |vpiDecompile:'0
                            |vpiSize:-1
                            |BIN:0
                            |vpiConstType:3
                      |vpiLhs:
                      \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:241:9, endln:241:19
                        |vpiParent:
                        \_assignment: , line:241:9, endln:241:76
                        |vpiName:trigger
                        |vpiFullName:work@rggen_bit_field.g_read_trigger.trigger
                        |vpiIndex:
                        \_constant: , line:241:17, endln:241:18
                          |vpiParent:
                          \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:241:9, endln:241:19
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
            |vpiAlwaysType:3
        |vpiElseStmt:
        \_named_begin: (work@rggen_bit_field.g_read_trigger)
          |vpiParent:
          \_gen_if_else: , line:235:12, endln:247:6
          |vpiName:g_read_trigger
          |vpiFullName:work@rggen_bit_field.g_read_trigger
          |vpiStmt:
          \_cont_assign: , line:246:13, endln:246:29
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_read_trigger)
            |vpiRhs:
            \_constant: , line:246:27, endln:246:29
              |vpiParent:
              \_cont_assign: , line:246:13, endln:246:29
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:246:13, endln:246:23
              |vpiParent:
              \_cont_assign: , line:246:13, endln:246:29
              |vpiName:trigger
              |vpiFullName:work@rggen_bit_field.g_read_trigger.trigger
              |vpiIndex:
              \_constant: , line:246:21, endln:246:22
                |vpiParent:
                \_bit_select: (work@rggen_bit_field.g_read_trigger.trigger), line:246:13, endln:246:23
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_bit_field
      |vpiStmt:
      \_gen_if_else: , line:249:12, endln:268:6
        |vpiParent:
        \_begin: (work@rggen_bit_field)
        |vpiCondition:
        \_ref_obj: (work@rggen_bit_field.STORAGE), line:249:16, endln:249:23
          |vpiParent:
          \_gen_if_else: , line:249:12, endln:268:6
          |vpiName:STORAGE
          |vpiFullName:work@rggen_bit_field.STORAGE
        |vpiStmt:
        \_named_begin: (work@rggen_bit_field.g_value)
          |vpiParent:
          \_gen_if_else: , line:249:12, endln:268:6
          |vpiName:g_value
          |vpiFullName:work@rggen_bit_field.g_value
          |vpiStmt:
          \_assignment: , line:250:23, endln:250:33
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_value)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@rggen_bit_field.g_value.value_next), line:250:23, endln:250:33
              |vpiParent:
              \_assignment: , line:250:23, endln:250:33
              |vpiTypespec:
              \_ref_typespec: (work@rggen_bit_field.g_value.value_next)
                |vpiParent:
                \_logic_var: (work@rggen_bit_field.g_value.value_next), line:250:23, endln:250:33
                |vpiFullName:work@rggen_bit_field.g_value.value_next
                |vpiActual:
                \_logic_typespec: , line:250:5, endln:250:22
              |vpiName:value_next
              |vpiFullName:work@rggen_bit_field.g_value.value_next
          |vpiStmt:
          \_cont_assign: , line:252:13, endln:256:8
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_value)
            |vpiRhs:
            \_func_call: (get_next_value), line:253:7, endln:256:8
              |vpiParent:
              \_cont_assign: , line:252:13, endln:256:8
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.value), line:254:9, endln:254:14
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:value
                |vpiFullName:work@rggen_bit_field.g_value.value
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.sw_update), line:254:16, endln:254:25
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:sw_update
                |vpiFullName:work@rggen_bit_field.g_value.sw_update
              |vpiArgument:
              \_hier_path: (bit_field_if.write_mask), line:254:27, endln:254:50
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiActual:
                \_ref_obj: (bit_field_if), line:254:27, endln:254:39
                  |vpiParent:
                  \_hier_path: (bit_field_if.write_mask), line:254:27, endln:254:50
                  |vpiName:bit_field_if
                |vpiActual:
                \_ref_obj: (work@rggen_bit_field.g_value.write_mask), line:254:40, endln:254:50
                  |vpiParent:
                  \_hier_path: (bit_field_if.write_mask), line:254:27, endln:254:50
                  |vpiName:write_mask
                  |vpiFullName:work@rggen_bit_field.g_value.write_mask
                |vpiName:bit_field_if.write_mask
              |vpiArgument:
              \_hier_path: (bit_field_if.write_data), line:254:52, endln:254:75
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiActual:
                \_ref_obj: (bit_field_if), line:254:52, endln:254:64
                  |vpiParent:
                  \_hier_path: (bit_field_if.write_data), line:254:52, endln:254:75
                  |vpiName:bit_field_if
                |vpiActual:
                \_ref_obj: (work@rggen_bit_field.g_value.write_data), line:254:65, endln:254:75
                  |vpiParent:
                  \_hier_path: (bit_field_if.write_data), line:254:52, endln:254:75
                  |vpiName:write_data
                  |vpiFullName:work@rggen_bit_field.g_value.write_data
                |vpiName:bit_field_if.write_data
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.i_hw_write_enable), line:255:9, endln:255:26
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:i_hw_write_enable
                |vpiFullName:work@rggen_bit_field.g_value.i_hw_write_enable
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.i_hw_write_data), line:255:28, endln:255:43
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:i_hw_write_data
                |vpiFullName:work@rggen_bit_field.g_value.i_hw_write_data
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.i_hw_set), line:255:45, endln:255:53
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:i_hw_set
                |vpiFullName:work@rggen_bit_field.g_value.i_hw_set
              |vpiArgument:
              \_ref_obj: (work@rggen_bit_field.g_value.i_hw_clear), line:255:55, endln:255:65
                |vpiParent:
                \_func_call: (get_next_value), line:253:7, endln:256:8
                |vpiName:i_hw_clear
                |vpiFullName:work@rggen_bit_field.g_value.i_hw_clear
              |vpiName:get_next_value
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.g_value.value_next), line:252:13, endln:252:23
              |vpiParent:
              \_cont_assign: , line:252:13, endln:256:8
              |vpiName:value_next
              |vpiFullName:work@rggen_bit_field.g_value.value_next
          |vpiStmt:
          \_always: , line:257:5, endln:264:8
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_value)
            |vpiStmt:
            \_event_control: , line:257:15, endln:257:48
              |vpiParent:
              \_always: , line:257:5, endln:264:8
              |vpiCondition:
              \_operation: , line:257:17, endln:257:47
                |vpiParent:
                \_event_control: , line:257:15, endln:257:48
                |vpiOpType:37
                |vpiOperand:
                \_operation: , line:257:17, endln:257:30
                  |vpiParent:
                  \_operation: , line:257:17, endln:257:47
                  |vpiOpType:39
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_value.i_clk), line:257:25, endln:257:30
                    |vpiParent:
                    \_operation: , line:257:17, endln:257:30
                    |vpiName:i_clk
                    |vpiFullName:work@rggen_bit_field.g_value.i_clk
                |vpiOperand:
                \_operation: , line:257:32, endln:257:47
                  |vpiParent:
                  \_operation: , line:257:17, endln:257:47
                  |vpiOpType:40
                  |vpiOperand:
                  \_ref_obj: (work@rggen_bit_field.g_value.i_rst_n), line:257:40, endln:257:47
                    |vpiParent:
                    \_operation: , line:257:32, endln:257:47
                    |vpiName:i_rst_n
                    |vpiFullName:work@rggen_bit_field.g_value.i_rst_n
              |vpiStmt:
              \_begin: (work@rggen_bit_field.g_value), line:257:49, endln:264:8
                |vpiParent:
                \_event_control: , line:257:15, endln:257:48
                |vpiFullName:work@rggen_bit_field.g_value
                |vpiStmt:
                \_if_else: , line:258:7, endln:263:10
                  |vpiParent:
                  \_begin: (work@rggen_bit_field.g_value), line:257:49, endln:264:8
                  |vpiCondition:
                  \_operation: , line:258:11, endln:258:19
                    |vpiParent:
                    \_begin: (work@rggen_bit_field.g_value), line:257:49, endln:264:8
                    |vpiOpType:3
                    |vpiOperand:
                    \_ref_obj: (work@rggen_bit_field.g_value.i_rst_n), line:258:12, endln:258:19
                      |vpiParent:
                      \_operation: , line:258:11, endln:258:19
                      |vpiName:i_rst_n
                      |vpiFullName:work@rggen_bit_field.g_value.i_rst_n
                  |vpiStmt:
                  \_begin: (work@rggen_bit_field.g_value), line:258:21, endln:260:10
                    |vpiParent:
                    \_if_else: , line:258:7, endln:263:10
                    |vpiFullName:work@rggen_bit_field.g_value
                    |vpiStmt:
                    \_assignment: , line:259:9, endln:259:31
                      |vpiParent:
                      \_begin: (work@rggen_bit_field.g_value), line:258:21, endln:260:10
                      |vpiOpType:82
                      |vpiRhs:
                      \_ref_obj: (work@rggen_bit_field.g_value.INITIAL_VALUE), line:259:18, endln:259:31
                        |vpiParent:
                        \_assignment: , line:259:9, endln:259:31
                        |vpiName:INITIAL_VALUE
                        |vpiFullName:work@rggen_bit_field.g_value.INITIAL_VALUE
                      |vpiLhs:
                      \_ref_obj: (work@rggen_bit_field.g_value.value), line:259:9, endln:259:14
                        |vpiParent:
                        \_assignment: , line:259:9, endln:259:31
                        |vpiName:value
                        |vpiFullName:work@rggen_bit_field.g_value.value
                  |vpiElseStmt:
                  \_if_stmt: , line:261:12, endln:263:10
                    |vpiParent:
                    \_if_else: , line:258:7, endln:263:10
                    |vpiCondition:
                    \_operation: , line:261:16, endln:261:57
                      |vpiParent:
                      \_if_else: , line:258:7, endln:263:10
                      |vpiOpType:27
                      |vpiOperand:
                      \_operation: , line:261:16, endln:261:44
                        |vpiParent:
                        \_operation: , line:261:16, endln:261:57
                        |vpiOpType:27
                        |vpiOperand:
                        \_bit_select: (work@rggen_bit_field.g_value.sw_update), line:261:26, endln:261:27
                          |vpiParent:
                          \_operation: , line:261:16, endln:261:44
                          |vpiName:sw_update
                          |vpiFullName:work@rggen_bit_field.g_value.sw_update
                          |vpiIndex:
                          \_constant: , line:261:26, endln:261:27
                            |vpiParent:
                            \_bit_select: (work@rggen_bit_field.g_value.sw_update), line:261:26, endln:261:27
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                        |vpiOperand:
                        \_bit_select: (work@rggen_bit_field.g_value.sw_update), line:261:42, endln:261:43
                          |vpiParent:
                          \_operation: , line:261:16, endln:261:44
                          |vpiName:sw_update
                          |vpiFullName:work@rggen_bit_field.g_value.sw_update
                          |vpiIndex:
                          \_constant: , line:261:42, endln:261:43
                            |vpiParent:
                            \_bit_select: (work@rggen_bit_field.g_value.sw_update), line:261:42, endln:261:43
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                      |vpiOperand:
                      \_ref_obj: (work@rggen_bit_field.g_value.hw_update), line:261:48, endln:261:57
                        |vpiParent:
                        \_operation: , line:261:16, endln:261:57
                        |vpiName:hw_update
                        |vpiFullName:work@rggen_bit_field.g_value.hw_update
                    |vpiStmt:
                    \_begin: (work@rggen_bit_field.g_value), line:261:59, endln:263:10
                      |vpiParent:
                      \_if_stmt: , line:261:12, endln:263:10
                      |vpiFullName:work@rggen_bit_field.g_value
                      |vpiStmt:
                      \_assignment: , line:262:9, endln:262:28
                        |vpiParent:
                        \_begin: (work@rggen_bit_field.g_value), line:261:59, endln:263:10
                        |vpiOpType:82
                        |vpiRhs:
                        \_ref_obj: (work@rggen_bit_field.g_value.value_next), line:262:18, endln:262:28
                          |vpiParent:
                          \_assignment: , line:262:9, endln:262:28
                          |vpiName:value_next
                          |vpiFullName:work@rggen_bit_field.g_value.value_next
                        |vpiLhs:
                        \_ref_obj: (work@rggen_bit_field.g_value.value), line:262:9, endln:262:14
                          |vpiParent:
                          \_assignment: , line:262:9, endln:262:28
                          |vpiName:value
                          |vpiFullName:work@rggen_bit_field.g_value.value
            |vpiAlwaysType:3
        |vpiElseStmt:
        \_named_begin: (work@rggen_bit_field.g_value)
          |vpiParent:
          \_gen_if_else: , line:249:12, endln:268:6
          |vpiName:g_value
          |vpiFullName:work@rggen_bit_field.g_value
          |vpiStmt:
          \_cont_assign: , line:267:13, endln:267:28
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_value)
            |vpiRhs:
            \_ref_obj: (work@rggen_bit_field.g_value.i_value), line:267:21, endln:267:28
              |vpiParent:
              \_cont_assign: , line:267:13, endln:267:28
              |vpiName:i_value
              |vpiFullName:work@rggen_bit_field.g_value.i_value
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.g_value.value), line:267:13, endln:267:18
              |vpiParent:
              \_cont_assign: , line:267:13, endln:267:28
              |vpiName:value
              |vpiFullName:work@rggen_bit_field.g_value.value
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_bit_field (work@rggen_bit_field), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field.sv, line:1:1, endln:279:10
    |vpiStmt:
    \_begin: (work@rggen_bit_field)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_bit_field
      |vpiStmt:
      \_gen_if_else: , line:270:12, endln:278:6
        |vpiParent:
        \_begin: (work@rggen_bit_field)
        |vpiCondition:
        \_operation: , line:270:16, endln:270:28
          |vpiParent:
          \_gen_if_else: , line:270:12, endln:278:6
          |vpiOpType:3
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field.SW_READABLE), line:270:17, endln:270:28
            |vpiParent:
            \_operation: , line:270:16, endln:270:28
            |vpiName:SW_READABLE
            |vpiFullName:work@rggen_bit_field.SW_READABLE
        |vpiStmt:
        \_named_begin: (work@rggen_bit_field.g_read_data)
          |vpiParent:
          \_gen_if_else: , line:270:12, endln:278:6
          |vpiName:g_read_data
          |vpiFullName:work@rggen_bit_field.g_read_data
          |vpiStmt:
          \_cont_assign: , line:271:13, endln:271:27
            |vpiParent:
            \_named_begin: (work@rggen_bit_field.g_read_data)
            |vpiRhs:
            \_constant: , line:271:25, endln:271:27
              |vpiParent:
              \_cont_assign: , line:271:13, endln:271:27
              |vpiDecompile:'0
              |vpiSize:-1
              |BIN:0
              |vpiConstType:3
            |vpiLhs:
            \_ref_obj: (work@rggen_bit_field.g_read_data.read_data), line:271:13, endln:271:22
              |vpiParent:
              \_cont_assign: , line:271:13, endln:271:27
              |vpiName:read_data
              |vpiFullName:work@rggen_bit_field.g_read_data.read_data
        |vpiElseStmt:
        \_begin: (work@rggen_bit_field)
          |vpiParent:
          \_gen_if_else: , line:270:12, endln:278:6
          |vpiFullName:work@rggen_bit_field
          |vpiStmt:
          \_gen_if_else: , line:273:8, endln:278:6
            |vpiParent:
            \_begin: (work@rggen_bit_field)
            |vpiCondition:
            \_ref_obj: (work@rggen_bit_field.EXTERNAL_READ_DATA), line:273:12, endln:273:30
              |vpiParent:
              \_gen_if_else: , line:273:8, endln:278:6
              |vpiName:EXTERNAL_READ_DATA
              |vpiFullName:work@rggen_bit_field.EXTERNAL_READ_DATA
            |vpiStmt:
            \_named_begin: (work@rggen_bit_field.g_read_data)
              |vpiParent:
              \_gen_if_else: , line:273:8, endln:278:6
              |vpiName:g_read_data
              |vpiFullName:work@rggen_bit_field.g_read_data
              |vpiStmt:
              \_cont_assign: , line:274:13, endln:274:32
                |vpiParent:
                \_named_begin: (work@rggen_bit_field.g_read_data)
                |vpiRhs:
                \_ref_obj: (work@rggen_bit_field.g_read_data.i_value), line:274:25, endln:274:32
                  |vpiParent:
                  \_cont_assign: , line:274:13, endln:274:32
                  |vpiName:i_value
                  |vpiFullName:work@rggen_bit_field.g_read_data.i_value
                |vpiLhs:
                \_ref_obj: (work@rggen_bit_field.g_read_data.read_data), line:274:13, endln:274:22
                  |vpiParent:
                  \_cont_assign: , line:274:13, endln:274:32
                  |vpiName:read_data
                  |vpiFullName:work@rggen_bit_field.g_read_data.read_data
            |vpiElseStmt:
            \_named_begin: (work@rggen_bit_field.g_read_data)
              |vpiParent:
              \_gen_if_else: , line:273:8, endln:278:6
              |vpiName:g_read_data
              |vpiFullName:work@rggen_bit_field.g_read_data
              |vpiStmt:
              \_cont_assign: , line:277:13, endln:277:30
                |vpiParent:
                \_named_begin: (work@rggen_bit_field.g_read_data)
                |vpiRhs:
                \_ref_obj: (work@rggen_bit_field.g_read_data.value), line:277:25, endln:277:30
                  |vpiParent:
                  \_cont_assign: , line:277:13, endln:277:30
                  |vpiName:value
                  |vpiFullName:work@rggen_bit_field.g_read_data.value
                |vpiLhs:
                \_ref_obj: (work@rggen_bit_field.g_read_data.read_data), line:277:13, endln:277:22
                  |vpiParent:
                  \_cont_assign: , line:277:13, endln:277:30
                  |vpiName:read_data
                  |vpiFullName:work@rggen_bit_field.g_read_data.read_data
|uhdmallModules:
\_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_bit_field_w01trg
  |vpiParameter:
  \_parameter: (work@rggen_bit_field_w01trg.TRIGGER_VALUE), line:2:17, endln:2:30
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_w01trg.TRIGGER_VALUE)
      |vpiParent:
      \_parameter: (work@rggen_bit_field_w01trg.TRIGGER_VALUE), line:2:17, endln:2:30
      |vpiFullName:work@rggen_bit_field_w01trg.TRIGGER_VALUE
      |vpiActual:
      \_bit_typespec: , line:2:13, endln:2:16
    |vpiName:TRIGGER_VALUE
    |vpiFullName:work@rggen_bit_field_w01trg.TRIGGER_VALUE
  |vpiParameter:
  \_parameter: (work@rggen_bit_field_w01trg.WIDTH), line:3:17, endln:3:22
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_w01trg.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_bit_field_w01trg.WIDTH), line:3:17, endln:3:22
      |vpiFullName:work@rggen_bit_field_w01trg.WIDTH
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_bit_field_w01trg.WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:35
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:2:33, endln:2:35
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:35
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field_w01trg)
        |vpiParent:
        \_constant: , line:2:33, endln:2:35
        |vpiFullName:work@rggen_bit_field_w01trg
        |vpiActual:
        \_bit_typespec: , line:2:13, endln:2:16
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_bit_field_w01trg.TRIGGER_VALUE), line:2:17, endln:2:30
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:34
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_constant: , line:3:33, endln:3:34
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:34
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field_w01trg)
        |vpiParent:
        \_constant: , line:3:33, endln:3:34
        |vpiFullName:work@rggen_bit_field_w01trg
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_bit_field_w01trg.WIDTH), line:3:17, endln:3:22
  |vpiDefName:work@rggen_bit_field_w01trg
  |vpiTaskFunc:
  \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:get_trigger
    |vpiFullName:work@rggen_bit_field_w01trg.get_trigger
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_bit_field_w01trg.get_trigger), line:31:22, endln:31:39
      |vpiParent:
      \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_bit_field_w01trg.get_trigger)
        |vpiParent:
        \_logic_var: (work@rggen_bit_field_w01trg.get_trigger), line:31:22, endln:31:39
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger
        |vpiActual:
        \_logic_typespec: , line:31:22, endln:31:39
      |vpiFullName:work@rggen_bit_field_w01trg.get_trigger
    |vpiIODecl:
    \_io_decl: (mask), line:32:23, endln:32:27
      |vpiParent:
      \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
      |vpiDirection:1
      |vpiName:mask
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field_w01trg.get_trigger.mask)
        |vpiParent:
        \_io_decl: (mask), line:32:23, endln:32:27
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.mask
        |vpiActual:
        \_logic_typespec: , line:32:5, endln:32:10
    |vpiIODecl:
    \_io_decl: (write_data), line:33:23, endln:33:33
      |vpiParent:
      \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
      |vpiDirection:1
      |vpiName:write_data
      |vpiTypedef:
      \_ref_typespec: (work@rggen_bit_field_w01trg.get_trigger.write_data)
        |vpiParent:
        \_io_decl: (write_data), line:33:23, endln:33:33
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.write_data
        |vpiActual:
        \_logic_typespec: , line:33:5, endln:33:10
    |vpiStmt:
    \_if_else: , line:35:5, endln:40:8
      |vpiParent:
      \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
      |vpiCondition:
      \_ref_obj: (work@rggen_bit_field_w01trg.get_trigger.TRIGGER_VALUE), line:35:9, endln:35:22
        |vpiParent:
        \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
        |vpiName:TRIGGER_VALUE
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.TRIGGER_VALUE
      |vpiStmt:
      \_begin: (work@rggen_bit_field_w01trg.get_trigger), line:35:24, endln:37:8
        |vpiParent:
        \_if_else: , line:35:5, endln:40:8
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger
        |vpiStmt:
        \_return_stmt: , line:36:7, endln:36:13
          |vpiParent:
          \_begin: (work@rggen_bit_field_w01trg.get_trigger), line:35:24, endln:37:8
          |vpiCondition:
          \_operation: , line:36:14, endln:36:31
            |vpiParent:
            \_return_stmt: , line:36:7, endln:36:13
            |vpiOpType:28
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field_w01trg.get_trigger.mask), line:36:14, endln:36:18
              |vpiParent:
              \_operation: , line:36:14, endln:36:31
              |vpiName:mask
              |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.mask
              |vpiActual:
              \_io_decl: (mask), line:32:23, endln:32:27
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field_w01trg.get_trigger.write_data), line:36:21, endln:36:31
              |vpiParent:
              \_operation: , line:36:14, endln:36:31
              |vpiName:write_data
              |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.write_data
              |vpiActual:
              \_io_decl: (write_data), line:33:23, endln:33:33
      |vpiElseStmt:
      \_begin: (work@rggen_bit_field_w01trg.get_trigger), line:38:10, endln:40:8
        |vpiParent:
        \_if_else: , line:35:5, endln:40:8
        |vpiFullName:work@rggen_bit_field_w01trg.get_trigger
        |vpiStmt:
        \_return_stmt: , line:39:7, endln:39:13
          |vpiParent:
          \_begin: (work@rggen_bit_field_w01trg.get_trigger), line:38:10, endln:40:8
          |vpiCondition:
          \_operation: , line:39:14, endln:39:34
            |vpiParent:
            \_return_stmt: , line:39:7, endln:39:13
            |vpiOpType:28
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field_w01trg.get_trigger.mask), line:39:14, endln:39:18
              |vpiParent:
              \_operation: , line:39:14, endln:39:34
              |vpiName:mask
              |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.mask
              |vpiActual:
              \_io_decl: (mask), line:32:23, endln:32:27
            |vpiOperand:
            \_operation: , line:39:22, endln:39:33
              |vpiParent:
              \_operation: , line:39:14, endln:39:34
              |vpiOpType:4
              |vpiOperand:
              \_ref_obj: (work@rggen_bit_field_w01trg.get_trigger.write_data), line:39:23, endln:39:33
                |vpiParent:
                \_operation: , line:39:22, endln:39:33
                |vpiName:write_data
                |vpiFullName:work@rggen_bit_field_w01trg.get_trigger.write_data
                |vpiActual:
                \_io_decl: (write_data), line:33:23, endln:33:33
    |vpiInstance:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.i_clk), line:5:33, endln:5:38
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_bit_field_w01trg.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.i_rst_n), line:6:33, endln:6:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_bit_field_w01trg.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.i_value), line:8:33, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_value
    |vpiFullName:work@rggen_bit_field_w01trg.i_value
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.o_trigger), line:9:33, endln:9:42
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:o_trigger
    |vpiFullName:work@rggen_bit_field_w01trg.o_trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_bit_field_w01trg.trigger)
      |vpiParent:
      \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
      |vpiFullName:work@rggen_bit_field_w01trg.trigger
      |vpiActual:
      \_logic_typespec: , line:11:3, endln:11:20
    |vpiName:trigger
    |vpiFullName:work@rggen_bit_field_w01trg.trigger
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_bit_field_w01trg.bit_field_if), line:7:33, endln:7:45
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:bit_field_if
    |vpiFullName:work@rggen_bit_field_w01trg.bit_field_if
  |vpiPort:
  \_port: (i_clk), line:5:33, endln:5:38
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field_w01trg.i_clk.i_clk), line:5:33, endln:5:38
      |vpiParent:
      \_port: (i_clk), line:5:33, endln:5:38
      |vpiName:i_clk
      |vpiFullName:work@rggen_bit_field_w01trg.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.i_clk), line:5:33, endln:5:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field_w01trg.i_clk)
      |vpiParent:
      \_port: (i_clk), line:5:33, endln:5:38
      |vpiFullName:work@rggen_bit_field_w01trg.i_clk
      |vpiActual:
      \_logic_typespec: , line:5:11, endln:5:16
  |vpiPort:
  \_port: (i_rst_n), line:6:33, endln:6:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field_w01trg.i_rst_n.i_rst_n), line:6:33, endln:6:40
      |vpiParent:
      \_port: (i_rst_n), line:6:33, endln:6:40
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_bit_field_w01trg.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.i_rst_n), line:6:33, endln:6:40
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field_w01trg.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:6:33, endln:6:40
      |vpiFullName:work@rggen_bit_field_w01trg.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:6:11, endln:6:16
  |vpiPort:
  \_port: (bit_field_if), line:7:33, endln:7:45
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:bit_field_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field_w01trg.bit_field_if.bit_field_if), line:7:33, endln:7:45
      |vpiParent:
      \_port: (bit_field_if), line:7:33, endln:7:45
      |vpiName:bit_field_if
      |vpiFullName:work@rggen_bit_field_w01trg.bit_field_if.bit_field_if
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.bit_field_if), line:7:33, endln:7:45
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field_w01trg.bit_field_if)
      |vpiParent:
      \_port: (bit_field_if), line:7:33, endln:7:45
      |vpiFullName:work@rggen_bit_field_w01trg.bit_field_if
      |vpiActual:
      \_interface_typespec: (bit_field), line:7:22, endln:7:31
  |vpiPort:
  \_port: (i_value), line:8:33, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:i_value
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field_w01trg.i_value.i_value), line:8:33, endln:8:40
      |vpiParent:
      \_port: (i_value), line:8:33, endln:8:40
      |vpiName:i_value
      |vpiFullName:work@rggen_bit_field_w01trg.i_value.i_value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.i_value), line:8:33, endln:8:40
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field_w01trg.i_value)
      |vpiParent:
      \_port: (i_value), line:8:33, endln:8:40
      |vpiFullName:work@rggen_bit_field_w01trg.i_value
      |vpiActual:
      \_logic_typespec: , line:8:11, endln:8:28
  |vpiPort:
  \_port: (o_trigger), line:9:33, endln:9:42
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiName:o_trigger
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_bit_field_w01trg.o_trigger.o_trigger), line:9:33, endln:9:42
      |vpiParent:
      \_port: (o_trigger), line:9:33, endln:9:42
      |vpiName:o_trigger
      |vpiFullName:work@rggen_bit_field_w01trg.o_trigger.o_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.o_trigger), line:9:33, endln:9:42
    |vpiTypedef:
    \_ref_typespec: (work@rggen_bit_field_w01trg.o_trigger)
      |vpiParent:
      \_port: (o_trigger), line:9:33, endln:9:42
      |vpiFullName:work@rggen_bit_field_w01trg.o_trigger
      |vpiActual:
      \_logic_typespec: , line:9:11, endln:9:28
  |vpiProcess:
  \_always: , line:17:3, endln:29:6
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiStmt:
    \_event_control: , line:17:13, endln:17:46
      |vpiParent:
      \_always: , line:17:3, endln:29:6
      |vpiCondition:
      \_operation: , line:17:15, endln:17:45
        |vpiParent:
        \_event_control: , line:17:13, endln:17:46
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:17:15, endln:17:28
          |vpiParent:
          \_operation: , line:17:15, endln:17:45
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field_w01trg.i_clk), line:17:23, endln:17:28
            |vpiParent:
            \_operation: , line:17:15, endln:17:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_bit_field_w01trg.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_bit_field_w01trg.i_clk), line:5:33, endln:5:38
        |vpiOperand:
        \_operation: , line:17:30, endln:17:45
          |vpiParent:
          \_operation: , line:17:15, endln:17:45
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_bit_field_w01trg.i_rst_n), line:17:38, endln:17:45
            |vpiParent:
            \_operation: , line:17:30, endln:17:45
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_bit_field_w01trg.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_bit_field_w01trg.i_rst_n), line:6:33, endln:6:40
      |vpiStmt:
      \_begin: (work@rggen_bit_field_w01trg), line:17:47, endln:29:6
        |vpiParent:
        \_event_control: , line:17:13, endln:17:46
        |vpiFullName:work@rggen_bit_field_w01trg
        |vpiStmt:
        \_if_else: , line:18:5, endln:28:8
          |vpiParent:
          \_begin: (work@rggen_bit_field_w01trg), line:17:47, endln:29:6
          |vpiCondition:
          \_operation: , line:18:9, endln:18:17
            |vpiParent:
            \_begin: (work@rggen_bit_field_w01trg), line:17:47, endln:29:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_bit_field_w01trg.i_rst_n), line:18:10, endln:18:17
              |vpiParent:
              \_operation: , line:18:9, endln:18:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_bit_field_w01trg.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_bit_field_w01trg.i_rst_n), line:6:33, endln:6:40
          |vpiStmt:
          \_begin: (work@rggen_bit_field_w01trg), line:18:19, endln:20:8
            |vpiParent:
            \_if_else: , line:18:5, endln:28:8
            |vpiFullName:work@rggen_bit_field_w01trg
            |vpiStmt:
            \_assignment: , line:19:7, endln:19:20
              |vpiParent:
              \_begin: (work@rggen_bit_field_w01trg), line:18:19, endln:20:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:19:18, endln:19:20
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:19:7, endln:19:14
                |vpiParent:
                \_assignment: , line:19:7, endln:19:20
                |vpiName:trigger
                |vpiFullName:work@rggen_bit_field_w01trg.trigger
                |vpiActual:
                \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
          |vpiElseStmt:
          \_if_else: , line:21:10, endln:28:8
            |vpiParent:
            \_if_else: , line:18:5, endln:28:8
            |vpiCondition:
            \_hier_path: (bit_field_if.valid), line:21:14, endln:21:32
              |vpiParent:
              \_if_else: , line:18:5, endln:28:8
              |vpiActual:
              \_ref_obj: (bit_field_if), line:21:14, endln:21:26
                |vpiParent:
                \_hier_path: (bit_field_if.valid), line:21:14, endln:21:32
                |vpiName:bit_field_if
              |vpiActual:
              \_ref_obj: (work@rggen_bit_field_w01trg.valid), line:21:27, endln:21:32
                |vpiParent:
                \_hier_path: (bit_field_if.valid), line:21:14, endln:21:32
                |vpiName:valid
                |vpiFullName:work@rggen_bit_field_w01trg.valid
              |vpiName:bit_field_if.valid
            |vpiStmt:
            \_begin: (work@rggen_bit_field_w01trg), line:21:34, endln:25:8
              |vpiParent:
              \_if_else: , line:21:10, endln:28:8
              |vpiFullName:work@rggen_bit_field_w01trg
              |vpiStmt:
              \_assignment: , line:22:7, endln:24:8
                |vpiParent:
                \_begin: (work@rggen_bit_field_w01trg), line:21:34, endln:25:8
                |vpiOpType:82
                |vpiRhs:
                \_func_call: (get_trigger), line:22:18, endln:24:8
                  |vpiParent:
                  \_assignment: , line:22:7, endln:24:8
                  |vpiArgument:
                  \_hier_path: (bit_field_if.write_mask), line:23:9, endln:23:32
                    |vpiParent:
                    \_func_call: (get_trigger), line:22:18, endln:24:8
                    |vpiActual:
                    \_ref_obj: (bit_field_if), line:23:9, endln:23:21
                      |vpiParent:
                      \_hier_path: (bit_field_if.write_mask), line:23:9, endln:23:32
                      |vpiName:bit_field_if
                    |vpiActual:
                    \_ref_obj: (work@rggen_bit_field_w01trg.write_mask), line:23:22, endln:23:32
                      |vpiParent:
                      \_hier_path: (bit_field_if.write_mask), line:23:9, endln:23:32
                      |vpiName:write_mask
                      |vpiFullName:work@rggen_bit_field_w01trg.write_mask
                    |vpiName:bit_field_if.write_mask
                  |vpiArgument:
                  \_hier_path: (bit_field_if.write_data), line:23:34, endln:23:57
                    |vpiParent:
                    \_func_call: (get_trigger), line:22:18, endln:24:8
                    |vpiActual:
                    \_ref_obj: (bit_field_if), line:23:34, endln:23:46
                      |vpiParent:
                      \_hier_path: (bit_field_if.write_data), line:23:34, endln:23:57
                      |vpiName:bit_field_if
                    |vpiActual:
                    \_ref_obj: (work@rggen_bit_field_w01trg.write_data), line:23:47, endln:23:57
                      |vpiParent:
                      \_hier_path: (bit_field_if.write_data), line:23:34, endln:23:57
                      |vpiName:write_data
                      |vpiFullName:work@rggen_bit_field_w01trg.write_data
                    |vpiName:bit_field_if.write_data
                  |vpiName:get_trigger
                  |vpiFunction:
                  \_function: (work@rggen_bit_field_w01trg.get_trigger), line:31:3, endln:41:14
                |vpiLhs:
                \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:22:7, endln:22:14
                  |vpiParent:
                  \_assignment: , line:22:7, endln:24:8
                  |vpiName:trigger
                  |vpiFullName:work@rggen_bit_field_w01trg.trigger
                  |vpiActual:
                  \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
            |vpiElseStmt:
            \_if_stmt: , line:26:10, endln:28:8
              |vpiParent:
              \_if_else: , line:21:10, endln:28:8
              |vpiCondition:
              \_operation: , line:26:14, endln:26:27
                |vpiParent:
                \_if_else: , line:21:10, endln:28:8
                |vpiOpType:15
                |vpiOperand:
                \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:26:14, endln:26:21
                  |vpiParent:
                  \_operation: , line:26:14, endln:26:27
                  |vpiName:trigger
                  |vpiFullName:work@rggen_bit_field_w01trg.trigger
                  |vpiActual:
                  \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
                |vpiOperand:
                \_constant: , line:26:25, endln:26:27
                  |vpiParent:
                  \_operation: , line:26:14, endln:26:27
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
              |vpiStmt:
              \_begin: (work@rggen_bit_field_w01trg), line:26:29, endln:28:8
                |vpiParent:
                \_if_stmt: , line:26:10, endln:28:8
                |vpiFullName:work@rggen_bit_field_w01trg
                |vpiStmt:
                \_assignment: , line:27:7, endln:27:20
                  |vpiParent:
                  \_begin: (work@rggen_bit_field_w01trg), line:26:29, endln:28:8
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:27:18, endln:27:20
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                  |vpiLhs:
                  \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:27:7, endln:27:14
                    |vpiParent:
                    \_assignment: , line:27:7, endln:27:20
                    |vpiName:trigger
                    |vpiFullName:work@rggen_bit_field_w01trg.trigger
                    |vpiActual:
                    \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:13:11, endln:13:44
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field_w01trg.i_value), line:13:37, endln:13:44
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:44
      |vpiName:i_value
      |vpiFullName:work@rggen_bit_field_w01trg.i_value
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.i_value), line:8:33, endln:8:40
    |vpiLhs:
    \_hier_path: (bit_field_if.read_data), line:13:11, endln:13:33
      |vpiParent:
      \_cont_assign: , line:13:11, endln:13:44
      |vpiActual:
      \_ref_obj: (bit_field_if), line:13:24, endln:13:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_data), line:13:11, endln:13:33
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (read_data), line:13:24, endln:13:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_data), line:13:11, endln:13:33
        |vpiName:read_data
      |vpiName:bit_field_if.read_data
  |vpiContAssign:
  \_cont_assign: , line:14:11, endln:14:44
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:14:37, endln:14:44
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:44
      |vpiName:trigger
      |vpiFullName:work@rggen_bit_field_w01trg.trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
    |vpiLhs:
    \_hier_path: (bit_field_if.value), line:14:11, endln:14:29
      |vpiParent:
      \_cont_assign: , line:14:11, endln:14:44
      |vpiActual:
      \_ref_obj: (bit_field_if), line:14:24, endln:14:29
        |vpiParent:
        \_hier_path: (bit_field_if.value), line:14:11, endln:14:29
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (value), line:14:24, endln:14:29
        |vpiParent:
        \_hier_path: (bit_field_if.value), line:14:11, endln:14:29
        |vpiName:value
      |vpiName:bit_field_if.value
  |vpiContAssign:
  \_cont_assign: , line:15:11, endln:15:44
    |vpiParent:
    \_module_inst: work@rggen_bit_field_w01trg (work@rggen_bit_field_w01trg), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_bit_field_w01trg.sv, line:1:1, endln:42:10
    |vpiRhs:
    \_ref_obj: (work@rggen_bit_field_w01trg.trigger), line:15:37, endln:15:44
      |vpiParent:
      \_cont_assign: , line:15:11, endln:15:44
      |vpiName:trigger
      |vpiFullName:work@rggen_bit_field_w01trg.trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.trigger), line:11:21, endln:11:28
    |vpiLhs:
    \_ref_obj: (work@rggen_bit_field_w01trg.o_trigger), line:15:11, endln:15:20
      |vpiParent:
      \_cont_assign: , line:15:11, endln:15:44
      |vpiName:o_trigger
      |vpiFullName:work@rggen_bit_field_w01trg.o_trigger
      |vpiActual:
      \_logic_net: (work@rggen_bit_field_w01trg.o_trigger), line:9:33, endln:9:42
|uhdmallModules:
\_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_default_register
  |vpiParameter:
  \_parameter: (work@rggen_default_register.READABLE), line:2:37, endln:2:45
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.READABLE)
      |vpiParent:
      \_parameter: (work@rggen_default_register.READABLE), line:2:37, endln:2:45
      |vpiFullName:work@rggen_default_register.READABLE
      |vpiActual:
      \_bit_typespec: , line:2:13, endln:2:16
    |vpiName:READABLE
    |vpiFullName:work@rggen_default_register.READABLE
  |vpiParameter:
  \_parameter: (work@rggen_default_register.WRITABLE), line:3:37, endln:3:45
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.WRITABLE)
      |vpiParent:
      \_parameter: (work@rggen_default_register.WRITABLE), line:3:37, endln:3:45
      |vpiFullName:work@rggen_default_register.WRITABLE
      |vpiActual:
      \_bit_typespec: , line:3:13, endln:3:16
    |vpiName:WRITABLE
    |vpiFullName:work@rggen_default_register.WRITABLE
  |vpiParameter:
  \_parameter: (work@rggen_default_register.ADDRESS_WIDTH), line:4:37, endln:4:50
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_default_register.ADDRESS_WIDTH), line:4:37, endln:4:50
      |vpiFullName:work@rggen_default_register.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_default_register.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_default_register.OFFSET_ADDRESS), line:5:37, endln:5:51
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.OFFSET_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_default_register.OFFSET_ADDRESS), line:5:37, endln:5:51
      |vpiFullName:work@rggen_default_register.OFFSET_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:5:13, endln:5:36
    |vpiName:OFFSET_ADDRESS
    |vpiFullName:work@rggen_default_register.OFFSET_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_default_register.BUS_WIDTH), line:6:37, endln:6:46
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_default_register.BUS_WIDTH), line:6:37, endln:6:46
      |vpiFullName:work@rggen_default_register.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_default_register.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_default_register.DATA_WIDTH), line:7:37, endln:7:47
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_default_register.DATA_WIDTH), line:7:37, endln:7:47
      |vpiFullName:work@rggen_default_register.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:7:13, endln:7:16
    |vpiSigned:1
    |vpiName:DATA_WIDTH
    |vpiFullName:work@rggen_default_register.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_default_register.VALUE_WIDTH), line:8:37, endln:8:48
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_default_register.VALUE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_default_register.VALUE_WIDTH), line:8:37, endln:8:48
      |vpiFullName:work@rggen_default_register.VALUE_WIDTH
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:16
    |vpiSigned:1
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_default_register.VALUE_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:2:37, endln:2:56
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_constant: , line:2:55, endln:2:56
      |vpiParent:
      \_param_assign: , line:2:37, endln:2:56
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_default_register)
        |vpiParent:
        \_constant: , line:2:55, endln:2:56
        |vpiFullName:work@rggen_default_register
        |vpiActual:
        \_bit_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_default_register.READABLE), line:2:37, endln:2:45
  |vpiParamAssign:
  \_param_assign: , line:3:37, endln:3:56
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_constant: , line:3:55, endln:3:56
      |vpiParent:
      \_param_assign: , line:3:37, endln:3:56
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_default_register)
        |vpiParent:
        \_constant: , line:3:55, endln:3:56
        |vpiFullName:work@rggen_default_register
        |vpiActual:
        \_bit_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_default_register.WRITABLE), line:3:37, endln:3:45
  |vpiParamAssign:
  \_param_assign: , line:4:37, endln:4:56
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_constant: , line:4:55, endln:4:56
      |vpiParent:
      \_param_assign: , line:4:37, endln:4:56
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_default_register)
        |vpiParent:
        \_constant: , line:4:55, endln:4:56
        |vpiFullName:work@rggen_default_register
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_default_register.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiParamAssign:
  \_param_assign: , line:5:37, endln:5:57
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_constant: , line:5:55, endln:5:57
      |vpiParent:
      \_param_assign: , line:5:37, endln:5:57
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_default_register)
        |vpiParent:
        \_constant: , line:5:55, endln:5:57
        |vpiFullName:work@rggen_default_register
        |vpiActual:
        \_bit_typespec: , line:5:13, endln:5:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_default_register.OFFSET_ADDRESS), line:5:37, endln:5:51
  |vpiParamAssign:
  \_param_assign: , line:6:37, endln:6:57
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_constant: , line:6:55, endln:6:57
      |vpiParent:
      \_param_assign: , line:6:37, endln:6:57
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_default_register)
        |vpiParent:
        \_constant: , line:6:55, endln:6:57
        |vpiFullName:work@rggen_default_register
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_default_register.BUS_WIDTH), line:6:37, endln:6:46
  |vpiParamAssign:
  \_param_assign: , line:7:37, endln:7:64
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_ref_obj: (work@rggen_default_register.BUS_WIDTH), line:7:55, endln:7:64
      |vpiParent:
      \_param_assign: , line:7:37, endln:7:64
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_default_register.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_default_register.DATA_WIDTH), line:7:37, endln:7:47
  |vpiParamAssign:
  \_param_assign: , line:8:37, endln:8:64
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiRhs:
    \_ref_obj: (work@rggen_default_register.BUS_WIDTH), line:8:55, endln:8:64
      |vpiParent:
      \_param_assign: , line:8:37, endln:8:64
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_default_register.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_default_register.VALUE_WIDTH), line:8:37, endln:8:48
  |vpiDefName:work@rggen_default_register
  |vpiNet:
  \_logic_net: (work@rggen_default_register.i_clk), line:10:31, endln:10:36
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_default_register.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_default_register.i_rst_n), line:11:31, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_default_register.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_default_register.register_if), line:12:31, endln:12:42
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:register_if
    |vpiFullName:work@rggen_default_register.register_if
  |vpiNet:
  \_logic_net: (work@rggen_default_register.bit_field_if), line:13:31, endln:13:43
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:bit_field_if
    |vpiFullName:work@rggen_default_register.bit_field_if
  |vpiPort:
  \_port: (i_clk), line:10:31, endln:10:36
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_default_register.i_clk.i_clk), line:10:31, endln:10:36
      |vpiParent:
      \_port: (i_clk), line:10:31, endln:10:36
      |vpiName:i_clk
      |vpiFullName:work@rggen_default_register.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_default_register.i_clk), line:10:31, endln:10:36
    |vpiTypedef:
    \_ref_typespec: (work@rggen_default_register.i_clk)
      |vpiParent:
      \_port: (i_clk), line:10:31, endln:10:36
      |vpiFullName:work@rggen_default_register.i_clk
      |vpiActual:
      \_logic_typespec: , line:10:9, endln:10:14
  |vpiPort:
  \_port: (i_rst_n), line:11:31, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_default_register.i_rst_n.i_rst_n), line:11:31, endln:11:38
      |vpiParent:
      \_port: (i_rst_n), line:11:31, endln:11:38
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_default_register.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_default_register.i_rst_n), line:11:31, endln:11:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_default_register.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:11:31, endln:11:38
      |vpiFullName:work@rggen_default_register.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:11:9, endln:11:14
  |vpiPort:
  \_port: (register_if), line:12:31, endln:12:42
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_default_register.register_if.register_if), line:12:31, endln:12:42
      |vpiParent:
      \_port: (register_if), line:12:31, endln:12:42
      |vpiName:register_if
      |vpiFullName:work@rggen_default_register.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_default_register.register_if), line:12:31, endln:12:42
    |vpiTypedef:
    \_ref_typespec: (work@rggen_default_register.register_if)
      |vpiParent:
      \_port: (register_if), line:12:31, endln:12:42
      |vpiFullName:work@rggen_default_register.register_if
      |vpiActual:
      \_interface_typespec: (register), line:12:21, endln:12:29
  |vpiPort:
  \_port: (bit_field_if), line:13:31, endln:13:43
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:bit_field_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_default_register.bit_field_if.bit_field_if), line:13:31, endln:13:43
      |vpiParent:
      \_port: (bit_field_if), line:13:31, endln:13:43
      |vpiName:bit_field_if
      |vpiFullName:work@rggen_default_register.bit_field_if.bit_field_if
      |vpiActual:
      \_logic_net: (work@rggen_default_register.bit_field_if), line:13:31, endln:13:43
    |vpiTypedef:
    \_ref_typespec: (work@rggen_default_register.bit_field_if)
      |vpiParent:
      \_port: (bit_field_if), line:13:31, endln:13:43
      |vpiFullName:work@rggen_default_register.bit_field_if
      |vpiActual:
      \_interface_typespec: (register), line:13:22, endln:13:30
  |vpiRefModule:
  \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
    |vpiParent:
    \_module_inst: work@rggen_default_register (work@rggen_default_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_default_register.sv, line:1:1, endln:30:10
    |vpiName:u_register_common
    |vpiDefName:work@rggen_register_common
    |vpiActual:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiPort:
    \_port: (i_clk), line:24:5, endln:24:40
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen_default_register.u_register_common.i_clk.i_clk), line:24:26, endln:24:31
        |vpiParent:
        \_port: (i_clk), line:24:5, endln:24:40
        |vpiName:i_clk
        |vpiFullName:work@rggen_default_register.u_register_common.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@rggen_default_register.i_clk), line:10:31, endln:10:36
    |vpiPort:
    \_port: (i_rst_n), line:25:5, endln:25:40
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen_default_register.u_register_common.i_rst_n.i_rst_n), line:25:26, endln:25:33
        |vpiParent:
        \_port: (i_rst_n), line:25:5, endln:25:40
        |vpiName:i_rst_n
        |vpiFullName:work@rggen_default_register.u_register_common.i_rst_n.i_rst_n
        |vpiActual:
        \_logic_net: (work@rggen_default_register.i_rst_n), line:11:31, endln:11:38
    |vpiPort:
    \_port: (register_if), line:26:5, endln:26:40
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
      |vpiName:register_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_default_register.u_register_common.register_if.register_if), line:26:26, endln:26:37
        |vpiParent:
        \_port: (register_if), line:26:5, endln:26:40
        |vpiName:register_if
        |vpiFullName:work@rggen_default_register.u_register_common.register_if.register_if
        |vpiActual:
        \_logic_net: (work@rggen_default_register.register_if), line:12:31, endln:12:42
    |vpiPort:
    \_port: (i_additional_match), line:27:5, endln:27:32
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
      |vpiName:i_additional_match
      |vpiHighConn:
      \_constant: , line:27:26, endln:27:30
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_port: (bit_field_if), line:28:5, endln:28:40
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:23:5, endln:23:22
      |vpiName:bit_field_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_default_register.u_register_common.bit_field_if.bit_field_if), line:28:26, endln:28:38
        |vpiParent:
        \_port: (bit_field_if), line:28:5, endln:28:40
        |vpiName:bit_field_if
        |vpiFullName:work@rggen_default_register.u_register_common.bit_field_if.bit_field_if
        |vpiActual:
        \_logic_net: (work@rggen_default_register.bit_field_if), line:13:31, endln:13:43
|uhdmallModules:
\_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_external_register
  |vpiParameter:
  \_parameter: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_external_register.ADDRESS_WIDTH), line:4:37, endln:4:50
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_external_register.ADDRESS_WIDTH), line:4:37, endln:4:50
      |vpiFullName:work@rggen_external_register.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_external_register.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_external_register.BUS_WIDTH), line:5:37, endln:5:46
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_external_register.BUS_WIDTH), line:5:37, endln:5:46
      |vpiFullName:work@rggen_external_register.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:5:13, endln:5:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_external_register.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_external_register.VALUE_WIDTH), line:6:37, endln:6:48
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.VALUE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_external_register.VALUE_WIDTH), line:6:37, endln:6:48
      |vpiFullName:work@rggen_external_register.VALUE_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_external_register.VALUE_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_external_register.START_ADDRESS), line:7:37, endln:7:50
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.START_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_external_register.START_ADDRESS), line:7:37, endln:7:50
      |vpiFullName:work@rggen_external_register.START_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:7:13, endln:7:36
    |vpiName:START_ADDRESS
    |vpiFullName:work@rggen_external_register.START_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_external_register.BYTE_SIZE), line:8:37, endln:8:46
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.BYTE_SIZE)
      |vpiParent:
      \_parameter: (work@rggen_external_register.BYTE_SIZE), line:8:37, endln:8:46
      |vpiFullName:work@rggen_external_register.BYTE_SIZE
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:16
    |vpiSigned:1
    |vpiName:BYTE_SIZE
    |vpiFullName:work@rggen_external_register.BYTE_SIZE
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:37, endln:4:54
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:4:53, endln:4:54
      |vpiParent:
      \_param_assign: , line:4:37, endln:4:54
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:4:53, endln:4:54
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_external_register.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiParamAssign:
  \_param_assign: , line:5:37, endln:5:55
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:5:53, endln:5:55
      |vpiParent:
      \_param_assign: , line:5:37, endln:5:55
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:5:53, endln:5:55
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_external_register.BUS_WIDTH), line:5:37, endln:5:46
  |vpiParamAssign:
  \_param_assign: , line:6:37, endln:6:62
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_ref_obj: (work@rggen_external_register.BUS_WIDTH), line:6:53, endln:6:62
      |vpiParent:
      \_param_assign: , line:6:37, endln:6:62
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_external_register.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_external_register.VALUE_WIDTH), line:6:37, endln:6:48
  |vpiParamAssign:
  \_param_assign: , line:7:37, endln:7:55
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:7:53, endln:7:55
      |vpiParent:
      \_param_assign: , line:7:37, endln:7:55
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:7:53, endln:7:55
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_bit_typespec: , line:7:13, endln:7:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_external_register.START_ADDRESS), line:7:37, endln:7:50
  |vpiParamAssign:
  \_param_assign: , line:8:37, endln:8:54
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_constant: , line:8:53, endln:8:54
      |vpiParent:
      \_param_assign: , line:8:37, endln:8:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_constant: , line:8:53, endln:8:54
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:8:13, endln:8:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_external_register.BYTE_SIZE), line:8:37, endln:8:46
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_external_register
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiTaskFunc:
  \_function: (work@rggen_external_register.get_bus_address), line:55:3, endln:59:14
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:get_bus_address
    |vpiFullName:work@rggen_external_register.get_bus_address
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_external_register.get_bus_address), line:55:22, endln:55:47
      |vpiParent:
      \_function: (work@rggen_external_register.get_bus_address), line:55:3, endln:59:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register.get_bus_address)
        |vpiParent:
        \_logic_var: (work@rggen_external_register.get_bus_address), line:55:22, endln:55:47
        |vpiFullName:work@rggen_external_register.get_bus_address
        |vpiActual:
        \_logic_typespec: , line:55:22, endln:55:47
      |vpiFullName:work@rggen_external_register.get_bus_address
    |vpiIODecl:
    \_io_decl: (address), line:56:31, endln:56:38
      |vpiParent:
      \_function: (work@rggen_external_register.get_bus_address), line:55:3, endln:59:14
      |vpiDirection:1
      |vpiName:address
      |vpiTypedef:
      \_ref_typespec: (work@rggen_external_register.get_bus_address.address)
        |vpiParent:
        \_io_decl: (address), line:56:31, endln:56:38
        |vpiFullName:work@rggen_external_register.get_bus_address.address
        |vpiActual:
        \_logic_typespec: , line:56:5, endln:56:10
    |vpiStmt:
    \_return_stmt: , line:58:5, endln:58:11
      |vpiParent:
      \_function: (work@rggen_external_register.get_bus_address), line:55:3, endln:59:14
      |vpiCondition:
      \_operation: , line:58:12, endln:58:35
        |vpiParent:
        \_return_stmt: , line:58:5, endln:58:11
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@rggen_external_register.get_bus_address.address), line:58:12, endln:58:19
          |vpiParent:
          \_operation: , line:58:12, endln:58:35
          |vpiName:address
          |vpiFullName:work@rggen_external_register.get_bus_address.address
          |vpiActual:
          \_io_decl: (address), line:56:31, endln:56:38
        |vpiOperand:
        \_ref_obj: (work@rggen_external_register.get_bus_address.START_ADDRESS), line:58:22, endln:58:35
          |vpiParent:
          \_operation: , line:58:12, endln:58:35
          |vpiName:START_ADDRESS
          |vpiFullName:work@rggen_external_register.get_bus_address.START_ADDRESS
    |vpiInstance:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
  |vpiNet:
  \_logic_net: (work@rggen_external_register.i_clk), line:10:31, endln:10:36
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_external_register.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_external_register.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_external_register.match)
      |vpiParent:
      \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
      |vpiFullName:work@rggen_external_register.match
      |vpiActual:
      \_logic_typespec: , line:16:3, endln:16:8
    |vpiName:match
    |vpiFullName:work@rggen_external_register.match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_external_register.register_if), line:12:31, endln:12:42
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:register_if
    |vpiFullName:work@rggen_external_register.register_if
  |vpiNet:
  \_logic_net: (work@rggen_external_register.bus_if), line:13:31, endln:13:37
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:bus_if
    |vpiFullName:work@rggen_external_register.bus_if
  |vpiPort:
  \_port: (i_clk), line:10:31, endln:10:36
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_external_register.i_clk.i_clk), line:10:31, endln:10:36
      |vpiParent:
      \_port: (i_clk), line:10:31, endln:10:36
      |vpiName:i_clk
      |vpiFullName:work@rggen_external_register.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_external_register.i_clk), line:10:31, endln:10:36
    |vpiTypedef:
    \_ref_typespec: (work@rggen_external_register.i_clk)
      |vpiParent:
      \_port: (i_clk), line:10:31, endln:10:36
      |vpiFullName:work@rggen_external_register.i_clk
      |vpiActual:
      \_logic_typespec: , line:10:9, endln:10:14
  |vpiPort:
  \_port: (i_rst_n), line:11:31, endln:11:38
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_external_register.i_rst_n.i_rst_n), line:11:31, endln:11:38
      |vpiParent:
      \_port: (i_rst_n), line:11:31, endln:11:38
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_external_register.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_external_register.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:11:31, endln:11:38
      |vpiFullName:work@rggen_external_register.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:11:9, endln:11:14
  |vpiPort:
  \_port: (register_if), line:12:31, endln:12:42
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_external_register.register_if.register_if), line:12:31, endln:12:42
      |vpiParent:
      \_port: (register_if), line:12:31, endln:12:42
      |vpiName:register_if
      |vpiFullName:work@rggen_external_register.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_external_register.register_if), line:12:31, endln:12:42
    |vpiTypedef:
    \_ref_typespec: (work@rggen_external_register.register_if)
      |vpiParent:
      \_port: (register_if), line:12:31, endln:12:42
      |vpiFullName:work@rggen_external_register.register_if
      |vpiActual:
      \_interface_typespec: (register), line:12:21, endln:12:29
  |vpiPort:
  \_port: (bus_if), line:13:31, endln:13:37
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:bus_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_external_register.bus_if.bus_if), line:13:31, endln:13:37
      |vpiParent:
      \_port: (bus_if), line:13:31, endln:13:37
      |vpiName:bus_if
      |vpiFullName:work@rggen_external_register.bus_if.bus_if
      |vpiActual:
      \_logic_net: (work@rggen_external_register.bus_if), line:13:31, endln:13:37
    |vpiTypedef:
    \_ref_typespec: (work@rggen_external_register.bus_if)
      |vpiParent:
      \_port: (bus_if), line:13:31, endln:13:37
      |vpiFullName:work@rggen_external_register.bus_if
      |vpiActual:
      \_interface_typespec: (master), line:13:16, endln:13:22
  |vpiProcess:
  \_always: , line:32:3, endln:42:6
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiStmt:
    \_event_control: , line:32:13, endln:32:46
      |vpiParent:
      \_always: , line:32:3, endln:42:6
      |vpiCondition:
      \_operation: , line:32:15, endln:32:45
        |vpiParent:
        \_event_control: , line:32:13, endln:32:46
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:32:15, endln:32:28
          |vpiParent:
          \_operation: , line:32:15, endln:32:45
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_external_register.i_clk), line:32:23, endln:32:28
            |vpiParent:
            \_operation: , line:32:15, endln:32:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_external_register.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_external_register.i_clk), line:10:31, endln:10:36
        |vpiOperand:
        \_operation: , line:32:30, endln:32:45
          |vpiParent:
          \_operation: , line:32:15, endln:32:45
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_external_register.i_rst_n), line:32:38, endln:32:45
            |vpiParent:
            \_operation: , line:32:30, endln:32:45
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_external_register.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
      |vpiStmt:
      \_begin: (work@rggen_external_register), line:32:47, endln:42:6
        |vpiParent:
        \_event_control: , line:32:13, endln:32:46
        |vpiFullName:work@rggen_external_register
        |vpiStmt:
        \_if_else: , line:33:5, endln:41:8
          |vpiParent:
          \_begin: (work@rggen_external_register), line:32:47, endln:42:6
          |vpiCondition:
          \_operation: , line:33:9, endln:33:17
            |vpiParent:
            \_begin: (work@rggen_external_register), line:32:47, endln:42:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_external_register.i_rst_n), line:33:10, endln:33:17
              |vpiParent:
              \_operation: , line:33:9, endln:33:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_external_register.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
          |vpiStmt:
          \_begin: (work@rggen_external_register), line:33:19, endln:35:8
            |vpiParent:
            \_if_else: , line:33:5, endln:41:8
            |vpiFullName:work@rggen_external_register
            |vpiStmt:
            \_assignment: , line:34:7, endln:34:26
              |vpiParent:
              \_begin: (work@rggen_external_register), line:33:19, endln:35:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:34:24, endln:34:26
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_hier_path: (bus_if.valid), line:34:7, endln:34:19
                |vpiParent:
                \_assignment: , line:34:7, endln:34:26
                |vpiActual:
                \_ref_obj: (bus_if), line:34:14, endln:34:19
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:34:7, endln:34:19
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (valid), line:34:14, endln:34:19
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:34:7, endln:34:19
                  |vpiName:valid
                |vpiName:bus_if.valid
          |vpiElseStmt:
          \_if_else: , line:36:10, endln:41:8
            |vpiParent:
            \_if_else: , line:33:5, endln:41:8
            |vpiCondition:
            \_operation: , line:36:14, endln:36:42
              |vpiParent:
              \_if_else: , line:33:5, endln:41:8
              |vpiOpType:26
              |vpiOperand:
              \_hier_path: (bus_if.valid), line:36:14, endln:36:26
                |vpiParent:
                \_operation: , line:36:14, endln:36:42
                |vpiActual:
                \_ref_obj: (bus_if), line:36:14, endln:36:20
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:36:14, endln:36:26
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_external_register.valid), line:36:21, endln:36:26
                  |vpiParent:
                  \_hier_path: (bus_if.valid), line:36:14, endln:36:26
                  |vpiName:valid
                  |vpiFullName:work@rggen_external_register.valid
                |vpiName:bus_if.valid
              |vpiOperand:
              \_hier_path: (bus_if.ready), line:36:30, endln:36:42
                |vpiParent:
                \_operation: , line:36:14, endln:36:42
                |vpiActual:
                \_ref_obj: (bus_if), line:36:30, endln:36:36
                  |vpiParent:
                  \_hier_path: (bus_if.ready), line:36:30, endln:36:42
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (work@rggen_external_register.ready), line:36:37, endln:36:42
                  |vpiParent:
                  \_hier_path: (bus_if.ready), line:36:30, endln:36:42
                  |vpiName:ready
                  |vpiFullName:work@rggen_external_register.ready
                |vpiName:bus_if.ready
            |vpiStmt:
            \_begin: (work@rggen_external_register), line:36:44, endln:38:8
              |vpiParent:
              \_if_else: , line:36:10, endln:41:8
              |vpiFullName:work@rggen_external_register
              |vpiStmt:
              \_assignment: , line:37:7, endln:37:26
                |vpiParent:
                \_begin: (work@rggen_external_register), line:36:44, endln:38:8
                |vpiOpType:82
                |vpiRhs:
                \_constant: , line:37:24, endln:37:26
                  |vpiDecompile:'0
                  |vpiSize:-1
                  |BIN:0
                  |vpiConstType:3
                |vpiLhs:
                \_hier_path: (bus_if.valid), line:37:7, endln:37:19
                  |vpiParent:
                  \_assignment: , line:37:7, endln:37:26
                  |vpiActual:
                  \_ref_obj: (bus_if), line:37:14, endln:37:19
                    |vpiParent:
                    \_hier_path: (bus_if.valid), line:37:7, endln:37:19
                    |vpiName:bus_if
                  |vpiActual:
                  \_ref_obj: (valid), line:37:14, endln:37:19
                    |vpiParent:
                    \_hier_path: (bus_if.valid), line:37:7, endln:37:19
                    |vpiName:valid
                  |vpiName:bus_if.valid
            |vpiElseStmt:
            \_if_stmt: , line:39:10, endln:41:8
              |vpiParent:
              \_if_else: , line:36:10, endln:41:8
              |vpiCondition:
              \_operation: , line:39:14, endln:39:40
                |vpiParent:
                \_if_else: , line:36:10, endln:41:8
                |vpiOpType:26
                |vpiOperand:
                \_hier_path: (register_if.valid), line:39:14, endln:39:31
                  |vpiParent:
                  \_operation: , line:39:14, endln:39:40
                  |vpiActual:
                  \_ref_obj: (register_if), line:39:14, endln:39:25
                    |vpiParent:
                    \_hier_path: (register_if.valid), line:39:14, endln:39:31
                    |vpiName:register_if
                  |vpiActual:
                  \_ref_obj: (work@rggen_external_register.valid), line:39:26, endln:39:31
                    |vpiParent:
                    \_hier_path: (register_if.valid), line:39:14, endln:39:31
                    |vpiName:valid
                    |vpiFullName:work@rggen_external_register.valid
                  |vpiName:register_if.valid
                |vpiOperand:
                \_ref_obj: (work@rggen_external_register.match), line:39:35, endln:39:40
                  |vpiParent:
                  \_operation: , line:39:14, endln:39:40
                  |vpiName:match
                  |vpiFullName:work@rggen_external_register.match
                  |vpiActual:
                  \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
              |vpiStmt:
              \_begin: (work@rggen_external_register), line:39:42, endln:41:8
                |vpiParent:
                \_if_stmt: , line:39:10, endln:41:8
                |vpiFullName:work@rggen_external_register
                |vpiStmt:
                \_assignment: , line:40:7, endln:40:26
                  |vpiParent:
                  \_begin: (work@rggen_external_register), line:39:42, endln:41:8
                  |vpiOpType:82
                  |vpiRhs:
                  \_constant: , line:40:24, endln:40:26
                    |vpiDecompile:'1
                    |vpiSize:-1
                    |BIN:1
                    |vpiConstType:3
                  |vpiLhs:
                  \_hier_path: (bus_if.valid), line:40:7, endln:40:19
                    |vpiParent:
                    \_assignment: , line:40:7, endln:40:26
                    |vpiActual:
                    \_ref_obj: (bus_if), line:40:14, endln:40:19
                      |vpiParent:
                      \_hier_path: (bus_if.valid), line:40:7, endln:40:19
                      |vpiName:bus_if
                    |vpiActual:
                    \_ref_obj: (valid), line:40:14, endln:40:19
                      |vpiParent:
                      \_hier_path: (bus_if.valid), line:40:7, endln:40:19
                      |vpiName:valid
                    |vpiName:bus_if.valid
    |vpiAlwaysType:3
  |vpiProcess:
  \_always: , line:44:3, endln:53:6
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiStmt:
    \_event_control: , line:44:13, endln:44:46
      |vpiParent:
      \_always: , line:44:3, endln:53:6
      |vpiCondition:
      \_operation: , line:44:15, endln:44:45
        |vpiParent:
        \_event_control: , line:44:13, endln:44:46
        |vpiOpType:37
        |vpiOperand:
        \_operation: , line:44:15, endln:44:28
          |vpiParent:
          \_operation: , line:44:15, endln:44:45
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@rggen_external_register.i_clk), line:44:23, endln:44:28
            |vpiParent:
            \_operation: , line:44:15, endln:44:28
            |vpiName:i_clk
            |vpiFullName:work@rggen_external_register.i_clk
            |vpiActual:
            \_logic_net: (work@rggen_external_register.i_clk), line:10:31, endln:10:36
        |vpiOperand:
        \_operation: , line:44:30, endln:44:45
          |vpiParent:
          \_operation: , line:44:15, endln:44:45
          |vpiOpType:40
          |vpiOperand:
          \_ref_obj: (work@rggen_external_register.i_rst_n), line:44:38, endln:44:45
            |vpiParent:
            \_operation: , line:44:30, endln:44:45
            |vpiName:i_rst_n
            |vpiFullName:work@rggen_external_register.i_rst_n
            |vpiActual:
            \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
      |vpiStmt:
      \_begin: (work@rggen_external_register), line:44:47, endln:53:6
        |vpiParent:
        \_event_control: , line:44:13, endln:44:46
        |vpiFullName:work@rggen_external_register
        |vpiStmt:
        \_if_else: , line:45:5, endln:52:8
          |vpiParent:
          \_begin: (work@rggen_external_register), line:44:47, endln:53:6
          |vpiCondition:
          \_operation: , line:45:9, endln:45:17
            |vpiParent:
            \_begin: (work@rggen_external_register), line:44:47, endln:53:6
            |vpiOpType:3
            |vpiOperand:
            \_ref_obj: (work@rggen_external_register.i_rst_n), line:45:10, endln:45:17
              |vpiParent:
              \_operation: , line:45:9, endln:45:17
              |vpiName:i_rst_n
              |vpiFullName:work@rggen_external_register.i_rst_n
              |vpiActual:
              \_logic_net: (work@rggen_external_register.i_rst_n), line:11:31, endln:11:38
          |vpiStmt:
          \_begin: (work@rggen_external_register), line:45:19, endln:48:8
            |vpiParent:
            \_if_else: , line:45:5, endln:52:8
            |vpiFullName:work@rggen_external_register
            |vpiStmt:
            \_assignment: , line:46:7, endln:46:28
              |vpiParent:
              \_begin: (work@rggen_external_register), line:45:19, endln:48:8
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:46:26, endln:46:28
                |vpiDecompile:'0
                |vpiSize:-1
                |BIN:0
                |vpiConstType:3
              |vpiLhs:
              \_hier_path: (bus_if.address), line:46:7, endln:46:21
                |vpiParent:
                \_assignment: , line:46:7, endln:46:28
                |vpiActual:
                \_ref_obj: (bus_if), line:46:14, endln:46:21
                  |vpiParent:
                  \_hier_path: (bus_if.address), line:46:7, endln:46:21
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (address), line:46:14, endln:46:21
                  |vpiParent:
                  \_hier_path: (bus_if.address), line:46:7, endln:46:21
                  |vpiName:address
                |vpiName:bus_if.address
            |vpiStmt:
            \_assignment: , line:47:7, endln:47:36
              |vpiParent:
              \_begin: (work@rggen_external_register), line:45:19, endln:48:8
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@rggen_external_register.RGGEN_READ), line:47:26, endln:47:36
                |vpiParent:
                \_assignment: , line:47:7, endln:47:36
                |vpiName:RGGEN_READ
                |vpiFullName:work@rggen_external_register.RGGEN_READ
                |vpiActual:
                \_enum_const: (RGGEN_READ), line:3:5, endln:3:32
              |vpiLhs:
              \_hier_path: (bus_if.access), line:47:7, endln:47:20
                |vpiParent:
                \_assignment: , line:47:7, endln:47:36
                |vpiActual:
                \_ref_obj: (bus_if), line:47:14, endln:47:20
                  |vpiParent:
                  \_hier_path: (bus_if.access), line:47:7, endln:47:20
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (access), line:47:14, endln:47:20
                  |vpiParent:
                  \_hier_path: (bus_if.access), line:47:7, endln:47:20
                  |vpiName:access
                |vpiName:bus_if.access
          |vpiElseStmt:
          \_if_stmt: , line:49:10, endln:52:8
            |vpiParent:
            \_if_else: , line:45:5, endln:52:8
            |vpiCondition:
            \_operation: , line:49:14, endln:49:40
              |vpiParent:
              \_if_else: , line:45:5, endln:52:8
              |vpiOpType:26
              |vpiOperand:
              \_hier_path: (register_if.valid), line:49:14, endln:49:31
                |vpiParent:
                \_operation: , line:49:14, endln:49:40
                |vpiActual:
                \_ref_obj: (register_if), line:49:14, endln:49:25
                  |vpiParent:
                  \_hier_path: (register_if.valid), line:49:14, endln:49:31
                  |vpiName:register_if
                |vpiActual:
                \_ref_obj: (work@rggen_external_register.valid), line:49:26, endln:49:31
                  |vpiParent:
                  \_hier_path: (register_if.valid), line:49:14, endln:49:31
                  |vpiName:valid
                  |vpiFullName:work@rggen_external_register.valid
                |vpiName:register_if.valid
              |vpiOperand:
              \_ref_obj: (work@rggen_external_register.match), line:49:35, endln:49:40
                |vpiParent:
                \_operation: , line:49:14, endln:49:40
                |vpiName:match
                |vpiFullName:work@rggen_external_register.match
                |vpiActual:
                \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
            |vpiStmt:
            \_begin: (work@rggen_external_register), line:49:42, endln:52:8
              |vpiParent:
              \_if_stmt: , line:49:10, endln:52:8
              |vpiFullName:work@rggen_external_register
              |vpiStmt:
              \_assignment: , line:50:7, endln:50:62
                |vpiParent:
                \_begin: (work@rggen_external_register), line:49:42, endln:52:8
                |vpiOpType:82
                |vpiRhs:
                \_func_call: (get_bus_address), line:50:26, endln:50:62
                  |vpiParent:
                  \_assignment: , line:50:7, endln:50:62
                  |vpiArgument:
                  \_hier_path: (register_if.address), line:50:42, endln:50:61
                    |vpiParent:
                    \_func_call: (get_bus_address), line:50:26, endln:50:62
                    |vpiActual:
                    \_ref_obj: (register_if), line:50:42, endln:50:53
                      |vpiParent:
                      \_hier_path: (register_if.address), line:50:42, endln:50:61
                      |vpiName:register_if
                    |vpiActual:
                    \_ref_obj: (work@rggen_external_register.address), line:50:54, endln:50:61
                      |vpiParent:
                      \_hier_path: (register_if.address), line:50:42, endln:50:61
                      |vpiName:address
                      |vpiFullName:work@rggen_external_register.address
                    |vpiName:register_if.address
                  |vpiName:get_bus_address
                  |vpiFunction:
                  \_function: (work@rggen_external_register.get_bus_address), line:55:3, endln:59:14
                |vpiLhs:
                \_hier_path: (bus_if.address), line:50:7, endln:50:21
                  |vpiParent:
                  \_assignment: , line:50:7, endln:50:62
                  |vpiActual:
                  \_ref_obj: (bus_if), line:50:14, endln:50:21
                    |vpiParent:
                    \_hier_path: (bus_if.address), line:50:7, endln:50:21
                    |vpiName:bus_if
                  |vpiActual:
                  \_ref_obj: (address), line:50:14, endln:50:21
                    |vpiParent:
                    \_hier_path: (bus_if.address), line:50:7, endln:50:21
                    |vpiName:address
                  |vpiName:bus_if.address
              |vpiStmt:
              \_assignment: , line:51:7, endln:51:44
                |vpiParent:
                \_begin: (work@rggen_external_register), line:49:42, endln:52:8
                |vpiOpType:82
                |vpiRhs:
                \_hier_path: (register_if.access), line:51:26, endln:51:44
                  |vpiParent:
                  \_assignment: , line:51:7, endln:51:44
                  |vpiActual:
                  \_ref_obj: (register_if), line:51:26, endln:51:37
                    |vpiParent:
                    \_hier_path: (register_if.access), line:51:26, endln:51:44
                    |vpiName:register_if
                  |vpiActual:
                  \_ref_obj: (work@rggen_external_register.access), line:51:38, endln:51:44
                    |vpiParent:
                    \_hier_path: (register_if.access), line:51:26, endln:51:44
                    |vpiName:access
                    |vpiFullName:work@rggen_external_register.access
                  |vpiName:register_if.access
                |vpiLhs:
                \_hier_path: (bus_if.access), line:51:7, endln:51:20
                  |vpiParent:
                  \_assignment: , line:51:7, endln:51:44
                  |vpiActual:
                  \_ref_obj: (bus_if), line:51:14, endln:51:20
                    |vpiParent:
                    \_hier_path: (bus_if.access), line:51:7, endln:51:20
                    |vpiName:bus_if
                  |vpiActual:
                  \_ref_obj: (access), line:51:14, endln:51:20
                    |vpiParent:
                    \_hier_path: (bus_if.access), line:51:7, endln:51:20
                    |vpiName:access
                  |vpiName:bus_if.access
    |vpiAlwaysType:3
  |vpiProcess:
  \_always: , line:61:3, endln:66:6
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiStmt:
    \_event_control: , line:61:13, endln:61:29
      |vpiParent:
      \_always: , line:61:3, endln:66:6
      |vpiCondition:
      \_operation: , line:61:15, endln:61:28
        |vpiParent:
        \_event_control: , line:61:13, endln:61:29
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@rggen_external_register.i_clk), line:61:23, endln:61:28
          |vpiParent:
          \_operation: , line:61:15, endln:61:28
          |vpiName:i_clk
          |vpiFullName:work@rggen_external_register.i_clk
          |vpiActual:
          \_logic_net: (work@rggen_external_register.i_clk), line:10:31, endln:10:36
      |vpiStmt:
      \_begin: (work@rggen_external_register), line:61:30, endln:66:6
        |vpiParent:
        \_event_control: , line:61:13, endln:61:29
        |vpiFullName:work@rggen_external_register
        |vpiStmt:
        \_if_stmt: , line:62:5, endln:65:8
          |vpiParent:
          \_begin: (work@rggen_external_register), line:61:30, endln:66:6
          |vpiCondition:
          \_operation: , line:62:9, endln:62:35
            |vpiParent:
            \_begin: (work@rggen_external_register), line:61:30, endln:66:6
            |vpiOpType:26
            |vpiOperand:
            \_hier_path: (register_if.valid), line:62:9, endln:62:26
              |vpiParent:
              \_operation: , line:62:9, endln:62:35
              |vpiActual:
              \_ref_obj: (register_if), line:62:9, endln:62:20
                |vpiParent:
                \_hier_path: (register_if.valid), line:62:9, endln:62:26
                |vpiName:register_if
              |vpiActual:
              \_ref_obj: (work@rggen_external_register.valid), line:62:21, endln:62:26
                |vpiParent:
                \_hier_path: (register_if.valid), line:62:9, endln:62:26
                |vpiName:valid
                |vpiFullName:work@rggen_external_register.valid
              |vpiName:register_if.valid
            |vpiOperand:
            \_ref_obj: (work@rggen_external_register.match), line:62:30, endln:62:35
              |vpiParent:
              \_operation: , line:62:9, endln:62:35
              |vpiName:match
              |vpiFullName:work@rggen_external_register.match
              |vpiActual:
              \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
          |vpiStmt:
          \_begin: (work@rggen_external_register), line:62:37, endln:65:8
            |vpiParent:
            \_if_stmt: , line:62:5, endln:65:8
            |vpiFullName:work@rggen_external_register
            |vpiStmt:
            \_assignment: , line:63:7, endln:63:50
              |vpiParent:
              \_begin: (work@rggen_external_register), line:62:37, endln:65:8
              |vpiOpType:82
              |vpiRhs:
              \_hier_path: (register_if.write_data), line:63:28, endln:63:50
                |vpiParent:
                \_assignment: , line:63:7, endln:63:50
                |vpiActual:
                \_ref_obj: (register_if), line:63:28, endln:63:39
                  |vpiParent:
                  \_hier_path: (register_if.write_data), line:63:28, endln:63:50
                  |vpiName:register_if
                |vpiActual:
                \_ref_obj: (work@rggen_external_register.write_data), line:63:40, endln:63:50
                  |vpiParent:
                  \_hier_path: (register_if.write_data), line:63:28, endln:63:50
                  |vpiName:write_data
                  |vpiFullName:work@rggen_external_register.write_data
                |vpiName:register_if.write_data
              |vpiLhs:
              \_hier_path: (bus_if.write_data), line:63:7, endln:63:24
                |vpiParent:
                \_assignment: , line:63:7, endln:63:50
                |vpiActual:
                \_ref_obj: (bus_if), line:63:14, endln:63:24
                  |vpiParent:
                  \_hier_path: (bus_if.write_data), line:63:7, endln:63:24
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (write_data), line:63:14, endln:63:24
                  |vpiParent:
                  \_hier_path: (bus_if.write_data), line:63:7, endln:63:24
                  |vpiName:write_data
                |vpiName:bus_if.write_data
            |vpiStmt:
            \_assignment: , line:64:7, endln:64:46
              |vpiParent:
              \_begin: (work@rggen_external_register), line:62:37, endln:65:8
              |vpiOpType:82
              |vpiRhs:
              \_hier_path: (register_if.strobe), line:64:28, endln:64:46
                |vpiParent:
                \_assignment: , line:64:7, endln:64:46
                |vpiActual:
                \_ref_obj: (register_if), line:64:28, endln:64:39
                  |vpiParent:
                  \_hier_path: (register_if.strobe), line:64:28, endln:64:46
                  |vpiName:register_if
                |vpiActual:
                \_ref_obj: (work@rggen_external_register.strobe), line:64:40, endln:64:46
                  |vpiParent:
                  \_hier_path: (register_if.strobe), line:64:28, endln:64:46
                  |vpiName:strobe
                  |vpiFullName:work@rggen_external_register.strobe
                |vpiName:register_if.strobe
              |vpiLhs:
              \_hier_path: (bus_if.strobe), line:64:7, endln:64:20
                |vpiParent:
                \_assignment: , line:64:7, endln:64:46
                |vpiActual:
                \_ref_obj: (bus_if), line:64:14, endln:64:20
                  |vpiParent:
                  \_hier_path: (bus_if.strobe), line:64:7, endln:64:20
                  |vpiName:bus_if
                |vpiActual:
                \_ref_obj: (strobe), line:64:14, endln:64:20
                  |vpiParent:
                  \_hier_path: (bus_if.strobe), line:64:7, endln:64:20
                  |vpiName:strobe
                |vpiName:bus_if.strobe
    |vpiAlwaysType:3
  |vpiContAssign:
  \_cont_assign: , line:69:11, endln:69:40
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_ref_obj: (work@rggen_external_register.match), line:69:35, endln:69:40
      |vpiParent:
      \_cont_assign: , line:69:11, endln:69:40
      |vpiName:match
      |vpiFullName:work@rggen_external_register.match
      |vpiActual:
      \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
    |vpiLhs:
    \_hier_path: (register_if.active), line:69:11, endln:69:29
      |vpiParent:
      \_cont_assign: , line:69:11, endln:69:40
      |vpiActual:
      \_ref_obj: (register_if), line:69:23, endln:69:29
        |vpiParent:
        \_hier_path: (register_if.active), line:69:11, endln:69:29
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (active), line:69:23, endln:69:29
        |vpiParent:
        \_hier_path: (register_if.active), line:69:11, endln:69:29
        |vpiName:active
      |vpiName:register_if.active
  |vpiContAssign:
  \_cont_assign: , line:70:11, endln:70:69
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_operation: , line:70:35, endln:70:69
      |vpiParent:
      \_cont_assign: , line:70:11, endln:70:69
      |vpiOpType:32
      |vpiOperand:
      \_hier_path: (bus_if.valid), line:70:36, endln:70:48
        |vpiParent:
        \_operation: , line:70:35, endln:70:69
        |vpiActual:
        \_ref_obj: (bus_if), line:70:36, endln:70:42
          |vpiParent:
          \_hier_path: (bus_if.valid), line:70:36, endln:70:48
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_external_register.valid), line:70:43, endln:70:48
          |vpiParent:
          \_hier_path: (bus_if.valid), line:70:36, endln:70:48
          |vpiName:valid
          |vpiFullName:work@rggen_external_register.valid
        |vpiName:bus_if.valid
      |vpiOperand:
      \_hier_path: (bus_if.ready), line:70:52, endln:70:64
        |vpiParent:
        \_operation: , line:70:35, endln:70:69
        |vpiActual:
        \_ref_obj: (bus_if), line:70:52, endln:70:58
          |vpiParent:
          \_hier_path: (bus_if.ready), line:70:52, endln:70:64
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_external_register.ready), line:70:59, endln:70:64
          |vpiParent:
          \_hier_path: (bus_if.ready), line:70:52, endln:70:64
          |vpiName:ready
          |vpiFullName:work@rggen_external_register.ready
        |vpiName:bus_if.ready
      |vpiOperand:
      \_constant: , line:70:67, endln:70:69
        |vpiParent:
        \_operation: , line:70:35, endln:70:69
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_hier_path: (register_if.ready), line:70:11, endln:70:28
      |vpiParent:
      \_cont_assign: , line:70:11, endln:70:69
      |vpiActual:
      \_ref_obj: (register_if), line:70:23, endln:70:28
        |vpiParent:
        \_hier_path: (register_if.ready), line:70:11, endln:70:28
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (ready), line:70:23, endln:70:28
        |vpiParent:
        \_hier_path: (register_if.ready), line:70:11, endln:70:28
        |vpiName:ready
      |vpiName:register_if.ready
  |vpiContAssign:
  \_cont_assign: , line:71:11, endln:71:48
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_hier_path: (bus_if.status), line:71:35, endln:71:48
      |vpiParent:
      \_cont_assign: , line:71:11, endln:71:48
      |vpiActual:
      \_ref_obj: (bus_if), line:71:35, endln:71:41
        |vpiParent:
        \_hier_path: (bus_if.status), line:71:35, endln:71:48
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (work@rggen_external_register.status), line:71:42, endln:71:48
        |vpiParent:
        \_hier_path: (bus_if.status), line:71:35, endln:71:48
        |vpiName:status
        |vpiFullName:work@rggen_external_register.status
      |vpiName:bus_if.status
    |vpiLhs:
    \_hier_path: (register_if.status), line:71:11, endln:71:29
      |vpiParent:
      \_cont_assign: , line:71:11, endln:71:48
      |vpiActual:
      \_ref_obj: (register_if), line:71:23, endln:71:29
        |vpiParent:
        \_hier_path: (register_if.status), line:71:11, endln:71:29
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (status), line:71:23, endln:71:29
        |vpiParent:
        \_hier_path: (register_if.status), line:71:11, endln:71:29
        |vpiName:status
      |vpiName:register_if.status
  |vpiContAssign:
  \_cont_assign: , line:72:11, endln:72:51
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_hier_path: (bus_if.read_data), line:72:35, endln:72:51
      |vpiParent:
      \_cont_assign: , line:72:11, endln:72:51
      |vpiActual:
      \_ref_obj: (bus_if), line:72:35, endln:72:41
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:72:35, endln:72:51
        |vpiName:bus_if
      |vpiActual:
      \_ref_obj: (work@rggen_external_register.read_data), line:72:42, endln:72:51
        |vpiParent:
        \_hier_path: (bus_if.read_data), line:72:35, endln:72:51
        |vpiName:read_data
        |vpiFullName:work@rggen_external_register.read_data
      |vpiName:bus_if.read_data
    |vpiLhs:
    \_hier_path: (register_if.read_data), line:72:11, endln:72:32
      |vpiParent:
      \_cont_assign: , line:72:11, endln:72:51
      |vpiActual:
      \_ref_obj: (register_if), line:72:23, endln:72:32
        |vpiParent:
        \_hier_path: (register_if.read_data), line:72:11, endln:72:32
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (read_data), line:72:23, endln:72:32
        |vpiParent:
        \_hier_path: (register_if.read_data), line:72:11, endln:72:32
        |vpiName:read_data
      |vpiName:register_if.read_data
  |vpiContAssign:
  \_cont_assign: , line:73:11, endln:73:65
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiRhs:
    \_operation: , line:73:35, endln:73:65
      |vpiParent:
      \_cont_assign: , line:73:11, endln:73:65
      |vpiTypespec:
      \_ref_typespec: (work@rggen_external_register)
        |vpiParent:
        \_operation: , line:73:35, endln:73:65
        |vpiFullName:work@rggen_external_register
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiOpType:67
      |vpiOperand:
      \_hier_path: (bus_if.read_data), line:73:48, endln:73:64
        |vpiParent:
        \_operation: , line:73:35, endln:73:65
        |vpiActual:
        \_ref_obj: (bus_if), line:73:48, endln:73:54
          |vpiParent:
          \_hier_path: (bus_if.read_data), line:73:48, endln:73:64
          |vpiName:bus_if
        |vpiActual:
        \_ref_obj: (work@rggen_external_register.read_data), line:73:55, endln:73:64
          |vpiParent:
          \_hier_path: (bus_if.read_data), line:73:48, endln:73:64
          |vpiName:read_data
          |vpiFullName:work@rggen_external_register.read_data
        |vpiName:bus_if.read_data
    |vpiLhs:
    \_hier_path: (register_if.value), line:73:11, endln:73:28
      |vpiParent:
      \_cont_assign: , line:73:11, endln:73:65
      |vpiActual:
      \_ref_obj: (register_if), line:73:23, endln:73:28
        |vpiParent:
        \_hier_path: (register_if.value), line:73:11, endln:73:28
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (value), line:73:23, endln:73:28
        |vpiParent:
        \_hier_path: (register_if.value), line:73:11, endln:73:28
        |vpiName:value
      |vpiName:register_if.value
  |vpiRefModule:
  \_ref_module: work@rggen_address_decoder (u_decoder), line:24:5, endln:24:14
    |vpiParent:
    \_module_inst: work@rggen_external_register (work@rggen_external_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_external_register.sv, line:1:1, endln:74:10
    |vpiName:u_decoder
    |vpiDefName:work@rggen_address_decoder
    |vpiActual:
    \_module_inst: work@rggen_address_decoder (work@rggen_address_decoder), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_address_decoder.sv, line:1:1, endln:63:10
    |vpiPort:
    \_port: (i_address), line:25:5, endln:25:48
      |vpiParent:
      \_ref_module: work@rggen_address_decoder (u_decoder), line:24:5, endln:24:14
      |vpiName:i_address
      |vpiHighConn:
      \_hier_path: (register_if.address), line:25:26, endln:25:45
        |vpiParent:
        \_port: (i_address), line:25:5, endln:25:48
        |vpiActual:
        \_ref_obj: (register_if), line:25:26, endln:25:37
          |vpiParent:
          \_hier_path: (register_if.address), line:25:26, endln:25:45
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_external_register.u_decoder.i_address.address), line:25:38, endln:25:45
          |vpiParent:
          \_hier_path: (register_if.address), line:25:26, endln:25:45
          |vpiName:address
          |vpiFullName:work@rggen_external_register.u_decoder.i_address.address
        |vpiName:register_if.address
    |vpiPort:
    \_port: (i_access), line:26:5, endln:26:48
      |vpiParent:
      \_ref_module: work@rggen_address_decoder (u_decoder), line:24:5, endln:24:14
      |vpiName:i_access
      |vpiHighConn:
      \_hier_path: (register_if.access), line:26:26, endln:26:44
        |vpiParent:
        \_port: (i_access), line:26:5, endln:26:48
        |vpiActual:
        \_ref_obj: (register_if), line:26:26, endln:26:37
          |vpiParent:
          \_hier_path: (register_if.access), line:26:26, endln:26:44
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_external_register.u_decoder.i_access.access), line:26:38, endln:26:44
          |vpiParent:
          \_hier_path: (register_if.access), line:26:26, endln:26:44
          |vpiName:access
          |vpiFullName:work@rggen_external_register.u_decoder.i_access.access
        |vpiName:register_if.access
    |vpiPort:
    \_port: (i_additional_match), line:27:5, endln:27:32
      |vpiParent:
      \_ref_module: work@rggen_address_decoder (u_decoder), line:24:5, endln:24:14
      |vpiName:i_additional_match
      |vpiHighConn:
      \_constant: , line:27:26, endln:27:30
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
    |vpiPort:
    \_port: (o_match), line:28:5, endln:28:48
      |vpiParent:
      \_ref_module: work@rggen_address_decoder (u_decoder), line:24:5, endln:24:14
      |vpiName:o_match
      |vpiHighConn:
      \_ref_obj: (work@rggen_external_register.u_decoder.o_match.match), line:28:26, endln:28:31
        |vpiParent:
        \_port: (o_match), line:28:5, endln:28:48
        |vpiName:match
        |vpiFullName:work@rggen_external_register.u_decoder.o_match.match
        |vpiActual:
        \_logic_net: (work@rggen_external_register.match), line:16:9, endln:16:14
|uhdmallModules:
\_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_indirect_register
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.READABLE), line:2:45, endln:2:53
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.READABLE)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.READABLE), line:2:45, endln:2:53
      |vpiFullName:work@rggen_indirect_register.READABLE
      |vpiActual:
      \_bit_typespec: , line:2:13, endln:2:16
    |vpiName:READABLE
    |vpiFullName:work@rggen_indirect_register.READABLE
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.WRITABLE), line:3:45, endln:3:53
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.WRITABLE)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.WRITABLE), line:3:45, endln:3:53
      |vpiFullName:work@rggen_indirect_register.WRITABLE
      |vpiActual:
      \_bit_typespec: , line:3:13, endln:3:16
    |vpiName:WRITABLE
    |vpiFullName:work@rggen_indirect_register.WRITABLE
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.ADDRESS_WIDTH), line:4:45, endln:4:58
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.ADDRESS_WIDTH), line:4:45, endln:4:58
      |vpiFullName:work@rggen_indirect_register.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:4:13, endln:4:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_indirect_register.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.OFFSET_ADDRESS), line:5:45, endln:5:59
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.OFFSET_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.OFFSET_ADDRESS), line:5:45, endln:5:59
      |vpiFullName:work@rggen_indirect_register.OFFSET_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:5:13, endln:5:36
    |vpiName:OFFSET_ADDRESS
    |vpiFullName:work@rggen_indirect_register.OFFSET_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.BUS_WIDTH), line:6:45, endln:6:54
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.BUS_WIDTH), line:6:45, endln:6:54
      |vpiFullName:work@rggen_indirect_register.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_indirect_register.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.DATA_WIDTH), line:7:45, endln:7:55
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.DATA_WIDTH), line:7:45, endln:7:55
      |vpiFullName:work@rggen_indirect_register.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:7:13, endln:7:16
    |vpiSigned:1
    |vpiName:DATA_WIDTH
    |vpiFullName:work@rggen_indirect_register.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.VALUE_WIDTH), line:8:45, endln:8:56
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.VALUE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.VALUE_WIDTH), line:8:45, endln:8:56
      |vpiFullName:work@rggen_indirect_register.VALUE_WIDTH
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:16
    |vpiSigned:1
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_indirect_register.VALUE_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_WIDTH), line:9:45, endln:9:65
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.INDIRECT_INDEX_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_WIDTH), line:9:45, endln:9:65
      |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_WIDTH
      |vpiActual:
      \_int_typespec: , line:9:13, endln:9:16
    |vpiSigned:1
    |vpiName:INDIRECT_INDEX_WIDTH
    |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE), line:10:45, endln:10:65
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE)
      |vpiParent:
      \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE), line:10:45, endln:10:65
      |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_VALUE
      |vpiActual:
      \_bit_typespec: , line:10:13, endln:10:43
    |vpiName:INDIRECT_INDEX_VALUE
    |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_VALUE
  |vpiParamAssign:
  \_param_assign: , line:2:45, endln:2:70
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:2:69, endln:2:70
      |vpiParent:
      \_param_assign: , line:2:45, endln:2:70
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:2:69, endln:2:70
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_bit_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.READABLE), line:2:45, endln:2:53
  |vpiParamAssign:
  \_param_assign: , line:3:45, endln:3:70
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:3:69, endln:3:70
      |vpiParent:
      \_param_assign: , line:3:45, endln:3:70
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:3:69, endln:3:70
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_bit_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.WRITABLE), line:3:45, endln:3:53
  |vpiParamAssign:
  \_param_assign: , line:4:45, endln:4:70
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:4:69, endln:4:70
      |vpiParent:
      \_param_assign: , line:4:45, endln:4:70
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:4:69, endln:4:70
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_int_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.ADDRESS_WIDTH), line:4:45, endln:4:58
  |vpiParamAssign:
  \_param_assign: , line:5:45, endln:5:71
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:5:69, endln:5:71
      |vpiParent:
      \_param_assign: , line:5:45, endln:5:71
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:5:69, endln:5:71
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_bit_typespec: , line:5:13, endln:5:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.OFFSET_ADDRESS), line:5:45, endln:5:59
  |vpiParamAssign:
  \_param_assign: , line:6:45, endln:6:71
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:6:69, endln:6:71
      |vpiParent:
      \_param_assign: , line:6:45, endln:6:71
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:6:69, endln:6:71
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.BUS_WIDTH), line:6:45, endln:6:54
  |vpiParamAssign:
  \_param_assign: , line:7:45, endln:7:78
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_ref_obj: (work@rggen_indirect_register.BUS_WIDTH), line:7:69, endln:7:78
      |vpiParent:
      \_param_assign: , line:7:45, endln:7:78
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_indirect_register.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.DATA_WIDTH), line:7:45, endln:7:55
  |vpiParamAssign:
  \_param_assign: , line:8:45, endln:8:78
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_ref_obj: (work@rggen_indirect_register.BUS_WIDTH), line:8:69, endln:8:78
      |vpiParent:
      \_param_assign: , line:8:45, endln:8:78
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_indirect_register.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.VALUE_WIDTH), line:8:45, endln:8:56
  |vpiParamAssign:
  \_param_assign: , line:9:45, endln:9:70
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:9:69, endln:9:70
      |vpiParent:
      \_param_assign: , line:9:45, endln:9:70
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:9:69, endln:9:70
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_int_typespec: , line:9:13, endln:9:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_WIDTH), line:9:45, endln:9:65
  |vpiParamAssign:
  \_param_assign: , line:10:45, endln:10:71
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_constant: , line:10:69, endln:10:71
      |vpiParent:
      \_param_assign: , line:10:45, endln:10:71
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_indirect_register)
        |vpiParent:
        \_constant: , line:10:69, endln:10:71
        |vpiFullName:work@rggen_indirect_register
        |vpiActual:
        \_bit_typespec: , line:10:13, endln:10:43
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE), line:10:45, endln:10:65
  |vpiDefName:work@rggen_indirect_register
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.i_clk), line:12:43, endln:12:48
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_indirect_register.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.i_rst_n), line:13:43, endln:13:50
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_indirect_register.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.i_indirect_index), line:15:43, endln:15:59
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_indirect_index
    |vpiFullName:work@rggen_indirect_register.i_indirect_index
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.index_matched), line:18:9, endln:18:22
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_indirect_register.index_matched)
      |vpiParent:
      \_logic_net: (work@rggen_indirect_register.index_matched), line:18:9, endln:18:22
      |vpiFullName:work@rggen_indirect_register.index_matched
      |vpiActual:
      \_logic_typespec: , line:18:3, endln:18:8
    |vpiName:index_matched
    |vpiFullName:work@rggen_indirect_register.index_matched
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.register_if), line:14:43, endln:14:54
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:register_if
    |vpiFullName:work@rggen_indirect_register.register_if
  |vpiNet:
  \_logic_net: (work@rggen_indirect_register.bit_field_if), line:16:43, endln:16:55
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:bit_field_if
    |vpiFullName:work@rggen_indirect_register.bit_field_if
  |vpiPort:
  \_port: (i_clk), line:12:43, endln:12:48
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_indirect_register.i_clk.i_clk), line:12:43, endln:12:48
      |vpiParent:
      \_port: (i_clk), line:12:43, endln:12:48
      |vpiName:i_clk
      |vpiFullName:work@rggen_indirect_register.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.i_clk), line:12:43, endln:12:48
    |vpiTypedef:
    \_ref_typespec: (work@rggen_indirect_register.i_clk)
      |vpiParent:
      \_port: (i_clk), line:12:43, endln:12:48
      |vpiFullName:work@rggen_indirect_register.i_clk
      |vpiActual:
      \_logic_typespec: , line:12:9, endln:12:14
  |vpiPort:
  \_port: (i_rst_n), line:13:43, endln:13:50
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_indirect_register.i_rst_n.i_rst_n), line:13:43, endln:13:50
      |vpiParent:
      \_port: (i_rst_n), line:13:43, endln:13:50
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_indirect_register.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.i_rst_n), line:13:43, endln:13:50
    |vpiTypedef:
    \_ref_typespec: (work@rggen_indirect_register.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:13:43, endln:13:50
      |vpiFullName:work@rggen_indirect_register.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:13:9, endln:13:14
  |vpiPort:
  \_port: (register_if), line:14:43, endln:14:54
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_indirect_register.register_if.register_if), line:14:43, endln:14:54
      |vpiParent:
      \_port: (register_if), line:14:43, endln:14:54
      |vpiName:register_if
      |vpiFullName:work@rggen_indirect_register.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.register_if), line:14:43, endln:14:54
    |vpiTypedef:
    \_ref_typespec: (work@rggen_indirect_register.register_if)
      |vpiParent:
      \_port: (register_if), line:14:43, endln:14:54
      |vpiFullName:work@rggen_indirect_register.register_if
      |vpiActual:
      \_interface_typespec: (register), line:14:21, endln:14:29
  |vpiPort:
  \_port: (i_indirect_index), line:15:43, endln:15:59
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:i_indirect_index
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_indirect_register.i_indirect_index.i_indirect_index), line:15:43, endln:15:59
      |vpiParent:
      \_port: (i_indirect_index), line:15:43, endln:15:59
      |vpiName:i_indirect_index
      |vpiFullName:work@rggen_indirect_register.i_indirect_index.i_indirect_index
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.i_indirect_index), line:15:43, endln:15:59
    |vpiTypedef:
    \_ref_typespec: (work@rggen_indirect_register.i_indirect_index)
      |vpiParent:
      \_port: (i_indirect_index), line:15:43, endln:15:59
      |vpiFullName:work@rggen_indirect_register.i_indirect_index
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:41
  |vpiPort:
  \_port: (bit_field_if), line:16:43, endln:16:55
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:bit_field_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_indirect_register.bit_field_if.bit_field_if), line:16:43, endln:16:55
      |vpiParent:
      \_port: (bit_field_if), line:16:43, endln:16:55
      |vpiName:bit_field_if
      |vpiFullName:work@rggen_indirect_register.bit_field_if.bit_field_if
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.bit_field_if), line:16:43, endln:16:55
    |vpiTypedef:
    \_ref_typespec: (work@rggen_indirect_register.bit_field_if)
      |vpiParent:
      \_port: (bit_field_if), line:16:43, endln:16:55
      |vpiFullName:work@rggen_indirect_register.bit_field_if
      |vpiActual:
      \_interface_typespec: (register), line:16:22, endln:16:30
  |vpiContAssign:
  \_cont_assign: , line:20:11, endln:20:79
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiRhs:
    \_operation: , line:20:27, endln:20:79
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:79
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:20:28, endln:20:68
        |vpiParent:
        \_operation: , line:20:27, endln:20:79
        |vpiOpType:14
        |vpiOperand:
        \_ref_obj: (work@rggen_indirect_register.i_indirect_index), line:20:28, endln:20:44
          |vpiParent:
          \_operation: , line:20:28, endln:20:68
          |vpiName:i_indirect_index
          |vpiFullName:work@rggen_indirect_register.i_indirect_index
          |vpiActual:
          \_logic_net: (work@rggen_indirect_register.i_indirect_index), line:15:43, endln:15:59
        |vpiOperand:
        \_ref_obj: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE), line:20:48, endln:20:68
          |vpiParent:
          \_operation: , line:20:28, endln:20:68
          |vpiName:INDIRECT_INDEX_VALUE
          |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_VALUE
      |vpiOperand:
      \_constant: , line:20:72, endln:20:74
        |vpiParent:
        \_operation: , line:20:27, endln:20:79
        |vpiDecompile:'1
        |vpiSize:-1
        |BIN:1
        |vpiConstType:3
      |vpiOperand:
      \_constant: , line:20:77, endln:20:79
        |vpiParent:
        \_operation: , line:20:27, endln:20:79
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_indirect_register.index_matched), line:20:11, endln:20:24
      |vpiParent:
      \_cont_assign: , line:20:11, endln:20:79
      |vpiName:index_matched
      |vpiFullName:work@rggen_indirect_register.index_matched
      |vpiActual:
      \_logic_net: (work@rggen_indirect_register.index_matched), line:18:9, endln:18:22
  |vpiRefModule:
  \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
    |vpiParent:
    \_module_inst: work@rggen_indirect_register (work@rggen_indirect_register), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_indirect_register.sv, line:1:1, endln:36:10
    |vpiName:u_register_common
    |vpiDefName:work@rggen_register_common
    |vpiActual:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiPort:
    \_port: (i_clk), line:30:5, endln:30:42
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
      |vpiName:i_clk
      |vpiHighConn:
      \_ref_obj: (work@rggen_indirect_register.u_register_common.i_clk.i_clk), line:30:26, endln:30:31
        |vpiParent:
        \_port: (i_clk), line:30:5, endln:30:42
        |vpiName:i_clk
        |vpiFullName:work@rggen_indirect_register.u_register_common.i_clk.i_clk
        |vpiActual:
        \_logic_net: (work@rggen_indirect_register.i_clk), line:12:43, endln:12:48
    |vpiPort:
    \_port: (i_rst_n), line:31:5, endln:31:42
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
      |vpiName:i_rst_n
      |vpiHighConn:
      \_ref_obj: (work@rggen_indirect_register.u_register_common.i_rst_n.i_rst_n), line:31:26, endln:31:33
        |vpiParent:
        \_port: (i_rst_n), line:31:5, endln:31:42
        |vpiName:i_rst_n
        |vpiFullName:work@rggen_indirect_register.u_register_common.i_rst_n.i_rst_n
        |vpiActual:
        \_logic_net: (work@rggen_indirect_register.i_rst_n), line:13:43, endln:13:50
    |vpiPort:
    \_port: (register_if), line:32:5, endln:32:42
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
      |vpiName:register_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_indirect_register.u_register_common.register_if.register_if), line:32:26, endln:32:37
        |vpiParent:
        \_port: (register_if), line:32:5, endln:32:42
        |vpiName:register_if
        |vpiFullName:work@rggen_indirect_register.u_register_common.register_if.register_if
        |vpiActual:
        \_logic_net: (work@rggen_indirect_register.register_if), line:14:43, endln:14:54
    |vpiPort:
    \_port: (i_additional_match), line:33:5, endln:33:42
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
      |vpiName:i_additional_match
      |vpiHighConn:
      \_ref_obj: (work@rggen_indirect_register.u_register_common.i_additional_match.index_matched), line:33:26, endln:33:39
        |vpiParent:
        \_port: (i_additional_match), line:33:5, endln:33:42
        |vpiName:index_matched
        |vpiFullName:work@rggen_indirect_register.u_register_common.i_additional_match.index_matched
        |vpiActual:
        \_logic_net: (work@rggen_indirect_register.index_matched), line:18:9, endln:18:22
    |vpiPort:
    \_port: (bit_field_if), line:34:5, endln:34:42
      |vpiParent:
      \_ref_module: work@rggen_register_common (u_register_common), line:29:5, endln:29:22
      |vpiName:bit_field_if
      |vpiHighConn:
      \_ref_obj: (work@rggen_indirect_register.u_register_common.bit_field_if.bit_field_if), line:34:26, endln:34:38
        |vpiParent:
        \_port: (bit_field_if), line:34:5, endln:34:42
        |vpiName:bit_field_if
        |vpiFullName:work@rggen_indirect_register.u_register_common.bit_field_if.bit_field_if
        |vpiActual:
        \_logic_net: (work@rggen_indirect_register.bit_field_if), line:16:43, endln:16:55
|uhdmallModules:
\_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_mux
  |vpiParameter:
  \_parameter: (work@rggen_mux.WIDTH), line:2:17, endln:2:22
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@rggen_mux.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_mux.WIDTH), line:2:17, endln:2:22
      |vpiFullName:work@rggen_mux.WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_mux.WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_mux.ENTRIES), line:3:17, endln:3:24
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@rggen_mux.ENTRIES)
      |vpiParent:
      \_parameter: (work@rggen_mux.ENTRIES), line:3:17, endln:3:24
      |vpiFullName:work@rggen_mux.ENTRIES
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:ENTRIES
    |vpiFullName:work@rggen_mux.ENTRIES
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:28
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:2:27, endln:2:28
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:28
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@rggen_mux)
        |vpiParent:
        \_constant: , line:2:27, endln:2:28
        |vpiFullName:work@rggen_mux
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_mux.WIDTH), line:2:17, endln:2:22
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:28
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiRhs:
    \_constant: , line:3:27, endln:3:28
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:28
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@rggen_mux)
        |vpiParent:
        \_constant: , line:3:27, endln:3:28
        |vpiFullName:work@rggen_mux
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_mux.ENTRIES), line:3:17, endln:3:24
  |vpiDefName:work@rggen_mux
  |vpiNet:
  \_logic_net: (work@rggen_mux.i_select), line:5:43, endln:5:51
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:i_select
    |vpiFullName:work@rggen_mux.i_select
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_mux.i_data), line:6:43, endln:6:49
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:i_data
    |vpiFullName:work@rggen_mux.i_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_mux.o_data), line:7:43, endln:7:49
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:o_data
    |vpiFullName:work@rggen_mux.o_data
    |vpiNetType:36
  |vpiPort:
  \_port: (i_select), line:5:43, endln:5:51
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:i_select
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_mux.i_select.i_select), line:5:43, endln:5:51
      |vpiParent:
      \_port: (i_select), line:5:43, endln:5:51
      |vpiName:i_select
      |vpiFullName:work@rggen_mux.i_select.i_select
      |vpiActual:
      \_logic_net: (work@rggen_mux.i_select), line:5:43, endln:5:51
    |vpiTypedef:
    \_ref_typespec: (work@rggen_mux.i_select)
      |vpiParent:
      \_port: (i_select), line:5:43, endln:5:51
      |vpiFullName:work@rggen_mux.i_select
      |vpiActual:
      \_logic_typespec: , line:5:11, endln:5:30
  |vpiPort:
  \_port: (i_data), line:6:43, endln:6:49
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:i_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_mux.i_data.i_data), line:6:43, endln:6:49
      |vpiParent:
      \_port: (i_data), line:6:43, endln:6:49
      |vpiName:i_data
      |vpiFullName:work@rggen_mux.i_data.i_data
      |vpiActual:
      \_logic_net: (work@rggen_mux.i_data), line:6:43, endln:6:49
    |vpiTypedef:
    \_ref_typespec: (work@rggen_mux.i_data)
      |vpiParent:
      \_port: (i_data), line:6:43, endln:6:49
      |vpiFullName:work@rggen_mux.i_data
      |vpiActual:
      \_logic_typespec: , line:6:11, endln:6:41
  |vpiPort:
  \_port: (o_data), line:7:43, endln:7:49
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiName:o_data
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_mux.o_data.o_data), line:7:43, endln:7:49
      |vpiParent:
      \_port: (o_data), line:7:43, endln:7:49
      |vpiName:o_data
      |vpiFullName:work@rggen_mux.o_data.o_data
      |vpiActual:
      \_logic_net: (work@rggen_mux.o_data), line:7:43, endln:7:49
    |vpiTypedef:
    \_ref_typespec: (work@rggen_mux.o_data)
      |vpiParent:
      \_port: (o_data), line:7:43, endln:7:49
      |vpiFullName:work@rggen_mux.o_data
      |vpiActual:
      \_logic_typespec: , line:7:11, endln:7:28
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiStmt:
    \_begin: (work@rggen_mux)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_mux
      |vpiStmt:
      \_gen_if_else: , line:10:5, endln:31:8
        |vpiParent:
        \_begin: (work@rggen_mux)
        |vpiCondition:
        \_operation: , line:10:9, endln:10:21
          |vpiParent:
          \_gen_if_else: , line:10:5, endln:31:8
          |vpiOpType:19
          |vpiOperand:
          \_ref_obj: (work@rggen_mux.ENTRIES), line:10:9, endln:10:16
            |vpiParent:
            \_operation: , line:10:9, endln:10:21
            |vpiName:ENTRIES
            |vpiFullName:work@rggen_mux.ENTRIES
          |vpiOperand:
          \_constant: , line:10:20, endln:10:21
            |vpiParent:
            \_operation: , line:10:9, endln:10:21
            |vpiDecompile:2
            |vpiSize:64
            |UINT:2
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@rggen_mux.g)
          |vpiParent:
          \_gen_if_else: , line:10:5, endln:31:8
          |vpiName:g
          |vpiFullName:work@rggen_mux.g
          |vpiStmt:
          \_assignment: , line:11:39, endln:11:50
            |vpiParent:
            \_named_begin: (work@rggen_mux.g)
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_logic_var: (work@rggen_mux.g.masked_data), line:11:39, endln:11:50
              |vpiParent:
              \_assignment: , line:11:39, endln:11:50
              |vpiTypespec:
              \_ref_typespec: (work@rggen_mux.g.masked_data)
                |vpiParent:
                \_logic_var: (work@rggen_mux.g.masked_data), line:11:39, endln:11:50
                |vpiFullName:work@rggen_mux.g.masked_data
                |vpiActual:
                \_logic_typespec: , line:11:7, endln:11:37
              |vpiName:masked_data
              |vpiFullName:work@rggen_mux.g.masked_data
          |vpiStmt:
          \_always: , line:13:7, endln:17:10
            |vpiParent:
            \_named_begin: (work@rggen_mux.g)
            |vpiStmt:
            \_begin: (work@rggen_mux.g), line:13:19, endln:17:10
              |vpiParent:
              \_always: , line:13:7, endln:17:10
              |vpiFullName:work@rggen_mux.g
              |vpiStmt:
              \_for_stmt: (work@rggen_mux.g), line:14:9, endln:14:12
                |vpiParent:
                \_begin: (work@rggen_mux.g), line:13:19, endln:17:10
                |vpiFullName:work@rggen_mux.g
                |vpiForInitStmt:
                \_assignment: , line:14:14, endln:14:23
                  |vpiParent:
                  \_for_stmt: (work@rggen_mux.g), line:14:9, endln:14:12
                  |vpiRhs:
                  \_constant: , line:14:22, endln:14:23
                    |vpiParent:
                    \_assignment: , line:14:14, endln:14:23
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                  |vpiLhs:
                  \_int_var: (work@rggen_mux.g.i), line:14:18, endln:14:19
                    |vpiParent:
                    \_assignment: , line:14:14, endln:14:23
                    |vpiTypespec:
                    \_ref_typespec: (work@rggen_mux.g.i)
                      |vpiParent:
                      \_int_var: (work@rggen_mux.g.i), line:14:18, endln:14:19
                      |vpiFullName:work@rggen_mux.g.i
                      |vpiActual:
                      \_int_typespec: , line:14:14, endln:14:17
                    |vpiName:i
                    |vpiFullName:work@rggen_mux.g.i
                    |vpiSigned:1
                |vpiForIncStmt:
                \_operation: , line:14:36, endln:14:39
                  |vpiParent:
                  \_for_stmt: (work@rggen_mux.g), line:14:9, endln:14:12
                  |vpiOpType:62
                  |vpiOperand:
                  \_ref_obj: (work@rggen_mux.g.i), line:14:38, endln:14:39
                    |vpiParent:
                    \_operation: , line:14:36, endln:14:39
                    |vpiName:i
                    |vpiFullName:work@rggen_mux.g.i
                |vpiCondition:
                \_operation: , line:14:24, endln:14:35
                  |vpiParent:
                  \_for_stmt: (work@rggen_mux.g), line:14:9, endln:14:12
                  |vpiOpType:20
                  |vpiOperand:
                  \_ref_obj: (work@rggen_mux.g.i), line:14:24, endln:14:25
                    |vpiParent:
                    \_operation: , line:14:24, endln:14:35
                    |vpiName:i
                    |vpiFullName:work@rggen_mux.g.i
                  |vpiOperand:
                  \_ref_obj: (work@rggen_mux.g.ENTRIES), line:14:28, endln:14:35
                    |vpiParent:
                    \_operation: , line:14:24, endln:14:35
                    |vpiName:ENTRIES
                    |vpiFullName:work@rggen_mux.g.ENTRIES
                |vpiStmt:
                \_begin: (work@rggen_mux.g), line:14:41, endln:16:12
                  |vpiParent:
                  \_for_stmt: (work@rggen_mux.g), line:14:9, endln:14:12
                  |vpiFullName:work@rggen_mux.g
                  |vpiStmt:
                  \_assignment: , line:15:11, endln:15:61
                    |vpiParent:
                    \_begin: (work@rggen_mux.g), line:14:41, endln:16:12
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:15:29, endln:15:61
                      |vpiParent:
                      \_assignment: , line:15:11, endln:15:61
                      |vpiOpType:28
                      |vpiOperand:
                      \_bit_select: (work@rggen_mux.g.i_data), line:15:36, endln:15:37
                        |vpiParent:
                        \_operation: , line:15:29, endln:15:61
                        |vpiName:i_data
                        |vpiFullName:work@rggen_mux.g.i_data
                        |vpiIndex:
                        \_ref_obj: (work@rggen_mux.g.i), line:15:36, endln:15:37
                          |vpiParent:
                          \_bit_select: (work@rggen_mux.g.i_data), line:15:36, endln:15:37
                          |vpiName:i
                          |vpiFullName:work@rggen_mux.g.i
                      |vpiOperand:
                      \_operation: , line:15:41, endln:15:61
                        |vpiParent:
                        \_operation: , line:15:29, endln:15:61
                        |vpiOpType:34
                        |vpiOperand:
                        \_ref_obj: (work@rggen_mux.g.WIDTH), line:15:42, endln:15:47
                          |vpiParent:
                          \_operation: , line:15:41, endln:15:61
                          |vpiName:WIDTH
                          |vpiFullName:work@rggen_mux.g.WIDTH
                        |vpiOperand:
                        \_operation: , line:15:47, endln:15:60
                          |vpiParent:
                          \_operation: , line:15:41, endln:15:61
                          |vpiOpType:33
                          |vpiOperand:
                          \_bit_select: (work@rggen_mux.g.i_select), line:15:57, endln:15:58
                            |vpiParent:
                            \_operation: , line:15:47, endln:15:60
                            |vpiName:i_select
                            |vpiFullName:work@rggen_mux.g.i_select
                            |vpiIndex:
                            \_ref_obj: (work@rggen_mux.g.i), line:15:57, endln:15:58
                              |vpiParent:
                              \_bit_select: (work@rggen_mux.g.i_select), line:15:57, endln:15:58
                              |vpiName:i
                              |vpiFullName:work@rggen_mux.g.i
                    |vpiLhs:
                    \_bit_select: (work@rggen_mux.g.masked_data), line:15:11, endln:15:25
                      |vpiParent:
                      \_assignment: , line:15:11, endln:15:61
                      |vpiName:masked_data
                      |vpiFullName:work@rggen_mux.g.masked_data
                      |vpiIndex:
                      \_ref_obj: (work@rggen_mux.g.i), line:15:23, endln:15:24
                        |vpiParent:
                        \_bit_select: (work@rggen_mux.g.masked_data), line:15:11, endln:15:25
                        |vpiName:i
                        |vpiFullName:work@rggen_mux.g.i
            |vpiAlwaysType:2
          |vpiStmt:
          \_ref_module: work@rggen_or_reducer (u_reducer), line:22:9, endln:22:18
            |vpiParent:
            \_named_begin: (work@rggen_mux.g)
            |vpiName:u_reducer
            |vpiDefName:work@rggen_or_reducer
            |vpiPort:
            \_port: (i_data), line:23:9, endln:23:34
              |vpiParent:
              \_ref_module: work@rggen_or_reducer (u_reducer), line:22:9, endln:22:18
              |vpiName:i_data
              |vpiHighConn:
              \_ref_obj: (work@rggen_mux.g.u_reducer.i_data.masked_data), line:23:20, endln:23:31
                |vpiParent:
                \_port: (i_data), line:23:9, endln:23:34
                |vpiName:masked_data
                |vpiFullName:work@rggen_mux.g.u_reducer.i_data.masked_data
            |vpiPort:
            \_port: (o_result), line:24:9, endln:24:34
              |vpiParent:
              \_ref_module: work@rggen_or_reducer (u_reducer), line:22:9, endln:22:18
              |vpiName:o_result
              |vpiHighConn:
              \_ref_obj: (work@rggen_mux.g.u_reducer.o_result.o_data), line:24:20, endln:24:26
                |vpiParent:
                \_port: (o_result), line:24:9, endln:24:34
                |vpiName:o_data
                |vpiFullName:work@rggen_mux.g.u_reducer.o_result.o_data
        |vpiElseStmt:
        \_named_begin: (work@rggen_mux.g)
          |vpiParent:
          \_gen_if_else: , line:10:5, endln:31:8
          |vpiName:g
          |vpiFullName:work@rggen_mux.g
          |vpiStmt:
          \_always: , line:28:7, endln:30:10
            |vpiParent:
            \_named_begin: (work@rggen_mux.g)
            |vpiStmt:
            \_begin: (work@rggen_mux.g), line:28:19, endln:30:10
              |vpiParent:
              \_always: , line:28:7, endln:30:10
              |vpiFullName:work@rggen_mux.g
              |vpiStmt:
              \_assignment: , line:29:9, endln:29:28
                |vpiParent:
                \_begin: (work@rggen_mux.g), line:28:19, endln:30:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_bit_select: (work@rggen_mux.g.i_data), line:29:26, endln:29:27
                  |vpiParent:
                  \_assignment: , line:29:9, endln:29:28
                  |vpiName:i_data
                  |vpiFullName:work@rggen_mux.g.i_data
                  |vpiIndex:
                  \_constant: , line:29:26, endln:29:27
                    |vpiParent:
                    \_bit_select: (work@rggen_mux.g.i_data), line:29:26, endln:29:27
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@rggen_mux.g.o_data), line:29:9, endln:29:15
                  |vpiParent:
                  \_assignment: , line:29:9, endln:29:28
                  |vpiName:o_data
                  |vpiFullName:work@rggen_mux.g.o_data
            |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_or_reducer
  |vpiParameter:
  \_parameter: (work@rggen_or_reducer.WIDTH), line:2:17, endln:2:22
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |UINT:2
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_or_reducer.WIDTH), line:2:17, endln:2:22
      |vpiFullName:work@rggen_or_reducer.WIDTH
      |vpiActual:
      \_int_typespec: , line:2:13, endln:2:16
    |vpiSigned:1
    |vpiName:WIDTH
    |vpiFullName:work@rggen_or_reducer.WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_or_reducer.N), line:3:17, endln:3:18
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.N)
      |vpiParent:
      \_parameter: (work@rggen_or_reducer.N), line:3:17, endln:3:18
      |vpiFullName:work@rggen_or_reducer.N
      |vpiActual:
      \_int_typespec: , line:3:13, endln:3:16
    |vpiSigned:1
    |vpiName:N
    |vpiFullName:work@rggen_or_reducer.N
  |vpiParameter:
  \_parameter: (work@rggen_or_reducer.SUB_N_LIST), line:62:33, endln:62:43
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.SUB_N_LIST)
      |vpiParent:
      \_parameter: (work@rggen_or_reducer.SUB_N_LIST), line:62:33, endln:62:43
      |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
      |vpiActual:
      \_bit_typespec: , line:62:15, endln:62:32
    |vpiLocalParam:1
    |vpiName:SUB_N_LIST
    |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
  |vpiParameter:
  \_parameter: (work@rggen_or_reducer.OFFSET_LIST), line:63:33, endln:63:44
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.OFFSET_LIST)
      |vpiParent:
      \_parameter: (work@rggen_or_reducer.OFFSET_LIST), line:63:33, endln:63:44
      |vpiFullName:work@rggen_or_reducer.OFFSET_LIST
      |vpiActual:
      \_bit_typespec: , line:63:15, endln:63:32
    |vpiLocalParam:1
    |vpiName:OFFSET_LIST
    |vpiFullName:work@rggen_or_reducer.OFFSET_LIST
  |vpiParameter:
  \_parameter: (work@rggen_or_reducer.NEXT_N), line:64:33, endln:64:39
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.NEXT_N)
      |vpiParent:
      \_parameter: (work@rggen_or_reducer.NEXT_N), line:64:33, endln:64:39
      |vpiFullName:work@rggen_or_reducer.NEXT_N
      |vpiActual:
      \_int_typespec: , line:64:15, endln:64:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:NEXT_N
    |vpiFullName:work@rggen_or_reducer.NEXT_N
  |vpiParamAssign:
  \_param_assign: , line:2:17, endln:2:26
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiRhs:
    \_constant: , line:2:25, endln:2:26
      |vpiParent:
      \_param_assign: , line:2:17, endln:2:26
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer)
        |vpiParent:
        \_constant: , line:2:25, endln:2:26
        |vpiFullName:work@rggen_or_reducer
        |vpiActual:
        \_int_typespec: , line:2:13, endln:2:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_or_reducer.WIDTH), line:2:17, endln:2:22
  |vpiParamAssign:
  \_param_assign: , line:3:17, endln:3:26
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiRhs:
    \_constant: , line:3:25, endln:3:26
      |vpiParent:
      \_param_assign: , line:3:17, endln:3:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer)
        |vpiParent:
        \_constant: , line:3:25, endln:3:26
        |vpiFullName:work@rggen_or_reducer
        |vpiActual:
        \_int_typespec: , line:3:13, endln:3:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_or_reducer.N), line:3:17, endln:3:18
  |vpiParamAssign:
  \_param_assign: , line:62:33, endln:62:64
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiRhs:
    \_func_call: (get_sub_n_list), line:62:47, endln:62:61
      |vpiParent:
      \_param_assign: , line:62:33, endln:62:64
      |vpiArgument:
      \_ref_obj: (work@rggen_or_reducer.N), line:62:62, endln:62:63
        |vpiParent:
        \_func_call: (get_sub_n_list), line:62:47, endln:62:61
        |vpiName:N
        |vpiFullName:work@rggen_or_reducer.N
      |vpiName:get_sub_n_list
      |vpiFunction:
      \_function: (work@rggen_or_reducer.get_sub_n_list), line:8:3, endln:34:14
    |vpiLhs:
    \_parameter: (work@rggen_or_reducer.SUB_N_LIST), line:62:33, endln:62:43
  |vpiParamAssign:
  \_param_assign: , line:63:33, endln:63:74
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiRhs:
    \_func_call: (get_offset_list), line:63:47, endln:63:62
      |vpiParent:
      \_param_assign: , line:63:33, endln:63:74
      |vpiArgument:
      \_ref_obj: (work@rggen_or_reducer.SUB_N_LIST), line:63:63, endln:63:73
        |vpiParent:
        \_func_call: (get_offset_list), line:63:47, endln:63:62
        |vpiName:SUB_N_LIST
        |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
      |vpiName:get_offset_list
      |vpiFunction:
      \_function: (work@rggen_or_reducer.get_offset_list), line:36:3, endln:49:14
    |vpiLhs:
    \_parameter: (work@rggen_or_reducer.OFFSET_LIST), line:63:33, endln:63:44
  |vpiParamAssign:
  \_param_assign: , line:64:33, endln:64:69
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiRhs:
    \_func_call: (get_next_n), line:64:47, endln:64:57
      |vpiParent:
      \_param_assign: , line:64:33, endln:64:69
      |vpiArgument:
      \_ref_obj: (work@rggen_or_reducer.SUB_N_LIST), line:64:58, endln:64:68
        |vpiParent:
        \_func_call: (get_next_n), line:64:47, endln:64:57
        |vpiName:SUB_N_LIST
        |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
      |vpiName:get_next_n
      |vpiFunction:
      \_function: (work@rggen_or_reducer.get_next_n), line:51:3, endln:60:14
    |vpiLhs:
    \_parameter: (work@rggen_or_reducer.NEXT_N), line:64:33, endln:64:39
  |vpiDefName:work@rggen_or_reducer
  |vpiTaskFunc:
  \_function: (work@rggen_or_reducer.get_sub_n_list), line:8:3, endln:34:14
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:get_sub_n_list
    |vpiFullName:work@rggen_or_reducer.get_sub_n_list
    |vpiVariables:
    \_bit_var: (work@rggen_or_reducer.get_sub_n_list.list), line:9:23, endln:9:27
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list.list)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_sub_n_list.list), line:9:23, endln:9:27
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
        |vpiActual:
        \_bit_typespec: , line:9:5, endln:9:22
      |vpiName:list
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
    |vpiVariables:
    \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list.list_index)
        |vpiParent:
        \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
        |vpiActual:
        \_int_typespec: , line:10:5, endln:10:8
      |vpiName:list_index
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
      |vpiSigned:1
    |vpiVariables:
    \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list.current_n)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
        |vpiActual:
        \_bit_typespec: , line:11:5, endln:11:15
      |vpiName:current_n
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
    |vpiVariables:
    \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list.half_n)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list.half_n
        |vpiActual:
        \_bit_typespec: , line:12:5, endln:12:15
      |vpiName:half_n
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.half_n
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_bit_var: (work@rggen_or_reducer.get_sub_n_list), line:8:22, endln:8:39
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_sub_n_list), line:8:3, endln:34:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_sub_n_list), line:8:22, endln:8:39
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list
        |vpiActual:
        \_bit_typespec: , line:8:22, endln:8:39
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list
    |vpiIODecl:
    \_io_decl: (n), line:8:59, endln:8:60
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_sub_n_list), line:8:3, endln:34:14
      |vpiDirection:1
      |vpiName:n
      |vpiTypedef:
      \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list.n)
        |vpiParent:
        \_io_decl: (n), line:8:59, endln:8:60
        |vpiFullName:work@rggen_or_reducer.get_sub_n_list.n
        |vpiActual:
        \_int_typespec: , line:8:55, endln:8:58
    |vpiStmt:
    \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_sub_n_list), line:8:3, endln:34:14
      |vpiFullName:work@rggen_or_reducer.get_sub_n_list
      |vpiVariables:
      \_bit_var: (work@rggen_or_reducer.get_sub_n_list.list), line:9:23, endln:9:27
      |vpiVariables:
      \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
      |vpiVariables:
      \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
      |vpiVariables:
      \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:21
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:14:19, endln:14:21
          |vpiDecompile:'0
          |vpiSize:-1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list), line:14:5, endln:14:9
          |vpiParent:
          \_assignment: , line:14:5, endln:14:21
          |vpiName:list
          |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
          |vpiActual:
          \_bit_var: (work@rggen_or_reducer.get_sub_n_list.list), line:9:23, endln:9:27
      |vpiStmt:
      \_assignment: , line:15:5, endln:15:20
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:15:19, endln:15:20
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:15:5, endln:15:15
          |vpiParent:
          \_assignment: , line:15:5, endln:15:20
          |vpiName:list_index
          |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
          |vpiActual:
          \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
      |vpiStmt:
      \_assignment: , line:16:5, endln:16:25
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_operation: , line:16:19, endln:16:25
          |vpiParent:
          \_assignment: , line:16:5, endln:16:25
          |vpiTypespec:
          \_ref_typespec: (work@rggen_or_reducer.get_sub_n_list)
            |vpiParent:
            \_operation: , line:16:19, endln:16:25
            |vpiFullName:work@rggen_or_reducer.get_sub_n_list
            |vpiActual:
            \_integer_typespec: , line:16:19, endln:16:21
          |vpiOpType:67
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.n), line:16:23, endln:16:24
            |vpiParent:
            \_operation: , line:16:19, endln:16:25
            |vpiName:n
            |vpiFullName:work@rggen_or_reducer.get_sub_n_list.n
            |vpiActual:
            \_io_decl: (n), line:8:59, endln:8:60
        |vpiLhs:
        \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:16:5, endln:16:14
          |vpiParent:
          \_assignment: , line:16:5, endln:16:25
          |vpiName:current_n
          |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
          |vpiActual:
          \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
      |vpiStmt:
      \_while_stmt: , line:17:5, endln:17:10
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
        |vpiCondition:
        \_operation: , line:17:12, endln:17:25
          |vpiParent:
          \_while_stmt: , line:17:5, endln:17:10
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:17:12, endln:17:21
            |vpiParent:
            \_operation: , line:17:12, endln:17:25
            |vpiName:current_n
            |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
            |vpiActual:
            \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
          |vpiOperand:
          \_constant: , line:17:24, endln:17:25
            |vpiParent:
            \_operation: , line:17:12, endln:17:25
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
        |vpiStmt:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
          |vpiParent:
          \_while_stmt: , line:17:5, endln:17:10
          |vpiFullName:work@rggen_or_reducer.get_sub_n_list
          |vpiStmt:
          \_assignment: , line:18:7, endln:18:30
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
            |vpiOpType:82
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:18:17, endln:18:30
              |vpiParent:
              \_assignment: , line:18:7, endln:18:30
              |vpiOpType:12
              |vpiOperand:
              \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:18:17, endln:18:26
                |vpiParent:
                \_operation: , line:18:17, endln:18:30
                |vpiName:current_n
                |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
                |vpiActual:
                \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
              |vpiOperand:
              \_constant: , line:18:29, endln:18:30
                |vpiParent:
                \_operation: , line:18:17, endln:18:30
                |vpiDecompile:2
                |vpiSize:64
                |UINT:2
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.half_n), line:18:7, endln:18:13
              |vpiParent:
              \_assignment: , line:18:7, endln:18:30
              |vpiName:half_n
              |vpiFullName:work@rggen_or_reducer.get_sub_n_list.half_n
              |vpiActual:
              \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
          |vpiStmt:
          \_if_else: , line:19:7, endln:27:10
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
            |vpiCondition:
            \_operation: , line:19:11, endln:19:43
              |vpiParent:
              \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
              |vpiOpType:26
              |vpiOperand:
              \_operation: , line:19:12, endln:19:25
                |vpiParent:
                \_operation: , line:19:11, endln:19:43
                |vpiOpType:18
                |vpiOperand:
                \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:19:12, endln:19:21
                  |vpiParent:
                  \_operation: , line:19:12, endln:19:25
                  |vpiName:current_n
                  |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
                  |vpiActual:
                  \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
                |vpiOperand:
                \_constant: , line:19:24, endln:19:25
                  |vpiParent:
                  \_operation: , line:19:12, endln:19:25
                  |vpiDecompile:4
                  |vpiSize:64
                  |UINT:4
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:19:31, endln:19:42
                |vpiParent:
                \_operation: , line:19:11, endln:19:43
                |vpiOpType:21
                |vpiOperand:
                \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.half_n), line:19:31, endln:19:37
                  |vpiParent:
                  \_operation: , line:19:31, endln:19:42
                  |vpiName:half_n
                  |vpiFullName:work@rggen_or_reducer.get_sub_n_list.half_n
                  |vpiActual:
                  \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
                |vpiOperand:
                \_constant: , line:19:41, endln:19:42
                  |vpiParent:
                  \_operation: , line:19:31, endln:19:42
                  |vpiDecompile:4
                  |vpiSize:64
                  |UINT:4
                  |vpiConstType:9
            |vpiStmt:
            \_begin: (work@rggen_or_reducer.get_sub_n_list), line:19:45, endln:21:10
              |vpiParent:
              \_if_else: , line:19:7, endln:27:10
              |vpiFullName:work@rggen_or_reducer.get_sub_n_list
              |vpiStmt:
              \_assignment: , line:20:9, endln:20:35
                |vpiParent:
                \_begin: (work@rggen_or_reducer.get_sub_n_list), line:19:45, endln:21:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.half_n), line:20:29, endln:20:35
                  |vpiParent:
                  \_assignment: , line:20:9, endln:20:35
                  |vpiName:half_n
                  |vpiFullName:work@rggen_or_reducer.get_sub_n_list.half_n
                  |vpiActual:
                  \_bit_var: (work@rggen_or_reducer.get_sub_n_list.half_n), line:12:23, endln:12:29
                |vpiLhs:
                \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:20:9, endln:20:25
                  |vpiParent:
                  \_assignment: , line:20:9, endln:20:35
                  |vpiName:list
                  |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:20:14, endln:20:24
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:20:9, endln:20:25
                    |vpiName:list_index
                    |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
            |vpiElseStmt:
            \_if_else: , line:22:12, endln:27:10
              |vpiParent:
              \_if_else: , line:19:7, endln:27:10
              |vpiCondition:
              \_operation: , line:22:16, endln:22:30
                |vpiParent:
                \_if_else: , line:19:7, endln:27:10
                |vpiOpType:19
                |vpiOperand:
                \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:22:16, endln:22:25
                  |vpiParent:
                  \_operation: , line:22:16, endln:22:30
                  |vpiName:current_n
                  |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
                  |vpiActual:
                  \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
                |vpiOperand:
                \_constant: , line:22:29, endln:22:30
                  |vpiParent:
                  \_operation: , line:22:16, endln:22:30
                  |vpiDecompile:4
                  |vpiSize:64
                  |UINT:4
                  |vpiConstType:9
              |vpiStmt:
              \_begin: (work@rggen_or_reducer.get_sub_n_list), line:22:32, endln:24:10
                |vpiParent:
                \_if_else: , line:22:12, endln:27:10
                |vpiFullName:work@rggen_or_reducer.get_sub_n_list
                |vpiStmt:
                \_assignment: , line:23:9, endln:23:30
                  |vpiParent:
                  \_begin: (work@rggen_or_reducer.get_sub_n_list), line:22:32, endln:24:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_constant: , line:23:29, endln:23:30
                    |vpiDecompile:4
                    |vpiSize:64
                    |UINT:4
                    |vpiConstType:9
                  |vpiLhs:
                  \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:23:9, endln:23:25
                    |vpiParent:
                    \_assignment: , line:23:9, endln:23:30
                    |vpiName:list
                    |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
                    |vpiIndex:
                    \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:23:14, endln:23:24
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:23:9, endln:23:25
                      |vpiName:list_index
                      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
                      |vpiActual:
                      \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
              |vpiElseStmt:
              \_begin: (work@rggen_or_reducer.get_sub_n_list), line:25:12, endln:27:10
                |vpiParent:
                \_if_else: , line:22:12, endln:27:10
                |vpiFullName:work@rggen_or_reducer.get_sub_n_list
                |vpiStmt:
                \_assignment: , line:26:9, endln:26:38
                  |vpiParent:
                  \_begin: (work@rggen_or_reducer.get_sub_n_list), line:25:12, endln:27:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:26:29, endln:26:38
                    |vpiParent:
                    \_assignment: , line:26:9, endln:26:38
                    |vpiName:current_n
                    |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
                    |vpiActual:
                    \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
                  |vpiLhs:
                  \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:26:9, endln:26:25
                    |vpiParent:
                    \_assignment: , line:26:9, endln:26:38
                    |vpiName:list
                    |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
                    |vpiIndex:
                    \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:26:14, endln:26:24
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:26:9, endln:26:25
                      |vpiName:list_index
                      |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
                      |vpiActual:
                      \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
          |vpiStmt:
          \_assignment: , line:29:7, endln:29:38
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
            |vpiOpType:11
            |vpiBlocking:1
            |vpiRhs:
            \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:29:27, endln:29:37
              |vpiParent:
              \_assignment: , line:29:7, endln:29:38
              |vpiName:list
              |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
              |vpiIndex:
              \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:29:27, endln:29:37
                |vpiParent:
                \_bit_select: (work@rggen_or_reducer.get_sub_n_list.list), line:29:27, endln:29:37
                |vpiName:list_index
                |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
                |vpiActual:
                \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
            |vpiLhs:
            \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.current_n), line:29:7, endln:29:16
              |vpiParent:
              \_assignment: , line:29:7, endln:29:38
              |vpiName:current_n
              |vpiFullName:work@rggen_or_reducer.get_sub_n_list.current_n
              |vpiActual:
              \_bit_var: (work@rggen_or_reducer.get_sub_n_list.current_n), line:11:23, endln:11:32
          |vpiStmt:
          \_assignment: , line:30:7, endln:30:23
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_sub_n_list), line:17:27, endln:31:8
            |vpiOpType:24
            |vpiBlocking:1
            |vpiRhs:
            \_constant: , line:30:22, endln:30:23
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list_index), line:30:7, endln:30:17
              |vpiParent:
              \_assignment: , line:30:7, endln:30:23
              |vpiName:list_index
              |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list_index
              |vpiActual:
              \_int_var: (work@rggen_or_reducer.get_sub_n_list.list_index), line:10:23, endln:10:33
      |vpiStmt:
      \_return_stmt: , line:33:5, endln:33:11
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_sub_n_list), line:10:5, endln:10:34
        |vpiCondition:
        \_ref_obj: (work@rggen_or_reducer.get_sub_n_list.list), line:33:12, endln:33:16
          |vpiParent:
          \_return_stmt: , line:33:5, endln:33:11
          |vpiName:list
          |vpiFullName:work@rggen_or_reducer.get_sub_n_list.list
          |vpiActual:
          \_bit_var: (work@rggen_or_reducer.get_sub_n_list.list), line:9:23, endln:9:27
    |vpiInstance:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
  |vpiTaskFunc:
  \_function: (work@rggen_or_reducer.get_offset_list), line:36:3, endln:49:14
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:get_offset_list
    |vpiFullName:work@rggen_or_reducer.get_offset_list
    |vpiVariables:
    \_bit_var: (work@rggen_or_reducer.get_offset_list.list), line:37:23, endln:37:27
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:46:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_offset_list.list)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_offset_list.list), line:37:23, endln:37:27
        |vpiFullName:work@rggen_or_reducer.get_offset_list.list
        |vpiActual:
        \_bit_typespec: , line:37:5, endln:37:22
      |vpiName:list
      |vpiFullName:work@rggen_or_reducer.get_offset_list.list
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_bit_var: (work@rggen_or_reducer.get_offset_list), line:36:22, endln:36:39
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_offset_list), line:36:3, endln:49:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_offset_list)
        |vpiParent:
        \_bit_var: (work@rggen_or_reducer.get_offset_list), line:36:22, endln:36:39
        |vpiFullName:work@rggen_or_reducer.get_offset_list
        |vpiActual:
        \_bit_typespec: , line:36:22, endln:36:39
      |vpiFullName:work@rggen_or_reducer.get_offset_list
    |vpiIODecl:
    \_io_decl: (sub_n_list), line:36:74, endln:36:84
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_offset_list), line:36:3, endln:49:14
      |vpiDirection:1
      |vpiName:sub_n_list
      |vpiTypedef:
      \_ref_typespec: (work@rggen_or_reducer.get_offset_list.sub_n_list)
        |vpiParent:
        \_io_decl: (sub_n_list), line:36:74, endln:36:84
        |vpiFullName:work@rggen_or_reducer.get_offset_list.sub_n_list
        |vpiActual:
        \_bit_typespec: , line:36:56, endln:36:59
    |vpiStmt:
    \_begin: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:46:8
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_offset_list), line:36:3, endln:49:14
      |vpiFullName:work@rggen_or_reducer.get_offset_list
      |vpiVariables:
      \_bit_var: (work@rggen_or_reducer.get_offset_list.list), line:37:23, endln:37:27
      |vpiStmt:
      \_for_stmt: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:39:8
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:46:8
        |vpiFullName:work@rggen_or_reducer.get_offset_list
        |vpiForInitStmt:
        \_assignment: , line:39:10, endln:39:19
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:39:8
          |vpiRhs:
          \_constant: , line:39:18, endln:39:19
            |vpiParent:
            \_assignment: , line:39:10, endln:39:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
            |vpiParent:
            \_assignment: , line:39:10, endln:39:19
            |vpiTypespec:
            \_ref_typespec: (work@rggen_or_reducer.get_offset_list.i)
              |vpiParent:
              \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
              |vpiFullName:work@rggen_or_reducer.get_offset_list.i
              |vpiActual:
              \_int_typespec: , line:39:10, endln:39:13
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_offset_list.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:39:26, endln:39:29
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:39:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_offset_list.i), line:39:28, endln:39:29
            |vpiParent:
            \_operation: , line:39:26, endln:39:29
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_offset_list.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
        |vpiCondition:
        \_operation: , line:39:20, endln:39:25
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:39:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_offset_list.i), line:39:20, endln:39:21
            |vpiParent:
            \_operation: , line:39:20, endln:39:25
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_offset_list.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_offset_list.N), line:39:24, endln:39:25
            |vpiParent:
            \_operation: , line:39:20, endln:39:25
            |vpiName:N
            |vpiFullName:work@rggen_or_reducer.get_offset_list.N
        |vpiStmt:
        \_begin: (work@rggen_or_reducer.get_offset_list), line:39:31, endln:46:8
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:39:8
          |vpiFullName:work@rggen_or_reducer.get_offset_list
          |vpiStmt:
          \_if_else: , line:40:7, endln:45:10
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_offset_list), line:39:31, endln:46:8
            |vpiCondition:
            \_operation: , line:40:11, endln:40:17
              |vpiParent:
              \_begin: (work@rggen_or_reducer.get_offset_list), line:39:31, endln:46:8
              |vpiOpType:14
              |vpiOperand:
              \_ref_obj: (work@rggen_or_reducer.get_offset_list.i), line:40:11, endln:40:12
                |vpiParent:
                \_operation: , line:40:11, endln:40:17
                |vpiName:i
                |vpiFullName:work@rggen_or_reducer.get_offset_list.i
                |vpiActual:
                \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
              |vpiOperand:
              \_constant: , line:40:16, endln:40:17
                |vpiParent:
                \_operation: , line:40:11, endln:40:17
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@rggen_or_reducer.get_offset_list), line:40:19, endln:42:10
              |vpiParent:
              \_if_else: , line:40:7, endln:45:10
              |vpiFullName:work@rggen_or_reducer.get_offset_list
              |vpiStmt:
              \_assignment: , line:41:9, endln:41:20
                |vpiParent:
                \_begin: (work@rggen_or_reducer.get_offset_list), line:40:19, endln:42:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_constant: , line:41:19, endln:41:20
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiLhs:
                \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:41:9, endln:41:16
                  |vpiParent:
                  \_assignment: , line:41:9, endln:41:20
                  |vpiName:list
                  |vpiFullName:work@rggen_or_reducer.get_offset_list.list
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.get_offset_list.i), line:41:14, endln:41:15
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:41:9, endln:41:16
                    |vpiName:i
                    |vpiFullName:work@rggen_or_reducer.get_offset_list.i
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
            |vpiElseStmt:
            \_begin: (work@rggen_or_reducer.get_offset_list), line:43:12, endln:45:10
              |vpiParent:
              \_if_else: , line:40:7, endln:45:10
              |vpiFullName:work@rggen_or_reducer.get_offset_list
              |vpiStmt:
              \_assignment: , line:44:9, endln:44:46
                |vpiParent:
                \_begin: (work@rggen_or_reducer.get_offset_list), line:43:12, endln:45:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:44:19, endln:44:46
                  |vpiParent:
                  \_assignment: , line:44:9, endln:44:46
                  |vpiOpType:24
                  |vpiOperand:
                  \_bit_select: (work@rggen_or_reducer.get_offset_list.sub_n_list), line:44:30, endln:44:33
                    |vpiParent:
                    \_operation: , line:44:19, endln:44:46
                    |vpiName:sub_n_list
                    |vpiFullName:work@rggen_or_reducer.get_offset_list.sub_n_list
                    |vpiIndex:
                    \_operation: , line:44:30, endln:44:33
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.get_offset_list.sub_n_list), line:44:30, endln:44:33
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@rggen_or_reducer.get_offset_list.sub_n_list.i), line:44:30, endln:44:31
                        |vpiParent:
                        \_operation: , line:44:30, endln:44:33
                        |vpiName:i
                        |vpiFullName:work@rggen_or_reducer.get_offset_list.sub_n_list.i
                        |vpiActual:
                        \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
                      |vpiOperand:
                      \_constant: , line:44:32, endln:44:33
                        |vpiParent:
                        \_operation: , line:44:30, endln:44:33
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                  |vpiOperand:
                  \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:44:42, endln:44:45
                    |vpiParent:
                    \_operation: , line:44:19, endln:44:46
                    |vpiName:list
                    |vpiFullName:work@rggen_or_reducer.get_offset_list.list
                    |vpiIndex:
                    \_operation: , line:44:42, endln:44:45
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:44:42, endln:44:45
                      |vpiOpType:11
                      |vpiOperand:
                      \_ref_obj: (work@rggen_or_reducer.get_offset_list.list.i), line:44:42, endln:44:43
                        |vpiParent:
                        \_operation: , line:44:42, endln:44:45
                        |vpiName:i
                        |vpiFullName:work@rggen_or_reducer.get_offset_list.list.i
                        |vpiActual:
                        \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
                      |vpiOperand:
                      \_constant: , line:44:44, endln:44:45
                        |vpiParent:
                        \_operation: , line:44:42, endln:44:45
                        |vpiDecompile:1
                        |vpiSize:64
                        |UINT:1
                        |vpiConstType:9
                |vpiLhs:
                \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:44:9, endln:44:16
                  |vpiParent:
                  \_assignment: , line:44:9, endln:44:46
                  |vpiName:list
                  |vpiFullName:work@rggen_or_reducer.get_offset_list.list
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.get_offset_list.i), line:44:14, endln:44:15
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.get_offset_list.list), line:44:9, endln:44:16
                    |vpiName:i
                    |vpiFullName:work@rggen_or_reducer.get_offset_list.i
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.get_offset_list.i), line:39:14, endln:39:15
      |vpiStmt:
      \_return_stmt: , line:48:5, endln:48:11
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_offset_list), line:39:5, endln:46:8
        |vpiCondition:
        \_ref_obj: (work@rggen_or_reducer.get_offset_list.list), line:48:12, endln:48:16
          |vpiParent:
          \_return_stmt: , line:48:5, endln:48:11
          |vpiName:list
          |vpiFullName:work@rggen_or_reducer.get_offset_list.list
          |vpiActual:
          \_bit_var: (work@rggen_or_reducer.get_offset_list.list), line:37:23, endln:37:27
    |vpiInstance:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
  |vpiTaskFunc:
  \_function: (work@rggen_or_reducer.get_next_n), line:51:3, endln:60:14
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:get_next_n
    |vpiFullName:work@rggen_or_reducer.get_next_n
    |vpiVariables:
    \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
      |vpiParent:
      \_begin: (work@rggen_or_reducer.get_next_n), line:54:5, endln:54:17
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_next_n.next_n)
        |vpiParent:
        \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
        |vpiFullName:work@rggen_or_reducer.get_next_n.next_n
        |vpiActual:
        \_int_typespec: , line:52:5, endln:52:8
      |vpiName:next_n
      |vpiFullName:work@rggen_or_reducer.get_next_n.next_n
      |vpiSigned:1
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_int_var: (work@rggen_or_reducer.get_next_n), line:51:22, endln:51:25
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_next_n), line:51:3, endln:60:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_or_reducer.get_next_n)
        |vpiParent:
        \_int_var: (work@rggen_or_reducer.get_next_n), line:51:22, endln:51:25
        |vpiFullName:work@rggen_or_reducer.get_next_n
        |vpiActual:
        \_int_typespec: , line:51:22, endln:51:25
      |vpiFullName:work@rggen_or_reducer.get_next_n
      |vpiSigned:1
    |vpiIODecl:
    \_io_decl: (sub_n_list), line:51:55, endln:51:65
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_next_n), line:51:3, endln:60:14
      |vpiDirection:1
      |vpiName:sub_n_list
      |vpiTypedef:
      \_ref_typespec: (work@rggen_or_reducer.get_next_n.sub_n_list)
        |vpiParent:
        \_io_decl: (sub_n_list), line:51:55, endln:51:65
        |vpiFullName:work@rggen_or_reducer.get_next_n.sub_n_list
        |vpiActual:
        \_bit_typespec: , line:51:37, endln:51:40
    |vpiStmt:
    \_begin: (work@rggen_or_reducer.get_next_n), line:54:5, endln:54:17
      |vpiParent:
      \_function: (work@rggen_or_reducer.get_next_n), line:51:3, endln:60:14
      |vpiFullName:work@rggen_or_reducer.get_next_n
      |vpiVariables:
      \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
      |vpiStmt:
      \_assignment: , line:54:5, endln:54:16
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_next_n), line:54:5, endln:54:17
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_constant: , line:54:15, endln:54:16
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_ref_obj: (work@rggen_or_reducer.get_next_n.next_n), line:54:5, endln:54:11
          |vpiParent:
          \_assignment: , line:54:5, endln:54:16
          |vpiName:next_n
          |vpiFullName:work@rggen_or_reducer.get_next_n.next_n
          |vpiActual:
          \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
      |vpiStmt:
      \_for_stmt: (work@rggen_or_reducer.get_next_n), line:55:5, endln:55:8
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_next_n), line:54:5, endln:54:17
        |vpiFullName:work@rggen_or_reducer.get_next_n
        |vpiForInitStmt:
        \_assignment: , line:55:10, endln:55:19
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_next_n), line:55:5, endln:55:8
          |vpiRhs:
          \_constant: , line:55:18, endln:55:19
            |vpiParent:
            \_assignment: , line:55:10, endln:55:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@rggen_or_reducer.get_next_n.i), line:55:14, endln:55:15
            |vpiParent:
            \_assignment: , line:55:10, endln:55:19
            |vpiTypespec:
            \_ref_typespec: (work@rggen_or_reducer.get_next_n.i)
              |vpiParent:
              \_int_var: (work@rggen_or_reducer.get_next_n.i), line:55:14, endln:55:15
              |vpiFullName:work@rggen_or_reducer.get_next_n.i
              |vpiActual:
              \_int_typespec: , line:55:10, endln:55:13
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_next_n.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:55:26, endln:55:29
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_next_n), line:55:5, endln:55:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_next_n.i), line:55:28, endln:55:29
            |vpiParent:
            \_operation: , line:55:26, endln:55:29
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_next_n.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.get_next_n.i), line:55:14, endln:55:15
        |vpiCondition:
        \_operation: , line:55:20, endln:55:25
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_next_n), line:55:5, endln:55:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_next_n.i), line:55:20, endln:55:21
            |vpiParent:
            \_operation: , line:55:20, endln:55:25
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.get_next_n.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.get_next_n.i), line:55:14, endln:55:15
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.get_next_n.N), line:55:24, endln:55:25
            |vpiParent:
            \_operation: , line:55:20, endln:55:25
            |vpiName:N
            |vpiFullName:work@rggen_or_reducer.get_next_n.N
        |vpiStmt:
        \_begin: (work@rggen_or_reducer.get_next_n), line:55:31, endln:57:8
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer.get_next_n), line:55:5, endln:55:8
          |vpiFullName:work@rggen_or_reducer.get_next_n
          |vpiStmt:
          \_assignment: , line:56:7, endln:56:48
            |vpiParent:
            \_begin: (work@rggen_or_reducer.get_next_n), line:55:31, endln:57:8
            |vpiOpType:24
            |vpiBlocking:1
            |vpiRhs:
            \_operation: , line:56:19, endln:56:47
              |vpiParent:
              \_assignment: , line:56:7, endln:56:48
              |vpiOpType:32
              |vpiOperand:
              \_operation: , line:56:20, endln:56:38
                |vpiParent:
                \_operation: , line:56:19, endln:56:47
                |vpiOpType:15
                |vpiOperand:
                \_bit_select: (work@rggen_or_reducer.get_next_n.sub_n_list), line:56:31, endln:56:32
                  |vpiParent:
                  \_operation: , line:56:20, endln:56:38
                  |vpiName:sub_n_list
                  |vpiFullName:work@rggen_or_reducer.get_next_n.sub_n_list
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.get_next_n.i), line:56:31, endln:56:32
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.get_next_n.sub_n_list), line:56:31, endln:56:32
                    |vpiName:i
                    |vpiFullName:work@rggen_or_reducer.get_next_n.i
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.get_next_n.i), line:55:14, endln:55:15
                |vpiOperand:
                \_constant: , line:56:37, endln:56:38
                  |vpiParent:
                  \_operation: , line:56:20, endln:56:38
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_constant: , line:56:42, endln:56:43
                |vpiParent:
                \_operation: , line:56:19, endln:56:47
                |vpiDecompile:1
                |vpiSize:64
                |UINT:1
                |vpiConstType:9
              |vpiOperand:
              \_constant: , line:56:46, endln:56:47
                |vpiParent:
                \_operation: , line:56:19, endln:56:47
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
            |vpiLhs:
            \_ref_obj: (work@rggen_or_reducer.get_next_n.next_n), line:56:7, endln:56:13
              |vpiParent:
              \_assignment: , line:56:7, endln:56:48
              |vpiName:next_n
              |vpiFullName:work@rggen_or_reducer.get_next_n.next_n
              |vpiActual:
              \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
      |vpiStmt:
      \_return_stmt: , line:59:5, endln:59:11
        |vpiParent:
        \_begin: (work@rggen_or_reducer.get_next_n), line:54:5, endln:54:17
        |vpiCondition:
        \_ref_obj: (work@rggen_or_reducer.get_next_n.next_n), line:59:12, endln:59:18
          |vpiParent:
          \_return_stmt: , line:59:5, endln:59:11
          |vpiName:next_n
          |vpiFullName:work@rggen_or_reducer.get_next_n.next_n
          |vpiActual:
          \_int_var: (work@rggen_or_reducer.get_next_n.next_n), line:52:9, endln:52:15
    |vpiInstance:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
  |vpiNet:
  \_logic_net: (work@rggen_or_reducer.i_data), line:5:37, endln:5:43
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:i_data
    |vpiFullName:work@rggen_or_reducer.i_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_or_reducer.o_result), line:6:37, endln:6:45
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:o_result
    |vpiFullName:work@rggen_or_reducer.o_result
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_or_reducer.next_data), line:66:33, endln:66:42
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_or_reducer.next_data)
      |vpiParent:
      \_logic_net: (work@rggen_or_reducer.next_data), line:66:33, endln:66:42
      |vpiFullName:work@rggen_or_reducer.next_data
      |vpiActual:
      \_logic_typespec: , line:66:3, endln:66:21
    |vpiName:next_data
    |vpiFullName:work@rggen_or_reducer.next_data
    |vpiNetType:36
  |vpiPort:
  \_port: (i_data), line:5:37, endln:5:43
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:i_data
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_or_reducer.i_data.i_data), line:5:37, endln:5:43
      |vpiParent:
      \_port: (i_data), line:5:37, endln:5:43
      |vpiName:i_data
      |vpiFullName:work@rggen_or_reducer.i_data.i_data
      |vpiActual:
      \_logic_net: (work@rggen_or_reducer.i_data), line:5:37, endln:5:43
    |vpiTypedef:
    \_ref_typespec: (work@rggen_or_reducer.i_data)
      |vpiParent:
      \_port: (i_data), line:5:37, endln:5:43
      |vpiFullName:work@rggen_or_reducer.i_data
      |vpiActual:
      \_logic_typespec: , line:5:11, endln:5:35
  |vpiPort:
  \_port: (o_result), line:6:37, endln:6:45
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiName:o_result
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@rggen_or_reducer.o_result.o_result), line:6:37, endln:6:45
      |vpiParent:
      \_port: (o_result), line:6:37, endln:6:45
      |vpiName:o_result
      |vpiFullName:work@rggen_or_reducer.o_result.o_result
      |vpiActual:
      \_logic_net: (work@rggen_or_reducer.o_result), line:6:37, endln:6:45
    |vpiTypedef:
    \_ref_typespec: (work@rggen_or_reducer.o_result)
      |vpiParent:
      \_port: (o_result), line:6:37, endln:6:45
      |vpiFullName:work@rggen_or_reducer.o_result
      |vpiActual:
      \_logic_typespec: , line:6:11, endln:6:28
  |vpiProcess:
  \_always: , line:68:3, endln:85:6
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiStmt:
    \_begin: (work@rggen_or_reducer), line:68:15, endln:85:6
      |vpiParent:
      \_always: , line:68:3, endln:85:6
      |vpiFullName:work@rggen_or_reducer
      |vpiStmt:
      \_for_stmt: (work@rggen_or_reducer), line:69:5, endln:69:8
        |vpiParent:
        \_begin: (work@rggen_or_reducer), line:68:15, endln:85:6
        |vpiFullName:work@rggen_or_reducer
        |vpiForInitStmt:
        \_assignment: , line:69:10, endln:69:19
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer), line:69:5, endln:69:8
          |vpiRhs:
          \_constant: , line:69:18, endln:69:19
            |vpiParent:
            \_assignment: , line:69:10, endln:69:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
            |vpiParent:
            \_assignment: , line:69:10, endln:69:19
            |vpiTypespec:
            \_ref_typespec: (work@rggen_or_reducer.i)
              |vpiParent:
              \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
              |vpiFullName:work@rggen_or_reducer.i
              |vpiActual:
              \_int_typespec: , line:69:10, endln:69:13
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:69:31, endln:69:34
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer), line:69:5, endln:69:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.i), line:69:33, endln:69:34
            |vpiParent:
            \_operation: , line:69:31, endln:69:34
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
        |vpiCondition:
        \_operation: , line:69:20, endln:69:30
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer), line:69:5, endln:69:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.i), line:69:20, endln:69:21
            |vpiParent:
            \_operation: , line:69:20, endln:69:30
            |vpiName:i
            |vpiFullName:work@rggen_or_reducer.i
            |vpiActual:
            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.NEXT_N), line:69:24, endln:69:30
            |vpiParent:
            \_operation: , line:69:20, endln:69:30
            |vpiName:NEXT_N
            |vpiFullName:work@rggen_or_reducer.NEXT_N
        |vpiStmt:
        \_begin: (work@rggen_or_reducer), line:69:36, endln:84:8
          |vpiParent:
          \_for_stmt: (work@rggen_or_reducer), line:69:5, endln:69:8
          |vpiFullName:work@rggen_or_reducer
          |vpiStmt:
          \_if_else: , line:70:7, endln:83:10
            |vpiParent:
            \_begin: (work@rggen_or_reducer), line:69:36, endln:84:8
            |vpiCondition:
            \_operation: , line:70:11, endln:70:29
              |vpiParent:
              \_begin: (work@rggen_or_reducer), line:69:36, endln:84:8
              |vpiOpType:14
              |vpiOperand:
              \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:70:22, endln:70:23
                |vpiParent:
                \_operation: , line:70:11, endln:70:29
                |vpiName:SUB_N_LIST
                |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
                |vpiIndex:
                \_ref_obj: (work@rggen_or_reducer.i), line:70:22, endln:70:23
                  |vpiParent:
                  \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:70:22, endln:70:23
                  |vpiName:i
                  |vpiFullName:work@rggen_or_reducer.i
                  |vpiActual:
                  \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
              |vpiOperand:
              \_constant: , line:70:28, endln:70:29
                |vpiParent:
                \_operation: , line:70:11, endln:70:29
                |vpiDecompile:4
                |vpiSize:64
                |UINT:4
                |vpiConstType:9
            |vpiStmt:
            \_begin: (work@rggen_or_reducer), line:70:31, endln:73:10
              |vpiParent:
              \_if_else: , line:70:7, endln:83:10
              |vpiFullName:work@rggen_or_reducer
              |vpiStmt:
              \_assignment: , line:71:9, endln:72:78
                |vpiParent:
                \_begin: (work@rggen_or_reducer), line:70:31, endln:73:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:71:25, endln:72:78
                  |vpiParent:
                  \_assignment: , line:71:9, endln:72:78
                  |vpiOpType:29
                  |vpiOperand:
                  \_operation: , line:71:26, endln:71:77
                    |vpiParent:
                    \_operation: , line:71:25, endln:72:78
                    |vpiOpType:29
                    |vpiOperand:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:71:33, endln:71:49
                      |vpiParent:
                      \_operation: , line:71:26, endln:71:77
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:71:33, endln:71:49
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:71:33, endln:71:49
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:71:45, endln:71:46
                          |vpiParent:
                          \_operation: , line:71:33, endln:71:49
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:71:45, endln:71:46
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:71:45, endln:71:46
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:71:48, endln:71:49
                          |vpiParent:
                          \_operation: , line:71:33, endln:71:49
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                    |vpiOperand:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:71:60, endln:71:76
                      |vpiParent:
                      \_operation: , line:71:26, endln:71:77
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:71:60, endln:71:76
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:71:60, endln:71:76
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:71:72, endln:71:73
                          |vpiParent:
                          \_operation: , line:71:60, endln:71:76
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:71:72, endln:71:73
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:71:72, endln:71:73
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:71:75, endln:71:76
                          |vpiParent:
                          \_operation: , line:71:60, endln:71:76
                          |vpiDecompile:1
                          |vpiSize:64
                          |UINT:1
                          |vpiConstType:9
                  |vpiOperand:
                  \_operation: , line:72:26, endln:72:77
                    |vpiParent:
                    \_operation: , line:71:25, endln:72:78
                    |vpiOpType:29
                    |vpiOperand:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:72:33, endln:72:49
                      |vpiParent:
                      \_operation: , line:72:26, endln:72:77
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:72:33, endln:72:49
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:72:33, endln:72:49
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:72:45, endln:72:46
                          |vpiParent:
                          \_operation: , line:72:33, endln:72:49
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:72:45, endln:72:46
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:72:45, endln:72:46
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:72:48, endln:72:49
                          |vpiParent:
                          \_operation: , line:72:33, endln:72:49
                          |vpiDecompile:2
                          |vpiSize:64
                          |UINT:2
                          |vpiConstType:9
                    |vpiOperand:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:72:60, endln:72:76
                      |vpiParent:
                      \_operation: , line:72:26, endln:72:77
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:72:60, endln:72:76
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:72:60, endln:72:76
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:72:72, endln:72:73
                          |vpiParent:
                          \_operation: , line:72:60, endln:72:76
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:72:72, endln:72:73
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:72:72, endln:72:73
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:72:75, endln:72:76
                          |vpiParent:
                          \_operation: , line:72:60, endln:72:76
                          |vpiDecompile:3
                          |vpiSize:64
                          |UINT:3
                          |vpiConstType:9
                |vpiLhs:
                \_bit_select: (work@rggen_or_reducer.next_data), line:71:9, endln:71:21
                  |vpiParent:
                  \_assignment: , line:71:9, endln:72:78
                  |vpiName:next_data
                  |vpiFullName:work@rggen_or_reducer.next_data
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.i), line:71:19, endln:71:20
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.next_data), line:71:9, endln:71:21
                    |vpiName:i
                    |vpiFullName:work@rggen_or_reducer.i
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
            |vpiElseStmt:
            \_if_else: , line:74:12, endln:83:10
              |vpiParent:
              \_if_else: , line:70:7, endln:83:10
              |vpiCondition:
              \_operation: , line:74:16, endln:74:34
                |vpiParent:
                \_if_else: , line:70:7, endln:83:10
                |vpiOpType:14
                |vpiOperand:
                \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:74:27, endln:74:28
                  |vpiParent:
                  \_operation: , line:74:16, endln:74:34
                  |vpiName:SUB_N_LIST
                  |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
                  |vpiIndex:
                  \_ref_obj: (work@rggen_or_reducer.i), line:74:27, endln:74:28
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:74:27, endln:74:28
                    |vpiName:i
                    |vpiFullName:work@rggen_or_reducer.i
                    |vpiActual:
                    \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                |vpiOperand:
                \_constant: , line:74:33, endln:74:34
                  |vpiParent:
                  \_operation: , line:74:16, endln:74:34
                  |vpiDecompile:3
                  |vpiSize:64
                  |UINT:3
                  |vpiConstType:9
              |vpiStmt:
              \_begin: (work@rggen_or_reducer), line:74:36, endln:77:10
                |vpiParent:
                \_if_else: , line:74:12, endln:83:10
                |vpiFullName:work@rggen_or_reducer
                |vpiStmt:
                \_assignment: , line:75:9, endln:76:49
                  |vpiParent:
                  \_begin: (work@rggen_or_reducer), line:74:36, endln:77:10
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_operation: , line:75:25, endln:76:49
                    |vpiParent:
                    \_assignment: , line:75:9, endln:76:49
                    |vpiOpType:29
                    |vpiOperand:
                    \_operation: , line:75:25, endln:75:76
                      |vpiParent:
                      \_operation: , line:75:25, endln:76:49
                      |vpiOpType:29
                      |vpiOperand:
                      \_bit_select: (work@rggen_or_reducer.i_data), line:75:32, endln:75:48
                        |vpiParent:
                        \_operation: , line:75:25, endln:75:76
                        |vpiName:i_data
                        |vpiFullName:work@rggen_or_reducer.i_data
                        |vpiIndex:
                        \_operation: , line:75:32, endln:75:48
                          |vpiParent:
                          \_bit_select: (work@rggen_or_reducer.i_data), line:75:32, endln:75:48
                          |vpiOpType:24
                          |vpiOperand:
                          \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:75:44, endln:75:45
                            |vpiParent:
                            \_operation: , line:75:32, endln:75:48
                            |vpiName:OFFSET_LIST
                            |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                            |vpiIndex:
                            \_ref_obj: (work@rggen_or_reducer.i_data.i), line:75:44, endln:75:45
                              |vpiParent:
                              \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:75:44, endln:75:45
                              |vpiName:i
                              |vpiFullName:work@rggen_or_reducer.i_data.i
                              |vpiActual:
                              \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                          |vpiOperand:
                          \_constant: , line:75:47, endln:75:48
                            |vpiParent:
                            \_operation: , line:75:32, endln:75:48
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiOperand:
                      \_bit_select: (work@rggen_or_reducer.i_data), line:75:59, endln:75:75
                        |vpiParent:
                        \_operation: , line:75:25, endln:75:76
                        |vpiName:i_data
                        |vpiFullName:work@rggen_or_reducer.i_data
                        |vpiIndex:
                        \_operation: , line:75:59, endln:75:75
                          |vpiParent:
                          \_bit_select: (work@rggen_or_reducer.i_data), line:75:59, endln:75:75
                          |vpiOpType:24
                          |vpiOperand:
                          \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:75:71, endln:75:72
                            |vpiParent:
                            \_operation: , line:75:59, endln:75:75
                            |vpiName:OFFSET_LIST
                            |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                            |vpiIndex:
                            \_ref_obj: (work@rggen_or_reducer.i_data.i), line:75:71, endln:75:72
                              |vpiParent:
                              \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:75:71, endln:75:72
                              |vpiName:i
                              |vpiFullName:work@rggen_or_reducer.i_data.i
                              |vpiActual:
                              \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                          |vpiOperand:
                          \_constant: , line:75:74, endln:75:75
                            |vpiParent:
                            \_operation: , line:75:59, endln:75:75
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                    |vpiOperand:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:76:32, endln:76:48
                      |vpiParent:
                      \_operation: , line:75:25, endln:76:49
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:76:32, endln:76:48
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:76:32, endln:76:48
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:76:44, endln:76:45
                          |vpiParent:
                          \_operation: , line:76:32, endln:76:48
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:76:44, endln:76:45
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:76:44, endln:76:45
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:76:47, endln:76:48
                          |vpiParent:
                          \_operation: , line:76:32, endln:76:48
                          |vpiDecompile:2
                          |vpiSize:64
                          |UINT:2
                          |vpiConstType:9
                  |vpiLhs:
                  \_bit_select: (work@rggen_or_reducer.next_data), line:75:9, endln:75:21
                    |vpiParent:
                    \_assignment: , line:75:9, endln:76:49
                    |vpiName:next_data
                    |vpiFullName:work@rggen_or_reducer.next_data
                    |vpiIndex:
                    \_ref_obj: (work@rggen_or_reducer.i), line:75:19, endln:75:20
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.next_data), line:75:9, endln:75:21
                      |vpiName:i
                      |vpiFullName:work@rggen_or_reducer.i
                      |vpiActual:
                      \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
              |vpiElseStmt:
              \_if_else: , line:78:12, endln:83:10
                |vpiParent:
                \_if_else: , line:74:12, endln:83:10
                |vpiCondition:
                \_operation: , line:78:16, endln:78:34
                  |vpiParent:
                  \_if_else: , line:74:12, endln:83:10
                  |vpiOpType:14
                  |vpiOperand:
                  \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:78:27, endln:78:28
                    |vpiParent:
                    \_operation: , line:78:16, endln:78:34
                    |vpiName:SUB_N_LIST
                    |vpiFullName:work@rggen_or_reducer.SUB_N_LIST
                    |vpiIndex:
                    \_ref_obj: (work@rggen_or_reducer.i), line:78:27, endln:78:28
                      |vpiParent:
                      \_bit_select: (work@rggen_or_reducer.SUB_N_LIST), line:78:27, endln:78:28
                      |vpiName:i
                      |vpiFullName:work@rggen_or_reducer.i
                      |vpiActual:
                      \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                  |vpiOperand:
                  \_constant: , line:78:33, endln:78:34
                    |vpiParent:
                    \_operation: , line:78:16, endln:78:34
                    |vpiDecompile:2
                    |vpiSize:64
                    |UINT:2
                    |vpiConstType:9
                |vpiStmt:
                \_begin: (work@rggen_or_reducer), line:78:36, endln:80:10
                  |vpiParent:
                  \_if_else: , line:78:12, endln:83:10
                  |vpiFullName:work@rggen_or_reducer
                  |vpiStmt:
                  \_assignment: , line:79:9, endln:79:76
                    |vpiParent:
                    \_begin: (work@rggen_or_reducer), line:78:36, endln:80:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_operation: , line:79:25, endln:79:76
                      |vpiParent:
                      \_assignment: , line:79:9, endln:79:76
                      |vpiOpType:29
                      |vpiOperand:
                      \_bit_select: (work@rggen_or_reducer.i_data), line:79:32, endln:79:48
                        |vpiParent:
                        \_operation: , line:79:25, endln:79:76
                        |vpiName:i_data
                        |vpiFullName:work@rggen_or_reducer.i_data
                        |vpiIndex:
                        \_operation: , line:79:32, endln:79:48
                          |vpiParent:
                          \_bit_select: (work@rggen_or_reducer.i_data), line:79:32, endln:79:48
                          |vpiOpType:24
                          |vpiOperand:
                          \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:79:44, endln:79:45
                            |vpiParent:
                            \_operation: , line:79:32, endln:79:48
                            |vpiName:OFFSET_LIST
                            |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                            |vpiIndex:
                            \_ref_obj: (work@rggen_or_reducer.i_data.i), line:79:44, endln:79:45
                              |vpiParent:
                              \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:79:44, endln:79:45
                              |vpiName:i
                              |vpiFullName:work@rggen_or_reducer.i_data.i
                              |vpiActual:
                              \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                          |vpiOperand:
                          \_constant: , line:79:47, endln:79:48
                            |vpiParent:
                            \_operation: , line:79:32, endln:79:48
                            |vpiDecompile:0
                            |vpiSize:64
                            |UINT:0
                            |vpiConstType:9
                      |vpiOperand:
                      \_bit_select: (work@rggen_or_reducer.i_data), line:79:59, endln:79:75
                        |vpiParent:
                        \_operation: , line:79:25, endln:79:76
                        |vpiName:i_data
                        |vpiFullName:work@rggen_or_reducer.i_data
                        |vpiIndex:
                        \_operation: , line:79:59, endln:79:75
                          |vpiParent:
                          \_bit_select: (work@rggen_or_reducer.i_data), line:79:59, endln:79:75
                          |vpiOpType:24
                          |vpiOperand:
                          \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:79:71, endln:79:72
                            |vpiParent:
                            \_operation: , line:79:59, endln:79:75
                            |vpiName:OFFSET_LIST
                            |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                            |vpiIndex:
                            \_ref_obj: (work@rggen_or_reducer.i_data.i), line:79:71, endln:79:72
                              |vpiParent:
                              \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:79:71, endln:79:72
                              |vpiName:i
                              |vpiFullName:work@rggen_or_reducer.i_data.i
                              |vpiActual:
                              \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                          |vpiOperand:
                          \_constant: , line:79:74, endln:79:75
                            |vpiParent:
                            \_operation: , line:79:59, endln:79:75
                            |vpiDecompile:1
                            |vpiSize:64
                            |UINT:1
                            |vpiConstType:9
                    |vpiLhs:
                    \_bit_select: (work@rggen_or_reducer.next_data), line:79:9, endln:79:21
                      |vpiParent:
                      \_assignment: , line:79:9, endln:79:76
                      |vpiName:next_data
                      |vpiFullName:work@rggen_or_reducer.next_data
                      |vpiIndex:
                      \_ref_obj: (work@rggen_or_reducer.i), line:79:19, endln:79:20
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.next_data), line:79:9, endln:79:21
                        |vpiName:i
                        |vpiFullName:work@rggen_or_reducer.i
                        |vpiActual:
                        \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                |vpiElseStmt:
                \_begin: (work@rggen_or_reducer), line:81:12, endln:83:10
                  |vpiParent:
                  \_if_else: , line:78:12, endln:83:10
                  |vpiFullName:work@rggen_or_reducer
                  |vpiStmt:
                  \_assignment: , line:82:9, endln:82:49
                    |vpiParent:
                    \_begin: (work@rggen_or_reducer), line:81:12, endln:83:10
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_bit_select: (work@rggen_or_reducer.i_data), line:82:32, endln:82:48
                      |vpiParent:
                      \_assignment: , line:82:9, endln:82:49
                      |vpiName:i_data
                      |vpiFullName:work@rggen_or_reducer.i_data
                      |vpiIndex:
                      \_operation: , line:82:32, endln:82:48
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.i_data), line:82:32, endln:82:48
                        |vpiOpType:24
                        |vpiOperand:
                        \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:82:44, endln:82:45
                          |vpiParent:
                          \_operation: , line:82:32, endln:82:48
                          |vpiName:OFFSET_LIST
                          |vpiFullName:work@rggen_or_reducer.i_data.OFFSET_LIST
                          |vpiIndex:
                          \_ref_obj: (work@rggen_or_reducer.i_data.i), line:82:44, endln:82:45
                            |vpiParent:
                            \_bit_select: (work@rggen_or_reducer.i_data.OFFSET_LIST), line:82:44, endln:82:45
                            |vpiName:i
                            |vpiFullName:work@rggen_or_reducer.i_data.i
                            |vpiActual:
                            \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
                        |vpiOperand:
                        \_constant: , line:82:47, endln:82:48
                          |vpiParent:
                          \_operation: , line:82:32, endln:82:48
                          |vpiDecompile:0
                          |vpiSize:64
                          |UINT:0
                          |vpiConstType:9
                    |vpiLhs:
                    \_bit_select: (work@rggen_or_reducer.next_data), line:82:9, endln:82:21
                      |vpiParent:
                      \_assignment: , line:82:9, endln:82:49
                      |vpiName:next_data
                      |vpiFullName:work@rggen_or_reducer.next_data
                      |vpiIndex:
                      \_ref_obj: (work@rggen_or_reducer.i), line:82:19, endln:82:20
                        |vpiParent:
                        \_bit_select: (work@rggen_or_reducer.next_data), line:82:9, endln:82:21
                        |vpiName:i
                        |vpiFullName:work@rggen_or_reducer.i
                        |vpiActual:
                        \_int_var: (work@rggen_or_reducer.i), line:69:14, endln:69:15
    |vpiAlwaysType:2
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_or_reducer (work@rggen_or_reducer), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_or_reducer.sv, line:1:1, endln:103:10
    |vpiStmt:
    \_begin: (work@rggen_or_reducer)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_or_reducer
      |vpiStmt:
      \_gen_if_else: , line:88:5, endln:101:8
        |vpiParent:
        \_begin: (work@rggen_or_reducer)
        |vpiCondition:
        \_operation: , line:88:9, endln:88:19
          |vpiParent:
          \_gen_if_else: , line:88:5, endln:101:8
          |vpiOpType:18
          |vpiOperand:
          \_ref_obj: (work@rggen_or_reducer.NEXT_N), line:88:9, endln:88:15
            |vpiParent:
            \_operation: , line:88:9, endln:88:19
            |vpiName:NEXT_N
            |vpiFullName:work@rggen_or_reducer.NEXT_N
          |vpiOperand:
          \_constant: , line:88:18, endln:88:19
            |vpiParent:
            \_operation: , line:88:9, endln:88:19
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
        |vpiStmt:
        \_named_begin: (work@rggen_or_reducer.g_reduce)
          |vpiParent:
          \_gen_if_else: , line:88:5, endln:101:8
          |vpiName:g_reduce
          |vpiFullName:work@rggen_or_reducer.g_reduce
          |vpiStmt:
          \_ref_module: work@rggen_or_reducer (u_reducer), line:92:9, endln:92:18
            |vpiParent:
            \_named_begin: (work@rggen_or_reducer.g_reduce)
            |vpiName:u_reducer
            |vpiDefName:work@rggen_or_reducer
            |vpiPort:
            \_port: (i_data), line:93:9, endln:93:32
              |vpiParent:
              \_ref_module: work@rggen_or_reducer (u_reducer), line:92:9, endln:92:18
              |vpiName:i_data
              |vpiHighConn:
              \_ref_obj: (work@rggen_or_reducer.g_reduce.u_reducer.i_data.next_data), line:93:20, endln:93:29
                |vpiParent:
                \_port: (i_data), line:93:9, endln:93:32
                |vpiName:next_data
                |vpiFullName:work@rggen_or_reducer.g_reduce.u_reducer.i_data.next_data
            |vpiPort:
            \_port: (o_result), line:94:9, endln:94:32
              |vpiParent:
              \_ref_module: work@rggen_or_reducer (u_reducer), line:92:9, endln:92:18
              |vpiName:o_result
              |vpiHighConn:
              \_ref_obj: (work@rggen_or_reducer.g_reduce.u_reducer.o_result.o_result), line:94:20, endln:94:28
                |vpiParent:
                \_port: (o_result), line:94:9, endln:94:32
                |vpiName:o_result
                |vpiFullName:work@rggen_or_reducer.g_reduce.u_reducer.o_result.o_result
        |vpiElseStmt:
        \_named_begin: (work@rggen_or_reducer.g_reduce)
          |vpiParent:
          \_gen_if_else: , line:88:5, endln:101:8
          |vpiName:g_reduce
          |vpiFullName:work@rggen_or_reducer.g_reduce
          |vpiStmt:
          \_always: , line:98:7, endln:100:10
            |vpiParent:
            \_named_begin: (work@rggen_or_reducer.g_reduce)
            |vpiStmt:
            \_begin: (work@rggen_or_reducer.g_reduce), line:98:19, endln:100:10
              |vpiParent:
              \_always: , line:98:7, endln:100:10
              |vpiFullName:work@rggen_or_reducer.g_reduce
              |vpiStmt:
              \_assignment: , line:99:9, endln:99:33
                |vpiParent:
                \_begin: (work@rggen_or_reducer.g_reduce), line:98:19, endln:100:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_bit_select: (work@rggen_or_reducer.g_reduce.next_data), line:99:31, endln:99:32
                  |vpiParent:
                  \_assignment: , line:99:9, endln:99:33
                  |vpiName:next_data
                  |vpiFullName:work@rggen_or_reducer.g_reduce.next_data
                  |vpiIndex:
                  \_constant: , line:99:31, endln:99:32
                    |vpiParent:
                    \_bit_select: (work@rggen_or_reducer.g_reduce.next_data), line:99:31, endln:99:32
                    |vpiDecompile:0
                    |vpiSize:64
                    |UINT:0
                    |vpiConstType:9
                |vpiLhs:
                \_ref_obj: (work@rggen_or_reducer.g_reduce.o_result), line:99:9, endln:99:17
                  |vpiParent:
                  \_assignment: , line:99:9, endln:99:33
                  |vpiName:o_result
                  |vpiFullName:work@rggen_or_reducer.g_reduce.o_result
            |vpiAlwaysType:2
|uhdmallModules:
\_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
  |vpiParent:
  \_design: (unnamed)
  |vpiFullName:work@rggen_register_common
  |vpiParameter:
  \_parameter: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT)
      |vpiParent:
      \_parameter: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_DATA_BIT
      |vpiActual:
      \_int_typespec: , line:8:15, endln:8:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_DATA_BIT
    |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_DATA_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT)
      |vpiParent:
      \_parameter: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiActual:
      \_int_typespec: , line:9:15, endln:9:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
    |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT
    |vpiImported:rggen_rtl_pkg
  |vpiParameter:
  \_parameter: (work@rggen_register_common.READABLE), line:4:37, endln:4:45
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.READABLE)
      |vpiParent:
      \_parameter: (work@rggen_register_common.READABLE), line:4:37, endln:4:45
      |vpiFullName:work@rggen_register_common.READABLE
      |vpiActual:
      \_bit_typespec: , line:4:13, endln:4:16
    |vpiName:READABLE
    |vpiFullName:work@rggen_register_common.READABLE
  |vpiParameter:
  \_parameter: (work@rggen_register_common.WRITABLE), line:5:37, endln:5:45
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:1
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.WRITABLE)
      |vpiParent:
      \_parameter: (work@rggen_register_common.WRITABLE), line:5:37, endln:5:45
      |vpiFullName:work@rggen_register_common.WRITABLE
      |vpiActual:
      \_bit_typespec: , line:5:13, endln:5:16
    |vpiName:WRITABLE
    |vpiFullName:work@rggen_register_common.WRITABLE
  |vpiParameter:
  \_parameter: (work@rggen_register_common.ADDRESS_WIDTH), line:6:37, endln:6:50
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:8
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.ADDRESS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.ADDRESS_WIDTH), line:6:37, endln:6:50
      |vpiFullName:work@rggen_register_common.ADDRESS_WIDTH
      |vpiActual:
      \_int_typespec: , line:6:13, endln:6:16
    |vpiSigned:1
    |vpiName:ADDRESS_WIDTH
    |vpiFullName:work@rggen_register_common.ADDRESS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.OFFSET_ADDRESS), line:7:37, endln:7:51
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |BIN:0
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.OFFSET_ADDRESS)
      |vpiParent:
      \_parameter: (work@rggen_register_common.OFFSET_ADDRESS), line:7:37, endln:7:51
      |vpiFullName:work@rggen_register_common.OFFSET_ADDRESS
      |vpiActual:
      \_bit_typespec: , line:7:13, endln:7:36
    |vpiName:OFFSET_ADDRESS
    |vpiFullName:work@rggen_register_common.OFFSET_ADDRESS
  |vpiParameter:
  \_parameter: (work@rggen_register_common.BUS_WIDTH), line:8:37, endln:8:46
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |UINT:32
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.BUS_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.BUS_WIDTH), line:8:37, endln:8:46
      |vpiFullName:work@rggen_register_common.BUS_WIDTH
      |vpiActual:
      \_int_typespec: , line:8:13, endln:8:16
    |vpiSigned:1
    |vpiName:BUS_WIDTH
    |vpiFullName:work@rggen_register_common.BUS_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.DATA_WIDTH), line:9:37, endln:9:47
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.DATA_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.DATA_WIDTH), line:9:37, endln:9:47
      |vpiFullName:work@rggen_register_common.DATA_WIDTH
      |vpiActual:
      \_int_typespec: , line:9:13, endln:9:16
    |vpiSigned:1
    |vpiName:DATA_WIDTH
    |vpiFullName:work@rggen_register_common.DATA_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.VALUE_WIDTH), line:10:37, endln:10:48
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.VALUE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.VALUE_WIDTH), line:10:37, endln:10:48
      |vpiFullName:work@rggen_register_common.VALUE_WIDTH
      |vpiActual:
      \_int_typespec: , line:10:13, endln:10:16
    |vpiSigned:1
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_register_common.VALUE_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.WORDS), line:18:19, endln:18:24
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.WORDS)
      |vpiParent:
      \_parameter: (work@rggen_register_common.WORDS), line:18:19, endln:18:24
      |vpiFullName:work@rggen_register_common.WORDS
      |vpiActual:
      \_int_typespec: , line:18:15, endln:18:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:WORDS
    |vpiFullName:work@rggen_register_common.WORDS
  |vpiParameter:
  \_parameter: (work@rggen_register_common.BUS_BYTE_WIDTH), line:19:19, endln:19:33
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.BUS_BYTE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.BUS_BYTE_WIDTH), line:19:19, endln:19:33
      |vpiFullName:work@rggen_register_common.BUS_BYTE_WIDTH
      |vpiActual:
      \_int_typespec: , line:19:15, endln:19:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:BUS_BYTE_WIDTH
    |vpiFullName:work@rggen_register_common.BUS_BYTE_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.DATA_BYTE_WIDTH), line:20:19, endln:20:34
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.DATA_BYTE_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.DATA_BYTE_WIDTH), line:20:19, endln:20:34
      |vpiFullName:work@rggen_register_common.DATA_BYTE_WIDTH
      |vpiActual:
      \_int_typespec: , line:20:15, endln:20:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:DATA_BYTE_WIDTH
    |vpiFullName:work@rggen_register_common.DATA_BYTE_WIDTH
  |vpiParameter:
  \_parameter: (work@rggen_register_common.WORD_INDEX_WIDTH), line:21:19, endln:21:35
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.WORD_INDEX_WIDTH)
      |vpiParent:
      \_parameter: (work@rggen_register_common.WORD_INDEX_WIDTH), line:21:19, endln:21:35
      |vpiFullName:work@rggen_register_common.WORD_INDEX_WIDTH
      |vpiActual:
      \_int_typespec: , line:21:15, endln:21:18
    |vpiSigned:1
    |vpiLocalParam:1
    |vpiName:WORD_INDEX_WIDTH
    |vpiFullName:work@rggen_register_common.WORD_INDEX_WIDTH
  |vpiParamAssign:
  \_param_assign: , line:8:19, endln:8:50
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:8:49, endln:8:50
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |vpiDecompile:0
      |vpiSize:32
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:8:49, endln:8:50
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
      |vpiParent:
      \_param_assign: , line:8:19, endln:8:50
      |UINT:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT)
        |vpiParent:
        \_parameter: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
        |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_DATA_BIT
        |vpiActual:
        \_int_typespec: , line:8:15, endln:8:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_DATA_BIT
      |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_DATA_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:9:19, endln:9:50
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:9:49, endln:9:50
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |vpiDecompile:1
      |vpiSize:32
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:9:49, endln:9:50
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
      |vpiParent:
      \_param_assign: , line:9:19, endln:9:50
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT)
        |vpiParent:
        \_parameter: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
        |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT
        |vpiActual:
        \_int_typespec: , line:9:15, endln:9:18
      |vpiSigned:1
      |vpiLocalParam:1
      |vpiName:RGGEN_ACCESS_NON_POSTED_BIT
      |vpiFullName:work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT
      |vpiImported:rggen_rtl_pkg
  |vpiParamAssign:
  \_param_assign: , line:4:37, endln:4:56
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:4:55, endln:4:56
      |vpiParent:
      \_param_assign: , line:4:37, endln:4:56
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:4:55, endln:4:56
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_bit_typespec: , line:4:13, endln:4:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.READABLE), line:4:37, endln:4:45
  |vpiParamAssign:
  \_param_assign: , line:5:37, endln:5:56
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:5:55, endln:5:56
      |vpiParent:
      \_param_assign: , line:5:37, endln:5:56
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:5:55, endln:5:56
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_bit_typespec: , line:5:13, endln:5:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.WRITABLE), line:5:37, endln:5:45
  |vpiParamAssign:
  \_param_assign: , line:6:37, endln:6:56
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:6:55, endln:6:56
      |vpiParent:
      \_param_assign: , line:6:37, endln:6:56
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:6:55, endln:6:56
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_int_typespec: , line:6:13, endln:6:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.ADDRESS_WIDTH), line:6:37, endln:6:50
  |vpiParamAssign:
  \_param_assign: , line:7:37, endln:7:57
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:7:55, endln:7:57
      |vpiParent:
      \_param_assign: , line:7:37, endln:7:57
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:7:55, endln:7:57
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_bit_typespec: , line:7:13, endln:7:36
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@rggen_register_common.OFFSET_ADDRESS), line:7:37, endln:7:51
  |vpiParamAssign:
  \_param_assign: , line:8:37, endln:8:57
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:8:55, endln:8:57
      |vpiParent:
      \_param_assign: , line:8:37, endln:8:57
      |vpiDecompile:32
      |vpiSize:64
      |UINT:32
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_constant: , line:8:55, endln:8:57
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_int_typespec: , line:8:13, endln:8:16
      |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.BUS_WIDTH), line:8:37, endln:8:46
  |vpiParamAssign:
  \_param_assign: , line:9:37, endln:9:64
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_ref_obj: (work@rggen_register_common.BUS_WIDTH), line:9:55, endln:9:64
      |vpiParent:
      \_param_assign: , line:9:37, endln:9:64
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_register_common.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_register_common.DATA_WIDTH), line:9:37, endln:9:47
  |vpiParamAssign:
  \_param_assign: , line:10:37, endln:10:64
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_ref_obj: (work@rggen_register_common.BUS_WIDTH), line:10:55, endln:10:64
      |vpiParent:
      \_param_assign: , line:10:37, endln:10:64
      |vpiName:BUS_WIDTH
      |vpiFullName:work@rggen_register_common.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_register_common.VALUE_WIDTH), line:10:37, endln:10:48
  |vpiParamAssign:
  \_param_assign: , line:18:19, endln:18:61
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:18:39, endln:18:61
      |vpiParent:
      \_param_assign: , line:18:19, endln:18:61
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.DATA_WIDTH), line:18:39, endln:18:49
        |vpiParent:
        \_operation: , line:18:39, endln:18:61
        |vpiName:DATA_WIDTH
        |vpiFullName:work@rggen_register_common.DATA_WIDTH
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.BUS_WIDTH), line:18:52, endln:18:61
        |vpiParent:
        \_operation: , line:18:39, endln:18:61
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_register_common.BUS_WIDTH
    |vpiLhs:
    \_parameter: (work@rggen_register_common.WORDS), line:18:19, endln:18:24
  |vpiParamAssign:
  \_param_assign: , line:19:19, endln:19:52
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:19:39, endln:19:52
      |vpiParent:
      \_param_assign: , line:19:19, endln:19:52
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.BUS_WIDTH), line:19:39, endln:19:48
        |vpiParent:
        \_operation: , line:19:39, endln:19:52
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_register_common.BUS_WIDTH
      |vpiOperand:
      \_constant: , line:19:51, endln:19:52
        |vpiParent:
        \_operation: , line:19:39, endln:19:52
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.BUS_BYTE_WIDTH), line:19:19, endln:19:33
  |vpiParamAssign:
  \_param_assign: , line:20:19, endln:20:53
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:20:39, endln:20:53
      |vpiParent:
      \_param_assign: , line:20:19, endln:20:53
      |vpiOpType:12
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.DATA_WIDTH), line:20:39, endln:20:49
        |vpiParent:
        \_operation: , line:20:39, endln:20:53
        |vpiName:DATA_WIDTH
        |vpiFullName:work@rggen_register_common.DATA_WIDTH
      |vpiOperand:
      \_constant: , line:20:52, endln:20:53
        |vpiParent:
        \_operation: , line:20:39, endln:20:53
        |vpiDecompile:8
        |vpiSize:64
        |UINT:8
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.DATA_BYTE_WIDTH), line:20:19, endln:20:34
  |vpiParamAssign:
  \_param_assign: , line:21:19, endln:21:71
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:21:39, endln:21:71
      |vpiParent:
      \_param_assign: , line:21:19, endln:21:71
      |vpiOpType:32
      |vpiOperand:
      \_operation: , line:21:40, endln:21:50
        |vpiParent:
        \_operation: , line:21:39, endln:21:71
        |vpiOpType:19
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.WORDS), line:21:40, endln:21:45
          |vpiParent:
          \_operation: , line:21:40, endln:21:50
          |vpiName:WORDS
          |vpiFullName:work@rggen_register_common.WORDS
        |vpiOperand:
        \_constant: , line:21:49, endln:21:50
          |vpiParent:
          \_operation: , line:21:40, endln:21:50
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
      |vpiOperand:
      \_sys_func_call: ($clog2), line:21:54, endln:21:67
        |vpiParent:
        \_operation: , line:21:39, endln:21:71
        |vpiArgument:
        \_ref_obj: (work@rggen_register_common.WORDS), line:21:61, endln:21:66
          |vpiParent:
          \_sys_func_call: ($clog2), line:21:54, endln:21:67
          |vpiName:WORDS
          |vpiFullName:work@rggen_register_common.WORDS
        |vpiName:$clog2
      |vpiOperand:
      \_constant: , line:21:70, endln:21:71
        |vpiParent:
        \_operation: , line:21:39, endln:21:71
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiLhs:
    \_parameter: (work@rggen_register_common.WORD_INDEX_WIDTH), line:21:19, endln:21:35
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_polarity), line:23:3, endln:26:20
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_status), line:11:3, endln:16:18
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_action), line:28:3, endln:43:21
  |vpiTypedef:
  \_enum_typespec: (rggen_rtl_pkg::rggen_sw_hw_access), line:18:3, endln:21:24
  |vpiTypedef:
  \_import_typespec: (rggen_rtl_pkg), line:2:11, endln:2:27
  |vpiDefName:work@rggen_register_common
  |vpiTaskFunc:
  \_function: (rggen_rtl_pkg::rggen_clip_width), line:45:3, endln:47:14
  |vpiTaskFunc:
  \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:get_mask
    |vpiFullName:work@rggen_register_common.get_mask
    |vpiVariables:
    \_logic_var: (work@rggen_register_common.get_mask.mask), line:77:29, endln:77:33
      |vpiParent:
      \_begin: (work@rggen_register_common.get_mask), line:79:5, endln:85:8
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common.get_mask.mask)
        |vpiParent:
        \_logic_var: (work@rggen_register_common.get_mask.mask), line:77:29, endln:77:33
        |vpiFullName:work@rggen_register_common.get_mask.mask
        |vpiActual:
        \_logic_typespec: , line:77:5, endln:77:27
      |vpiName:mask
      |vpiFullName:work@rggen_register_common.get_mask.mask
    |vpiVisibility:1
    |vpiAutomatic:1
    |vpiReturn:
    \_logic_var: (work@rggen_register_common.get_mask), line:70:22, endln:70:44
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common.get_mask)
        |vpiParent:
        \_logic_var: (work@rggen_register_common.get_mask), line:70:22, endln:70:44
        |vpiFullName:work@rggen_register_common.get_mask
        |vpiActual:
        \_logic_typespec: , line:70:22, endln:70:44
      |vpiFullName:work@rggen_register_common.get_mask
    |vpiIODecl:
    \_io_decl: (write_access), line:71:33, endln:71:45
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiDirection:1
      |vpiName:write_access
      |vpiTypedef:
      \_ref_typespec: (work@rggen_register_common.get_mask.write_access)
        |vpiParent:
        \_io_decl: (write_access), line:71:33, endln:71:45
        |vpiFullName:work@rggen_register_common.get_mask.write_access
        |vpiActual:
        \_logic_typespec: , line:71:5, endln:71:10
    |vpiIODecl:
    \_io_decl: (accessible), line:72:33, endln:72:43
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiDirection:1
      |vpiName:accessible
      |vpiTypedef:
      \_ref_typespec: (work@rggen_register_common.get_mask.accessible)
        |vpiParent:
        \_io_decl: (accessible), line:72:33, endln:72:43
        |vpiFullName:work@rggen_register_common.get_mask.accessible
        |vpiActual:
        \_logic_typespec: , line:72:5, endln:72:10
    |vpiIODecl:
    \_io_decl: (match), line:73:33, endln:73:38
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiDirection:1
      |vpiName:match
      |vpiTypedef:
      \_ref_typespec: (work@rggen_register_common.get_mask.match)
        |vpiParent:
        \_io_decl: (match), line:73:33, endln:73:38
        |vpiFullName:work@rggen_register_common.get_mask.match
        |vpiActual:
        \_logic_typespec: , line:73:5, endln:73:10
    |vpiIODecl:
    \_io_decl: (access), line:74:33, endln:74:39
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiDirection:1
      |vpiName:access
      |vpiTypedef:
      \_ref_typespec: (work@rggen_register_common.get_mask.access)
        |vpiParent:
        \_io_decl: (access), line:74:33, endln:74:39
        |vpiFullName:work@rggen_register_common.get_mask.access
        |vpiActual:
        \_enum_typespec: (rggen_rtl_pkg::rggen_access), line:74:5, endln:74:17
    |vpiIODecl:
    \_io_decl: (strobe), line:75:33, endln:75:39
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiDirection:1
      |vpiName:strobe
      |vpiTypedef:
      \_ref_typespec: (work@rggen_register_common.get_mask.strobe)
        |vpiParent:
        \_io_decl: (strobe), line:75:33, endln:75:39
        |vpiFullName:work@rggen_register_common.get_mask.strobe
        |vpiActual:
        \_logic_typespec: , line:75:5, endln:75:10
    |vpiStmt:
    \_begin: (work@rggen_register_common.get_mask), line:79:5, endln:85:8
      |vpiParent:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
      |vpiFullName:work@rggen_register_common.get_mask
      |vpiVariables:
      \_logic_var: (work@rggen_register_common.get_mask.mask), line:77:29, endln:77:33
      |vpiStmt:
      \_for_stmt: (work@rggen_register_common.get_mask), line:79:5, endln:79:8
        |vpiParent:
        \_begin: (work@rggen_register_common.get_mask), line:79:5, endln:85:8
        |vpiFullName:work@rggen_register_common.get_mask
        |vpiForInitStmt:
        \_assignment: , line:79:10, endln:79:19
          |vpiParent:
          \_for_stmt: (work@rggen_register_common.get_mask), line:79:5, endln:79:8
          |vpiRhs:
          \_constant: , line:79:18, endln:79:19
            |vpiParent:
            \_assignment: , line:79:10, endln:79:19
            |vpiDecompile:0
            |vpiSize:64
            |UINT:0
            |vpiConstType:9
          |vpiLhs:
          \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
            |vpiParent:
            \_assignment: , line:79:10, endln:79:19
            |vpiTypespec:
            \_ref_typespec: (work@rggen_register_common.get_mask.i)
              |vpiParent:
              \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
              |vpiFullName:work@rggen_register_common.get_mask.i
              |vpiActual:
              \_int_typespec: , line:79:10, endln:79:13
            |vpiName:i
            |vpiFullName:work@rggen_register_common.get_mask.i
            |vpiSigned:1
        |vpiForIncStmt:
        \_operation: , line:79:30, endln:79:33
          |vpiParent:
          \_for_stmt: (work@rggen_register_common.get_mask), line:79:5, endln:79:8
          |vpiOpType:62
          |vpiOperand:
          \_ref_obj: (work@rggen_register_common.get_mask.i), line:79:32, endln:79:33
            |vpiParent:
            \_operation: , line:79:30, endln:79:33
            |vpiName:i
            |vpiFullName:work@rggen_register_common.get_mask.i
            |vpiActual:
            \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
        |vpiCondition:
        \_operation: , line:79:20, endln:79:29
          |vpiParent:
          \_for_stmt: (work@rggen_register_common.get_mask), line:79:5, endln:79:8
          |vpiOpType:20
          |vpiOperand:
          \_ref_obj: (work@rggen_register_common.get_mask.i), line:79:20, endln:79:21
            |vpiParent:
            \_operation: , line:79:20, endln:79:29
            |vpiName:i
            |vpiFullName:work@rggen_register_common.get_mask.i
            |vpiActual:
            \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
          |vpiOperand:
          \_ref_obj: (work@rggen_register_common.get_mask.WORDS), line:79:24, endln:79:29
            |vpiParent:
            \_operation: , line:79:20, endln:79:29
            |vpiName:WORDS
            |vpiFullName:work@rggen_register_common.get_mask.WORDS
        |vpiStmt:
        \_begin: (work@rggen_register_common.get_mask), line:79:35, endln:85:8
          |vpiParent:
          \_for_stmt: (work@rggen_register_common.get_mask), line:79:5, endln:79:8
          |vpiFullName:work@rggen_register_common.get_mask
          |vpiStmt:
          \_for_stmt: (work@rggen_register_common.get_mask), line:80:7, endln:80:10
            |vpiParent:
            \_begin: (work@rggen_register_common.get_mask), line:79:35, endln:85:8
            |vpiFullName:work@rggen_register_common.get_mask
            |vpiForInitStmt:
            \_assignment: , line:80:12, endln:80:21
              |vpiParent:
              \_for_stmt: (work@rggen_register_common.get_mask), line:80:7, endln:80:10
              |vpiRhs:
              \_constant: , line:80:20, endln:80:21
                |vpiParent:
                \_assignment: , line:80:12, endln:80:21
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
                |vpiParent:
                \_assignment: , line:80:12, endln:80:21
                |vpiTypespec:
                \_ref_typespec: (work@rggen_register_common.get_mask.j)
                  |vpiParent:
                  \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
                  |vpiFullName:work@rggen_register_common.get_mask.j
                  |vpiActual:
                  \_int_typespec: , line:80:12, endln:80:15
                |vpiName:j
                |vpiFullName:work@rggen_register_common.get_mask.j
                |vpiSigned:1
            |vpiForIncStmt:
            \_operation: , line:80:41, endln:80:44
              |vpiParent:
              \_for_stmt: (work@rggen_register_common.get_mask), line:80:7, endln:80:10
              |vpiOpType:62
              |vpiOperand:
              \_ref_obj: (work@rggen_register_common.get_mask.j), line:80:43, endln:80:44
                |vpiParent:
                \_operation: , line:80:41, endln:80:44
                |vpiName:j
                |vpiFullName:work@rggen_register_common.get_mask.j
                |vpiActual:
                \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
            |vpiCondition:
            \_operation: , line:80:22, endln:80:40
              |vpiParent:
              \_for_stmt: (work@rggen_register_common.get_mask), line:80:7, endln:80:10
              |vpiOpType:20
              |vpiOperand:
              \_ref_obj: (work@rggen_register_common.get_mask.j), line:80:22, endln:80:23
                |vpiParent:
                \_operation: , line:80:22, endln:80:40
                |vpiName:j
                |vpiFullName:work@rggen_register_common.get_mask.j
                |vpiActual:
                \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
              |vpiOperand:
              \_ref_obj: (work@rggen_register_common.get_mask.BUS_BYTE_WIDTH), line:80:26, endln:80:40
                |vpiParent:
                \_operation: , line:80:22, endln:80:40
                |vpiName:BUS_BYTE_WIDTH
                |vpiFullName:work@rggen_register_common.get_mask.BUS_BYTE_WIDTH
            |vpiStmt:
            \_begin: (work@rggen_register_common.get_mask), line:80:46, endln:84:10
              |vpiParent:
              \_for_stmt: (work@rggen_register_common.get_mask), line:80:7, endln:80:10
              |vpiFullName:work@rggen_register_common.get_mask
              |vpiStmt:
              \_assignment: , line:81:9, endln:83:32
                |vpiParent:
                \_begin: (work@rggen_register_common.get_mask), line:80:46, endln:84:10
                |vpiOpType:82
                |vpiBlocking:1
                |vpiRhs:
                \_operation: , line:81:36, endln:83:32
                  |vpiParent:
                  \_assignment: , line:81:9, endln:83:32
                  |vpiOpType:32
                  |vpiOperand:
                  \_operation: , line:82:11, endln:82:84
                    |vpiParent:
                    \_operation: , line:81:36, endln:83:32
                    |vpiOpType:26
                    |vpiOperand:
                    \_operation: , line:82:11, endln:82:72
                      |vpiParent:
                      \_operation: , line:82:11, endln:82:84
                      |vpiOpType:26
                      |vpiOperand:
                      \_ref_obj: (work@rggen_register_common.get_mask.accessible), line:82:11, endln:82:21
                        |vpiParent:
                        \_operation: , line:82:11, endln:82:72
                        |vpiName:accessible
                        |vpiFullName:work@rggen_register_common.get_mask.accessible
                        |vpiActual:
                        \_io_decl: (accessible), line:72:33, endln:72:43
                      |vpiOperand:
                      \_operation: , line:82:26, endln:82:71
                        |vpiParent:
                        \_operation: , line:82:11, endln:82:72
                        |vpiOpType:14
                        |vpiOperand:
                        \_bit_select: (work@rggen_register_common.get_mask.access), line:82:33, endln:82:54
                          |vpiParent:
                          \_operation: , line:82:26, endln:82:71
                          |vpiName:access
                          |vpiFullName:work@rggen_register_common.get_mask.access
                          |vpiIndex:
                          \_ref_obj: (work@rggen_register_common.get_mask.RGGEN_ACCESS_DATA_BIT), line:82:33, endln:82:54
                            |vpiParent:
                            \_bit_select: (work@rggen_register_common.get_mask.access), line:82:33, endln:82:54
                            |vpiName:RGGEN_ACCESS_DATA_BIT
                            |vpiFullName:work@rggen_register_common.get_mask.RGGEN_ACCESS_DATA_BIT
                        |vpiOperand:
                        \_ref_obj: (work@rggen_register_common.get_mask.write_access), line:82:59, endln:82:71
                          |vpiParent:
                          \_operation: , line:82:26, endln:82:71
                          |vpiName:write_access
                          |vpiFullName:work@rggen_register_common.get_mask.write_access
                          |vpiActual:
                          \_io_decl: (write_access), line:71:33, endln:71:45
                    |vpiOperand:
                    \_bit_select: (work@rggen_register_common.get_mask.match), line:82:82, endln:82:83
                      |vpiParent:
                      \_operation: , line:82:11, endln:82:84
                      |vpiName:match
                      |vpiFullName:work@rggen_register_common.get_mask.match
                      |vpiIndex:
                      \_ref_obj: (work@rggen_register_common.get_mask.i), line:82:82, endln:82:83
                        |vpiParent:
                        \_bit_select: (work@rggen_register_common.get_mask.match), line:82:82, endln:82:83
                        |vpiName:i
                        |vpiFullName:work@rggen_register_common.get_mask.i
                        |vpiActual:
                        \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
                  |vpiOperand:
                  \_operation: , line:83:13, endln:83:27
                    |vpiParent:
                    \_operation: , line:81:36, endln:83:32
                    |vpiOpType:34
                    |vpiOperand:
                    \_constant: , line:83:14, endln:83:15
                      |vpiDecompile:8
                      |vpiSize:64
                      |UINT:8
                      |vpiConstType:9
                    |vpiOperand:
                    \_operation: , line:83:15, endln:83:26
                      |vpiParent:
                      \_operation: , line:83:13, endln:83:27
                      |vpiOpType:33
                      |vpiOperand:
                      \_bit_select: (work@rggen_register_common.get_mask.strobe), line:83:23, endln:83:24
                        |vpiParent:
                        \_operation: , line:83:15, endln:83:26
                        |vpiName:strobe
                        |vpiFullName:work@rggen_register_common.get_mask.strobe
                        |vpiIndex:
                        \_ref_obj: (work@rggen_register_common.get_mask.j), line:83:23, endln:83:24
                          |vpiParent:
                          \_bit_select: (work@rggen_register_common.get_mask.strobe), line:83:23, endln:83:24
                          |vpiName:j
                          |vpiFullName:work@rggen_register_common.get_mask.j
                          |vpiActual:
                          \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
                  |vpiOperand:
                  \_constant: , line:83:30, endln:83:32
                    |vpiParent:
                    \_operation: , line:81:36, endln:83:32
                    |vpiDecompile:'0
                    |vpiSize:-1
                    |BIN:0
                    |vpiConstType:3
                |vpiLhs:
                \_indexed_part_select: mask (work@rggen_register_common.get_mask.mask), line:81:9, endln:81:33
                  |vpiParent:
                  \_assignment: , line:81:9, endln:83:32
                  |vpiName:mask
                  |vpiFullName:work@rggen_register_common.get_mask.mask
                  |vpiDefName:mask
                  |vpiConstantSelect:1
                  |vpiIndexedPartSelectType:1
                  |vpiBaseExpr:
                  \_operation: , line:81:14, endln:81:29
                    |vpiParent:
                    \_indexed_part_select: mask (work@rggen_register_common.get_mask.mask), line:81:9, endln:81:33
                    |vpiOpType:24
                    |vpiOperand:
                    \_operation: , line:81:14, endln:81:25
                      |vpiParent:
                      \_operation: , line:81:14, endln:81:29
                      |vpiOpType:25
                      |vpiOperand:
                      \_ref_obj: (work@rggen_register_common.get_mask.mask.i), line:81:14, endln:81:15
                        |vpiParent:
                        \_operation: , line:81:14, endln:81:25
                        |vpiName:i
                        |vpiFullName:work@rggen_register_common.get_mask.mask.i
                        |vpiActual:
                        \_int_var: (work@rggen_register_common.get_mask.i), line:79:14, endln:79:15
                      |vpiOperand:
                      \_ref_obj: (work@rggen_register_common.get_mask.mask.BUS_WIDTH), line:81:16, endln:81:25
                        |vpiParent:
                        \_operation: , line:81:14, endln:81:25
                        |vpiName:BUS_WIDTH
                        |vpiFullName:work@rggen_register_common.get_mask.mask.BUS_WIDTH
                    |vpiOperand:
                    \_operation: , line:81:26, endln:81:29
                      |vpiParent:
                      \_operation: , line:81:14, endln:81:29
                      |vpiOpType:25
                      |vpiOperand:
                      \_constant: , line:81:26, endln:81:27
                        |vpiParent:
                        \_operation: , line:81:26, endln:81:29
                        |vpiDecompile:8
                        |vpiSize:64
                        |UINT:8
                        |vpiConstType:9
                      |vpiOperand:
                      \_ref_obj: (work@rggen_register_common.get_mask.mask.j), line:81:28, endln:81:29
                        |vpiParent:
                        \_operation: , line:81:26, endln:81:29
                        |vpiName:j
                        |vpiFullName:work@rggen_register_common.get_mask.mask.j
                        |vpiActual:
                        \_int_var: (work@rggen_register_common.get_mask.j), line:80:16, endln:80:17
                  |vpiWidthExpr:
                  \_constant: , line:81:31, endln:81:32
                    |vpiDecompile:8
                    |vpiSize:64
                    |UINT:8
                    |vpiConstType:9
      |vpiStmt:
      \_return_stmt: , line:87:5, endln:87:11
        |vpiParent:
        \_begin: (work@rggen_register_common.get_mask), line:79:5, endln:85:8
        |vpiCondition:
        \_ref_obj: (work@rggen_register_common.get_mask.mask), line:87:12, endln:87:16
          |vpiParent:
          \_return_stmt: , line:87:5, endln:87:11
          |vpiName:mask
          |vpiFullName:work@rggen_register_common.get_mask.mask
          |vpiActual:
          \_logic_var: (work@rggen_register_common.get_mask.mask), line:77:29, endln:77:33
    |vpiInstance:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
  |vpiNet:
  \_logic_net: (work@rggen_register_common.i_clk), line:12:31, endln:12:36
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_clk
    |vpiFullName:work@rggen_register_common.i_clk
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.i_rst_n), line:13:31, endln:13:38
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_rst_n
    |vpiFullName:work@rggen_register_common.i_rst_n
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.i_additional_match), line:15:31, endln:15:49
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_additional_match
    |vpiFullName:work@rggen_register_common.i_additional_match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.match)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
      |vpiFullName:work@rggen_register_common.match
      |vpiActual:
      \_logic_typespec: , line:26:3, endln:26:20
    |vpiName:match
    |vpiFullName:work@rggen_register_common.match
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.active)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
      |vpiFullName:work@rggen_register_common.active
      |vpiActual:
      \_logic_typespec: , line:27:3, endln:27:8
    |vpiName:active
    |vpiFullName:work@rggen_register_common.active
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.frontdoor_valid), line:53:27, endln:53:42
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.frontdoor_valid)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.frontdoor_valid), line:53:27, endln:53:42
      |vpiFullName:work@rggen_register_common.frontdoor_valid
      |vpiActual:
      \_logic_typespec: , line:53:3, endln:53:8
    |vpiName:frontdoor_valid
    |vpiFullName:work@rggen_register_common.frontdoor_valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.backdoor_valid)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiFullName:work@rggen_register_common.backdoor_valid
      |vpiActual:
      \_logic_typespec: , line:54:3, endln:54:8
    |vpiName:backdoor_valid
    |vpiFullName:work@rggen_register_common.backdoor_valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.pending_valid), line:55:27, endln:55:40
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.pending_valid)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.pending_valid), line:55:27, endln:55:40
      |vpiFullName:work@rggen_register_common.pending_valid
      |vpiActual:
      \_logic_typespec: , line:55:3, endln:55:8
    |vpiName:pending_valid
    |vpiFullName:work@rggen_register_common.pending_valid
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.read_mask), line:56:27, endln:56:36
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.read_mask)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.read_mask), line:56:27, endln:56:36
      |vpiFullName:work@rggen_register_common.read_mask
      |vpiActual:
      \_logic_typespec: , line:56:3, endln:56:39
    |vpiName:read_mask
    |vpiFullName:work@rggen_register_common.read_mask
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.write_mask), line:57:27, endln:57:37
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.write_mask)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.write_mask), line:57:27, endln:57:37
      |vpiFullName:work@rggen_register_common.write_mask
      |vpiActual:
      \_logic_typespec: , line:57:3, endln:57:40
    |vpiName:write_mask
    |vpiFullName:work@rggen_register_common.write_mask
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.write_data), line:58:27, endln:58:37
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.write_data)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.write_data), line:58:27, endln:58:37
      |vpiFullName:work@rggen_register_common.write_data
      |vpiActual:
      \_logic_typespec: , line:58:3, endln:58:40
    |vpiName:write_data
    |vpiFullName:work@rggen_register_common.write_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.read_data), line:91:25, endln:91:34
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiTypespec:
    \_ref_typespec: (work@rggen_register_common.read_data)
      |vpiParent:
      \_logic_net: (work@rggen_register_common.read_data), line:91:25, endln:91:34
      |vpiFullName:work@rggen_register_common.read_data
      |vpiActual:
      \_logic_typespec: , line:91:3, endln:91:24
    |vpiName:read_data
    |vpiFullName:work@rggen_register_common.read_data
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@rggen_register_common.register_if), line:14:31, endln:14:42
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:register_if
    |vpiFullName:work@rggen_register_common.register_if
  |vpiNet:
  \_logic_net: (work@rggen_register_common.bit_field_if), line:16:31, endln:16:43
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:bit_field_if
    |vpiFullName:work@rggen_register_common.bit_field_if
  |vpiPort:
  \_port: (i_clk), line:12:31, endln:12:36
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_register_common.i_clk.i_clk), line:12:31, endln:12:36
      |vpiParent:
      \_port: (i_clk), line:12:31, endln:12:36
      |vpiName:i_clk
      |vpiFullName:work@rggen_register_common.i_clk.i_clk
      |vpiActual:
      \_logic_net: (work@rggen_register_common.i_clk), line:12:31, endln:12:36
    |vpiTypedef:
    \_ref_typespec: (work@rggen_register_common.i_clk)
      |vpiParent:
      \_port: (i_clk), line:12:31, endln:12:36
      |vpiFullName:work@rggen_register_common.i_clk
      |vpiActual:
      \_logic_typespec: , line:12:9, endln:12:14
  |vpiPort:
  \_port: (i_rst_n), line:13:31, endln:13:38
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_rst_n
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_register_common.i_rst_n.i_rst_n), line:13:31, endln:13:38
      |vpiParent:
      \_port: (i_rst_n), line:13:31, endln:13:38
      |vpiName:i_rst_n
      |vpiFullName:work@rggen_register_common.i_rst_n.i_rst_n
      |vpiActual:
      \_logic_net: (work@rggen_register_common.i_rst_n), line:13:31, endln:13:38
    |vpiTypedef:
    \_ref_typespec: (work@rggen_register_common.i_rst_n)
      |vpiParent:
      \_port: (i_rst_n), line:13:31, endln:13:38
      |vpiFullName:work@rggen_register_common.i_rst_n
      |vpiActual:
      \_logic_typespec: , line:13:9, endln:13:14
  |vpiPort:
  \_port: (register_if), line:14:31, endln:14:42
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:register_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_register_common.register_if.register_if), line:14:31, endln:14:42
      |vpiParent:
      \_port: (register_if), line:14:31, endln:14:42
      |vpiName:register_if
      |vpiFullName:work@rggen_register_common.register_if.register_if
      |vpiActual:
      \_logic_net: (work@rggen_register_common.register_if), line:14:31, endln:14:42
    |vpiTypedef:
    \_ref_typespec: (work@rggen_register_common.register_if)
      |vpiParent:
      \_port: (register_if), line:14:31, endln:14:42
      |vpiFullName:work@rggen_register_common.register_if
      |vpiActual:
      \_interface_typespec: (register), line:14:21, endln:14:29
  |vpiPort:
  \_port: (i_additional_match), line:15:31, endln:15:49
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:i_additional_match
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_register_common.i_additional_match.i_additional_match), line:15:31, endln:15:49
      |vpiParent:
      \_port: (i_additional_match), line:15:31, endln:15:49
      |vpiName:i_additional_match
      |vpiFullName:work@rggen_register_common.i_additional_match.i_additional_match
      |vpiActual:
      \_logic_net: (work@rggen_register_common.i_additional_match), line:15:31, endln:15:49
    |vpiTypedef:
    \_ref_typespec: (work@rggen_register_common.i_additional_match)
      |vpiParent:
      \_port: (i_additional_match), line:15:31, endln:15:49
      |vpiFullName:work@rggen_register_common.i_additional_match
      |vpiActual:
      \_logic_typespec: , line:15:9, endln:15:14
  |vpiPort:
  \_port: (bit_field_if), line:16:31, endln:16:43
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:bit_field_if
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@rggen_register_common.bit_field_if.bit_field_if), line:16:31, endln:16:43
      |vpiParent:
      \_port: (bit_field_if), line:16:31, endln:16:43
      |vpiName:bit_field_if
      |vpiFullName:work@rggen_register_common.bit_field_if.bit_field_if
      |vpiActual:
      \_logic_net: (work@rggen_register_common.bit_field_if), line:16:31, endln:16:43
    |vpiTypedef:
    \_ref_typespec: (work@rggen_register_common.bit_field_if)
      |vpiParent:
      \_port: (bit_field_if), line:16:31, endln:16:43
      |vpiFullName:work@rggen_register_common.bit_field_if
      |vpiActual:
      \_interface_typespec: (register), line:16:22, endln:16:30
  |vpiContAssign:
  \_cont_assign: , line:29:11, endln:29:32
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:29:21, endln:29:32
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:32
      |vpiOpType:15
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.match), line:29:21, endln:29:26
        |vpiParent:
        \_operation: , line:29:21, endln:29:32
        |vpiName:match
        |vpiFullName:work@rggen_register_common.match
        |vpiActual:
        \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
      |vpiOperand:
      \_constant: , line:29:30, endln:29:32
        |vpiParent:
        \_operation: , line:29:21, endln:29:32
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_register_common.active), line:29:11, endln:29:17
      |vpiParent:
      \_cont_assign: , line:29:11, endln:29:32
      |vpiName:active
      |vpiFullName:work@rggen_register_common.active
      |vpiActual:
      \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
  |vpiContAssign:
  \_cont_assign: , line:60:11, endln:60:87
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:60:37, endln:60:87
      |vpiParent:
      \_cont_assign: , line:60:11, endln:60:87
      |vpiOpType:27
      |vpiOperand:
      \_operation: , line:60:37, endln:60:70
        |vpiParent:
        \_operation: , line:60:37, endln:60:87
        |vpiOpType:27
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.frontdoor_valid), line:60:37, endln:60:52
          |vpiParent:
          \_operation: , line:60:37, endln:60:70
          |vpiName:frontdoor_valid
          |vpiFullName:work@rggen_register_common.frontdoor_valid
          |vpiActual:
          \_logic_net: (work@rggen_register_common.frontdoor_valid), line:53:27, endln:53:42
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.backdoor_valid), line:60:56, endln:60:70
          |vpiParent:
          \_operation: , line:60:37, endln:60:70
          |vpiName:backdoor_valid
          |vpiFullName:work@rggen_register_common.backdoor_valid
          |vpiActual:
          \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.pending_valid), line:60:74, endln:60:87
        |vpiParent:
        \_operation: , line:60:37, endln:60:87
        |vpiName:pending_valid
        |vpiFullName:work@rggen_register_common.pending_valid
        |vpiActual:
        \_logic_net: (work@rggen_register_common.pending_valid), line:55:27, endln:55:40
    |vpiLhs:
    \_hier_path: (bit_field_if.valid), line:60:11, endln:60:29
      |vpiParent:
      \_cont_assign: , line:60:11, endln:60:87
      |vpiActual:
      \_ref_obj: (bit_field_if), line:60:24, endln:60:29
        |vpiParent:
        \_hier_path: (bit_field_if.valid), line:60:11, endln:60:29
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (valid), line:60:24, endln:60:29
        |vpiParent:
        \_hier_path: (bit_field_if.valid), line:60:11, endln:60:29
        |vpiName:valid
      |vpiName:bit_field_if.valid
  |vpiContAssign:
  \_cont_assign: , line:61:11, endln:61:84
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:61:37, endln:61:84
      |vpiParent:
      \_cont_assign: , line:61:11, endln:61:84
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.backdoor_valid), line:61:38, endln:61:52
        |vpiParent:
        \_operation: , line:61:37, endln:61:84
        |vpiName:backdoor_valid
        |vpiFullName:work@rggen_register_common.backdoor_valid
        |vpiActual:
        \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.read_mask), line:61:66, endln:61:67
        |vpiParent:
        \_operation: , line:61:37, endln:61:84
        |vpiName:read_mask
        |vpiFullName:work@rggen_register_common.read_mask
        |vpiIndex:
        \_constant: , line:61:66, endln:61:67
          |vpiParent:
          \_bit_select: (work@rggen_register_common.read_mask), line:61:66, endln:61:67
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.read_mask), line:61:82, endln:61:83
        |vpiParent:
        \_operation: , line:61:37, endln:61:84
        |vpiName:read_mask
        |vpiFullName:work@rggen_register_common.read_mask
        |vpiIndex:
        \_constant: , line:61:82, endln:61:83
          |vpiParent:
          \_bit_select: (work@rggen_register_common.read_mask), line:61:82, endln:61:83
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bit_field_if.read_mask), line:61:11, endln:61:33
      |vpiParent:
      \_cont_assign: , line:61:11, endln:61:84
      |vpiActual:
      \_ref_obj: (bit_field_if), line:61:24, endln:61:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_mask), line:61:11, endln:61:33
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (read_mask), line:61:24, endln:61:33
        |vpiParent:
        \_hier_path: (bit_field_if.read_mask), line:61:11, endln:61:33
        |vpiName:read_mask
      |vpiName:bit_field_if.read_mask
  |vpiContAssign:
  \_cont_assign: , line:62:11, endln:62:85
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:62:37, endln:62:85
      |vpiParent:
      \_cont_assign: , line:62:11, endln:62:85
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.backdoor_valid), line:62:38, endln:62:52
        |vpiParent:
        \_operation: , line:62:37, endln:62:85
        |vpiName:backdoor_valid
        |vpiFullName:work@rggen_register_common.backdoor_valid
        |vpiActual:
        \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.write_mask), line:62:67, endln:62:68
        |vpiParent:
        \_operation: , line:62:37, endln:62:85
        |vpiName:write_mask
        |vpiFullName:work@rggen_register_common.write_mask
        |vpiIndex:
        \_constant: , line:62:67, endln:62:68
          |vpiParent:
          \_bit_select: (work@rggen_register_common.write_mask), line:62:67, endln:62:68
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.write_mask), line:62:83, endln:62:84
        |vpiParent:
        \_operation: , line:62:37, endln:62:85
        |vpiName:write_mask
        |vpiFullName:work@rggen_register_common.write_mask
        |vpiIndex:
        \_constant: , line:62:83, endln:62:84
          |vpiParent:
          \_bit_select: (work@rggen_register_common.write_mask), line:62:83, endln:62:84
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bit_field_if.write_mask), line:62:11, endln:62:34
      |vpiParent:
      \_cont_assign: , line:62:11, endln:62:85
      |vpiActual:
      \_ref_obj: (bit_field_if), line:62:24, endln:62:34
        |vpiParent:
        \_hier_path: (bit_field_if.write_mask), line:62:11, endln:62:34
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (write_mask), line:62:24, endln:62:34
        |vpiParent:
        \_hier_path: (bit_field_if.write_mask), line:62:11, endln:62:34
        |vpiName:write_mask
      |vpiName:bit_field_if.write_mask
  |vpiContAssign:
  \_cont_assign: , line:63:11, endln:63:85
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:63:37, endln:63:85
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:85
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.backdoor_valid), line:63:38, endln:63:52
        |vpiParent:
        \_operation: , line:63:37, endln:63:85
        |vpiName:backdoor_valid
        |vpiFullName:work@rggen_register_common.backdoor_valid
        |vpiActual:
        \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.write_data), line:63:67, endln:63:68
        |vpiParent:
        \_operation: , line:63:37, endln:63:85
        |vpiName:write_data
        |vpiFullName:work@rggen_register_common.write_data
        |vpiIndex:
        \_constant: , line:63:67, endln:63:68
          |vpiParent:
          \_bit_select: (work@rggen_register_common.write_data), line:63:67, endln:63:68
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiOperand:
      \_bit_select: (work@rggen_register_common.write_data), line:63:83, endln:63:84
        |vpiParent:
        \_operation: , line:63:37, endln:63:85
        |vpiName:write_data
        |vpiFullName:work@rggen_register_common.write_data
        |vpiIndex:
        \_constant: , line:63:83, endln:63:84
          |vpiParent:
          \_bit_select: (work@rggen_register_common.write_data), line:63:83, endln:63:84
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
    |vpiLhs:
    \_hier_path: (bit_field_if.write_data), line:63:11, endln:63:34
      |vpiParent:
      \_cont_assign: , line:63:11, endln:63:85
      |vpiActual:
      \_ref_obj: (bit_field_if), line:63:24, endln:63:34
        |vpiParent:
        \_hier_path: (bit_field_if.write_data), line:63:11, endln:63:34
        |vpiName:bit_field_if
      |vpiActual:
      \_ref_obj: (write_data), line:63:24, endln:63:34
        |vpiParent:
        \_hier_path: (bit_field_if.write_data), line:63:11, endln:63:34
        |vpiName:write_data
      |vpiName:bit_field_if.write_data
  |vpiContAssign:
  \_cont_assign: , line:65:11, endln:65:62
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:65:29, endln:65:62
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:62
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.active), line:65:30, endln:65:36
        |vpiParent:
        \_operation: , line:65:29, endln:65:62
        |vpiName:active
        |vpiFullName:work@rggen_register_common.active
        |vpiActual:
        \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
      |vpiOperand:
      \_hier_path: (register_if.valid), line:65:40, endln:65:57
        |vpiParent:
        \_operation: , line:65:29, endln:65:62
        |vpiActual:
        \_ref_obj: (register_if), line:65:40, endln:65:51
          |vpiParent:
          \_hier_path: (register_if.valid), line:65:40, endln:65:57
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.valid), line:65:52, endln:65:57
          |vpiParent:
          \_hier_path: (register_if.valid), line:65:40, endln:65:57
          |vpiName:valid
          |vpiFullName:work@rggen_register_common.valid
        |vpiName:register_if.valid
      |vpiOperand:
      \_constant: , line:65:60, endln:65:62
        |vpiParent:
        \_operation: , line:65:29, endln:65:62
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_register_common.frontdoor_valid), line:65:11, endln:65:26
      |vpiParent:
      \_cont_assign: , line:65:11, endln:65:62
      |vpiName:frontdoor_valid
      |vpiFullName:work@rggen_register_common.frontdoor_valid
      |vpiActual:
      \_logic_net: (work@rggen_register_common.frontdoor_valid), line:53:27, endln:53:42
  |vpiContAssign:
  \_cont_assign: , line:66:11, endln:66:104
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_func_call: (get_mask), line:66:29, endln:66:104
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:104
      |vpiArgument:
      \_constant: , line:66:38, endln:66:42
        |vpiParent:
        \_func_call: (get_mask), line:66:29, endln:66:104
        |vpiDecompile:1'b0
        |vpiSize:1
        |BIN:0
        |vpiConstType:3
      |vpiArgument:
      \_ref_obj: (work@rggen_register_common.READABLE), line:66:44, endln:66:52
        |vpiParent:
        \_func_call: (get_mask), line:66:29, endln:66:104
        |vpiName:READABLE
        |vpiFullName:work@rggen_register_common.READABLE
      |vpiArgument:
      \_ref_obj: (work@rggen_register_common.match), line:66:54, endln:66:59
        |vpiParent:
        \_func_call: (get_mask), line:66:29, endln:66:104
        |vpiName:match
        |vpiFullName:work@rggen_register_common.match
        |vpiActual:
        \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
      |vpiArgument:
      \_hier_path: (register_if.access), line:66:61, endln:66:79
        |vpiParent:
        \_func_call: (get_mask), line:66:29, endln:66:104
        |vpiActual:
        \_ref_obj: (register_if), line:66:61, endln:66:72
          |vpiParent:
          \_hier_path: (register_if.access), line:66:61, endln:66:79
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.access), line:66:73, endln:66:79
          |vpiParent:
          \_hier_path: (register_if.access), line:66:61, endln:66:79
          |vpiName:access
          |vpiFullName:work@rggen_register_common.access
        |vpiName:register_if.access
      |vpiArgument:
      \_operation: , line:66:81, endln:66:103
        |vpiParent:
        \_func_call: (get_mask), line:66:29, endln:66:104
        |vpiOpType:34
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.BUS_BYTE_WIDTH), line:66:82, endln:66:96
          |vpiParent:
          \_operation: , line:66:81, endln:66:103
          |vpiName:BUS_BYTE_WIDTH
          |vpiFullName:work@rggen_register_common.BUS_BYTE_WIDTH
        |vpiOperand:
        \_operation: , line:66:96, endln:66:102
          |vpiParent:
          \_operation: , line:66:81, endln:66:103
          |vpiOpType:33
          |vpiOperand:
          \_constant: , line:66:97, endln:66:101
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
      |vpiName:get_mask
      |vpiFunction:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.read_mask), line:66:11, endln:66:23
      |vpiParent:
      \_cont_assign: , line:66:11, endln:66:104
      |vpiName:read_mask
      |vpiFullName:work@rggen_register_common.read_mask
      |vpiIndex:
      \_constant: , line:66:21, endln:66:22
        |vpiParent:
        \_bit_select: (work@rggen_register_common.read_mask), line:66:11, endln:66:23
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:67:11, endln:67:104
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_func_call: (get_mask), line:67:29, endln:67:104
      |vpiParent:
      \_cont_assign: , line:67:11, endln:67:104
      |vpiArgument:
      \_constant: , line:67:38, endln:67:42
        |vpiParent:
        \_func_call: (get_mask), line:67:29, endln:67:104
        |vpiDecompile:1'b1
        |vpiSize:1
        |BIN:1
        |vpiConstType:3
      |vpiArgument:
      \_ref_obj: (work@rggen_register_common.WRITABLE), line:67:44, endln:67:52
        |vpiParent:
        \_func_call: (get_mask), line:67:29, endln:67:104
        |vpiName:WRITABLE
        |vpiFullName:work@rggen_register_common.WRITABLE
      |vpiArgument:
      \_ref_obj: (work@rggen_register_common.match), line:67:54, endln:67:59
        |vpiParent:
        \_func_call: (get_mask), line:67:29, endln:67:104
        |vpiName:match
        |vpiFullName:work@rggen_register_common.match
        |vpiActual:
        \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
      |vpiArgument:
      \_hier_path: (register_if.access), line:67:61, endln:67:79
        |vpiParent:
        \_func_call: (get_mask), line:67:29, endln:67:104
        |vpiActual:
        \_ref_obj: (register_if), line:67:61, endln:67:72
          |vpiParent:
          \_hier_path: (register_if.access), line:67:61, endln:67:79
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.access), line:67:73, endln:67:79
          |vpiParent:
          \_hier_path: (register_if.access), line:67:61, endln:67:79
          |vpiName:access
          |vpiFullName:work@rggen_register_common.access
        |vpiName:register_if.access
      |vpiArgument:
      \_hier_path: (register_if.strobe), line:67:81, endln:67:99
        |vpiParent:
        \_func_call: (get_mask), line:67:29, endln:67:104
        |vpiActual:
        \_ref_obj: (register_if), line:67:81, endln:67:92
          |vpiParent:
          \_hier_path: (register_if.strobe), line:67:81, endln:67:99
          |vpiName:register_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.strobe), line:67:93, endln:67:99
          |vpiParent:
          \_hier_path: (register_if.strobe), line:67:81, endln:67:99
          |vpiName:strobe
          |vpiFullName:work@rggen_register_common.strobe
        |vpiName:register_if.strobe
      |vpiName:get_mask
      |vpiFunction:
      \_function: (work@rggen_register_common.get_mask), line:70:3, endln:88:14
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.write_mask), line:67:11, endln:67:24
      |vpiParent:
      \_cont_assign: , line:67:11, endln:67:104
      |vpiName:write_mask
      |vpiFullName:work@rggen_register_common.write_mask
      |vpiIndex:
      \_constant: , line:67:22, endln:67:23
        |vpiParent:
        \_bit_select: (work@rggen_register_common.write_mask), line:67:11, endln:67:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:68:11, endln:68:78
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:68:29, endln:68:78
      |vpiParent:
      \_cont_assign: , line:68:11, endln:68:78
      |vpiOpType:32
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.WRITABLE), line:68:30, endln:68:38
        |vpiParent:
        \_operation: , line:68:29, endln:68:78
        |vpiName:WRITABLE
        |vpiFullName:work@rggen_register_common.WRITABLE
      |vpiOperand:
      \_operation: , line:68:42, endln:68:73
        |vpiParent:
        \_operation: , line:68:29, endln:68:78
        |vpiOpType:34
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.WORDS), line:68:43, endln:68:48
          |vpiParent:
          \_operation: , line:68:42, endln:68:73
          |vpiName:WORDS
          |vpiFullName:work@rggen_register_common.WORDS
        |vpiOperand:
        \_operation: , line:68:48, endln:68:72
          |vpiParent:
          \_operation: , line:68:42, endln:68:73
          |vpiOpType:33
          |vpiOperand:
          \_hier_path: (register_if.write_data), line:68:49, endln:68:71
            |vpiParent:
            \_operation: , line:68:48, endln:68:72
            |vpiActual:
            \_ref_obj: (register_if), line:68:49, endln:68:60
              |vpiParent:
              \_hier_path: (register_if.write_data), line:68:49, endln:68:71
              |vpiName:register_if
            |vpiActual:
            \_ref_obj: (work@rggen_register_common.write_data), line:68:61, endln:68:71
              |vpiParent:
              \_hier_path: (register_if.write_data), line:68:49, endln:68:71
              |vpiName:write_data
              |vpiFullName:work@rggen_register_common.write_data
            |vpiName:register_if.write_data
      |vpiOperand:
      \_constant: , line:68:76, endln:68:78
        |vpiParent:
        \_operation: , line:68:29, endln:68:78
        |vpiDecompile:'0
        |vpiSize:-1
        |BIN:0
        |vpiConstType:3
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.write_data), line:68:11, endln:68:24
      |vpiParent:
      \_cont_assign: , line:68:11, endln:68:78
      |vpiName:write_data
      |vpiFullName:work@rggen_register_common.write_data
      |vpiIndex:
      \_constant: , line:68:22, endln:68:23
        |vpiParent:
        \_bit_select: (work@rggen_register_common.write_data), line:68:11, endln:68:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:102:11, endln:102:41
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_ref_obj: (work@rggen_register_common.active), line:102:35, endln:102:41
      |vpiParent:
      \_cont_assign: , line:102:11, endln:102:41
      |vpiName:active
      |vpiFullName:work@rggen_register_common.active
      |vpiActual:
      \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
    |vpiLhs:
    \_hier_path: (register_if.active), line:102:11, endln:102:29
      |vpiParent:
      \_cont_assign: , line:102:11, endln:102:41
      |vpiActual:
      \_ref_obj: (register_if), line:102:23, endln:102:29
        |vpiParent:
        \_hier_path: (register_if.active), line:102:11, endln:102:29
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (active), line:102:23, endln:102:29
        |vpiParent:
        \_hier_path: (register_if.active), line:102:11, endln:102:29
        |vpiName:active
      |vpiName:register_if.active
  |vpiContAssign:
  \_cont_assign: , line:103:11, endln:103:62
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:103:35, endln:103:62
      |vpiParent:
      \_cont_assign: , line:103:11, endln:103:62
      |vpiOpType:26
      |vpiOperand:
      \_operation: , line:103:36, endln:103:51
        |vpiParent:
        \_operation: , line:103:35, endln:103:62
        |vpiOpType:3
        |vpiOperand:
        \_ref_obj: (work@rggen_register_common.backdoor_valid), line:103:37, endln:103:51
          |vpiParent:
          \_operation: , line:103:36, endln:103:51
          |vpiName:backdoor_valid
          |vpiFullName:work@rggen_register_common.backdoor_valid
          |vpiActual:
          \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.active), line:103:56, endln:103:62
        |vpiParent:
        \_operation: , line:103:35, endln:103:62
        |vpiName:active
        |vpiFullName:work@rggen_register_common.active
        |vpiActual:
        \_logic_net: (work@rggen_register_common.active), line:27:21, endln:27:27
    |vpiLhs:
    \_hier_path: (register_if.ready), line:103:11, endln:103:28
      |vpiParent:
      \_cont_assign: , line:103:11, endln:103:62
      |vpiActual:
      \_ref_obj: (register_if), line:103:23, endln:103:28
        |vpiParent:
        \_hier_path: (register_if.ready), line:103:11, endln:103:28
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (ready), line:103:23, endln:103:28
        |vpiParent:
        \_hier_path: (register_if.ready), line:103:11, endln:103:28
        |vpiName:ready
      |vpiName:register_if.ready
  |vpiContAssign:
  \_cont_assign: , line:104:11, endln:104:45
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_ref_obj: (work@rggen_register_common.RGGEN_OKAY), line:104:35, endln:104:45
      |vpiParent:
      \_cont_assign: , line:104:11, endln:104:45
      |vpiName:RGGEN_OKAY
      |vpiFullName:work@rggen_register_common.RGGEN_OKAY
      |vpiActual:
      \_enum_const: (RGGEN_OKAY), line:12:5, endln:12:32
    |vpiLhs:
    \_hier_path: (register_if.status), line:104:11, endln:104:29
      |vpiParent:
      \_cont_assign: , line:104:11, endln:104:45
      |vpiActual:
      \_ref_obj: (register_if), line:104:23, endln:104:29
        |vpiParent:
        \_hier_path: (register_if.status), line:104:11, endln:104:29
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (status), line:104:23, endln:104:29
        |vpiParent:
        \_hier_path: (register_if.status), line:104:11, endln:104:29
        |vpiName:status
      |vpiName:register_if.status
  |vpiContAssign:
  \_cont_assign: , line:105:11, endln:105:44
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_ref_obj: (work@rggen_register_common.read_data), line:105:35, endln:105:44
      |vpiParent:
      \_cont_assign: , line:105:11, endln:105:44
      |vpiName:read_data
      |vpiFullName:work@rggen_register_common.read_data
      |vpiActual:
      \_logic_net: (work@rggen_register_common.read_data), line:91:25, endln:91:34
    |vpiLhs:
    \_hier_path: (register_if.read_data), line:105:11, endln:105:32
      |vpiParent:
      \_cont_assign: , line:105:11, endln:105:44
      |vpiActual:
      \_ref_obj: (register_if), line:105:23, endln:105:32
        |vpiParent:
        \_hier_path: (register_if.read_data), line:105:11, endln:105:32
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (read_data), line:105:23, endln:105:32
        |vpiParent:
        \_hier_path: (register_if.read_data), line:105:11, endln:105:32
        |vpiName:read_data
      |vpiName:register_if.read_data
  |vpiContAssign:
  \_cont_assign: , line:106:11, endln:106:67
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_operation: , line:106:35, endln:106:67
      |vpiParent:
      \_cont_assign: , line:106:11, endln:106:67
      |vpiTypespec:
      \_ref_typespec: (work@rggen_register_common)
        |vpiParent:
        \_operation: , line:106:35, endln:106:67
        |vpiFullName:work@rggen_register_common
        |vpiActual:
        \_int_typespec: , line:10:13, endln:10:16
      |vpiOpType:67
      |vpiOperand:
      \_hier_path: (bit_field_if.value), line:106:48, endln:106:66
        |vpiParent:
        \_operation: , line:106:35, endln:106:67
        |vpiActual:
        \_ref_obj: (bit_field_if), line:106:48, endln:106:60
          |vpiParent:
          \_hier_path: (bit_field_if.value), line:106:48, endln:106:66
          |vpiName:bit_field_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.value), line:106:61, endln:106:66
          |vpiParent:
          \_hier_path: (bit_field_if.value), line:106:48, endln:106:66
          |vpiName:value
          |vpiFullName:work@rggen_register_common.value
        |vpiName:bit_field_if.value
    |vpiLhs:
    \_hier_path: (register_if.value), line:106:11, endln:106:28
      |vpiParent:
      \_cont_assign: , line:106:11, endln:106:67
      |vpiActual:
      \_ref_obj: (register_if), line:106:23, endln:106:28
        |vpiParent:
        \_hier_path: (register_if.value), line:106:11, endln:106:28
        |vpiName:register_if
      |vpiActual:
      \_ref_obj: (value), line:106:23, endln:106:28
        |vpiParent:
        \_hier_path: (register_if.value), line:106:11, endln:106:28
        |vpiName:value
      |vpiName:register_if.value
  |vpiContAssign:
  \_cont_assign: , line:126:11, endln:126:31
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:126:29, endln:126:31
      |vpiParent:
      \_cont_assign: , line:126:11, endln:126:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_register_common.backdoor_valid), line:126:11, endln:126:25
      |vpiParent:
      \_cont_assign: , line:126:11, endln:126:31
      |vpiName:backdoor_valid
      |vpiFullName:work@rggen_register_common.backdoor_valid
      |vpiActual:
      \_logic_net: (work@rggen_register_common.backdoor_valid), line:54:27, endln:54:41
  |vpiContAssign:
  \_cont_assign: , line:127:11, endln:127:31
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:127:29, endln:127:31
      |vpiParent:
      \_cont_assign: , line:127:11, endln:127:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_ref_obj: (work@rggen_register_common.pending_valid), line:127:11, endln:127:24
      |vpiParent:
      \_cont_assign: , line:127:11, endln:127:31
      |vpiName:pending_valid
      |vpiFullName:work@rggen_register_common.pending_valid
      |vpiActual:
      \_logic_net: (work@rggen_register_common.pending_valid), line:55:27, endln:55:40
  |vpiContAssign:
  \_cont_assign: , line:128:11, endln:128:31
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:128:29, endln:128:31
      |vpiParent:
      \_cont_assign: , line:128:11, endln:128:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.read_mask), line:128:11, endln:128:23
      |vpiParent:
      \_cont_assign: , line:128:11, endln:128:31
      |vpiName:read_mask
      |vpiFullName:work@rggen_register_common.read_mask
      |vpiIndex:
      \_constant: , line:128:21, endln:128:22
        |vpiParent:
        \_bit_select: (work@rggen_register_common.read_mask), line:128:11, endln:128:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:129:11, endln:129:31
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:129:29, endln:129:31
      |vpiParent:
      \_cont_assign: , line:129:11, endln:129:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.write_mask), line:129:11, endln:129:24
      |vpiParent:
      \_cont_assign: , line:129:11, endln:129:31
      |vpiName:write_mask
      |vpiFullName:work@rggen_register_common.write_mask
      |vpiIndex:
      \_constant: , line:129:22, endln:129:23
        |vpiParent:
        \_bit_select: (work@rggen_register_common.write_mask), line:129:11, endln:129:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiContAssign:
  \_cont_assign: , line:130:11, endln:130:31
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiRhs:
    \_constant: , line:130:29, endln:130:31
      |vpiParent:
      \_cont_assign: , line:130:11, endln:130:31
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_bit_select: (work@rggen_register_common.write_data), line:130:11, endln:130:24
      |vpiParent:
      \_cont_assign: , line:130:11, endln:130:31
      |vpiName:write_data
      |vpiFullName:work@rggen_register_common.write_data
      |vpiIndex:
      \_constant: , line:130:22, endln:130:23
        |vpiParent:
        \_bit_select: (work@rggen_register_common.write_data), line:130:11, endln:130:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
  |vpiRefModule:
  \_ref_module: work@rggen_mux (u_read_data_mux), line:96:5, endln:96:20
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiName:u_read_data_mux
    |vpiDefName:work@rggen_mux
    |vpiActual:
    \_module_inst: work@rggen_mux (work@rggen_mux), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_mux.sv, line:1:1, endln:33:10
    |vpiPort:
    \_port: (i_select), line:97:5, endln:97:40
      |vpiParent:
      \_ref_module: work@rggen_mux (u_read_data_mux), line:96:5, endln:96:20
      |vpiName:i_select
      |vpiHighConn:
      \_ref_obj: (work@rggen_register_common.u_read_data_mux.i_select.match), line:97:16, endln:97:21
        |vpiParent:
        \_port: (i_select), line:97:5, endln:97:40
        |vpiName:match
        |vpiFullName:work@rggen_register_common.u_read_data_mux.i_select.match
        |vpiActual:
        \_logic_net: (work@rggen_register_common.match), line:26:21, endln:26:26
    |vpiPort:
    \_port: (i_data), line:98:5, endln:98:40
      |vpiParent:
      \_ref_module: work@rggen_mux (u_read_data_mux), line:96:5, endln:96:20
      |vpiName:i_data
      |vpiHighConn:
      \_hier_path: (bit_field_if.read_data), line:98:16, endln:98:38
        |vpiParent:
        \_port: (i_data), line:98:5, endln:98:40
        |vpiActual:
        \_ref_obj: (bit_field_if), line:98:16, endln:98:28
          |vpiParent:
          \_hier_path: (bit_field_if.read_data), line:98:16, endln:98:38
          |vpiName:bit_field_if
        |vpiActual:
        \_ref_obj: (work@rggen_register_common.u_read_data_mux.i_data.read_data), line:98:29, endln:98:38
          |vpiParent:
          \_hier_path: (bit_field_if.read_data), line:98:16, endln:98:38
          |vpiName:read_data
          |vpiFullName:work@rggen_register_common.u_read_data_mux.i_data.read_data
        |vpiName:bit_field_if.read_data
    |vpiPort:
    \_port: (o_data), line:99:5, endln:99:40
      |vpiParent:
      \_ref_module: work@rggen_mux (u_read_data_mux), line:96:5, endln:96:20
      |vpiName:o_data
      |vpiHighConn:
      \_ref_obj: (work@rggen_register_common.u_read_data_mux.o_data.read_data), line:99:16, endln:99:25
        |vpiParent:
        \_port: (o_data), line:99:5, endln:99:40
        |vpiName:read_data
        |vpiFullName:work@rggen_register_common.u_read_data_mux.o_data.read_data
        |vpiActual:
        \_logic_net: (work@rggen_register_common.read_data), line:91:25, endln:91:34
  |vpiGenStmt:
  \_gen_region: 
    |vpiParent:
    \_module_inst: work@rggen_register_common (work@rggen_register_common), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_register_common.sv, line:1:1, endln:140:10
    |vpiStmt:
    \_begin: (work@rggen_register_common)
      |vpiParent:
      \_gen_region: 
      |vpiFullName:work@rggen_register_common
\_weaklyReferenced:
\_logic_typespec: , line:2:16, endln:2:27
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiRange:
  \_range: , line:2:22, endln:2:27
    |vpiParent:
    \_logic_typespec: , line:2:16, endln:2:27
    |vpiLeftRange:
    \_constant: , line:2:23, endln:2:24
      |vpiParent:
      \_range: , line:2:22, endln:2:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2:25, endln:2:26
      |vpiParent:
      \_range: , line:2:22, endln:2:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_DATA_BIT), line:8:19, endln:8:40
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_parameter: (rggen_rtl_pkg::RGGEN_ACCESS_NON_POSTED_BIT), line:9:19, endln:9:46
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_logic_typespec: , line:11:16, endln:11:27
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiRange:
  \_range: , line:11:22, endln:11:27
    |vpiParent:
    \_logic_typespec: , line:11:16, endln:11:27
    |vpiLeftRange:
    \_constant: , line:11:23, endln:11:24
      |vpiParent:
      \_range: , line:11:22, endln:11:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:25, endln:11:26
      |vpiParent:
      \_range: , line:11:22, endln:11:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:16, endln:18:21
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
\_logic_typespec: , line:23:16, endln:23:21
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
\_logic_typespec: , line:28:16, endln:28:27
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiRange:
  \_range: , line:28:22, endln:28:27
    |vpiParent:
    \_logic_typespec: , line:28:16, endln:28:27
    |vpiLeftRange:
    \_constant: , line:28:23, endln:28:24
      |vpiParent:
      \_range: , line:28:22, endln:28:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:25, endln:28:26
      |vpiParent:
      \_range: , line:28:22, endln:28:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:45:22, endln:45:25
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:45:43, endln:45:46
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_0.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_0)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_0.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_0)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_0.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:25:13, endln:25:16
  |vpiParent:
  \_parameter: (work@block_0.ADDRESS_WIDTH), line:25:17, endln:25:30
  |vpiSigned:1
\_bit_typespec: , line:26:13, endln:26:16
  |vpiParent:
  \_parameter: (work@block_0.PRE_DECODE), line:26:17, endln:26:27
\_bit_typespec: , line:27:13, endln:27:36
  |vpiParent:
  \_parameter: (work@block_0.BASE_ADDRESS), line:27:37, endln:27:49
  |vpiRange:
  \_range: , line:27:17, endln:27:36
    |vpiParent:
    \_bit_typespec: , line:27:13, endln:27:36
    |vpiLeftRange:
    \_operation: , line:27:18, endln:27:33
      |vpiParent:
      \_range: , line:27:17, endln:27:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@block_0.BASE_ADDRESS.ADDRESS_WIDTH), line:27:18, endln:27:31
        |vpiParent:
        \_operation: , line:27:18, endln:27:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@block_0.BASE_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:27:32, endln:27:33
        |vpiParent:
        \_operation: , line:27:18, endln:27:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:34, endln:27:35
      |vpiParent:
      \_range: , line:27:17, endln:27:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:28:13, endln:28:16
  |vpiParent:
  \_parameter: (work@block_0.ERROR_STATUS), line:28:17, endln:28:29
\_bit_typespec: , line:29:13, endln:29:23
  |vpiParent:
  \_parameter: (work@block_0.DEFAULT_READ_DATA), line:29:24, endln:29:41
  |vpiRange:
  \_range: , line:29:17, endln:29:23
    |vpiParent:
    \_bit_typespec: , line:29:13, endln:29:23
    |vpiLeftRange:
    \_constant: , line:29:18, endln:29:20
      |vpiParent:
      \_range: , line:29:17, endln:29:23
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:21, endln:29:22
      |vpiParent:
      \_range: , line:29:17, endln:29:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:30:13, endln:30:16
  |vpiParent:
  \_parameter: (work@block_0.INSERT_SLICER), line:30:17, endln:30:30
\_bit_typespec: , line:31:13, endln:31:27
  |vpiParent:
  \_parameter: (work@block_0.REGISTER_10_BIT_FIELD_1_INITIAL_VALUE), line:31:28, endln:31:65
  |vpiRange:
  \_range: , line:31:17, endln:31:22
    |vpiParent:
    \_bit_typespec: , line:31:13, endln:31:27
    |vpiLeftRange:
    \_constant: , line:31:18, endln:31:19
      |vpiParent:
      \_range: , line:31:17, endln:31:22
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:20, endln:31:21
      |vpiParent:
      \_range: , line:31:17, endln:31:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:31:22, endln:31:27
    |vpiParent:
    \_bit_typespec: , line:31:13, endln:31:27
    |vpiLeftRange:
    \_constant: , line:31:23, endln:31:24
      |vpiParent:
      \_range: , line:31:22, endln:31:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:25, endln:31:26
      |vpiParent:
      \_range: , line:31:22, endln:31:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_module_typespec: (rggen_register_if), line:147:3, endln:147:20
  |vpiParent:
  \_module_array: (work@rggen_register_if), line:147:34, endln:147:45
  |vpiName:rggen_register_if
\_bit_typespec: , line:183:18, endln:183:27
  |vpiRange:
  \_range: , line:183:22, endln:183:27
    |vpiParent:
    \_bit_typespec: , line:183:18, endln:183:27
    |vpiLeftRange:
    \_constant: , line:183:23, endln:183:24
      |vpiParent:
      \_range: , line:183:22, endln:183:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:183:25, endln:183:26
      |vpiParent:
      \_range: , line:183:22, endln:183:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:209:18, endln:209:27
  |vpiRange:
  \_range: , line:209:22, endln:209:27
    |vpiParent:
    \_bit_typespec: , line:209:18, endln:209:27
    |vpiLeftRange:
    \_constant: , line:209:23, endln:209:24
      |vpiParent:
      \_range: , line:209:22, endln:209:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:209:25, endln:209:26
      |vpiParent:
      \_range: , line:209:22, endln:209:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:235:18, endln:235:21
\_bit_typespec: , line:261:18, endln:261:27
  |vpiRange:
  \_range: , line:261:22, endln:261:27
    |vpiParent:
    \_bit_typespec: , line:261:18, endln:261:27
    |vpiLeftRange:
    \_constant: , line:261:23, endln:261:24
      |vpiParent:
      \_range: , line:261:22, endln:261:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:261:25, endln:261:26
      |vpiParent:
      \_range: , line:261:22, endln:261:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:287:18, endln:287:27
  |vpiRange:
  \_range: , line:287:22, endln:287:27
    |vpiParent:
    \_bit_typespec: , line:287:18, endln:287:27
    |vpiLeftRange:
    \_constant: , line:287:23, endln:287:24
      |vpiParent:
      \_range: , line:287:22, endln:287:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:287:25, endln:287:26
      |vpiParent:
      \_range: , line:287:22, endln:287:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:312:18, endln:312:27
  |vpiRange:
  \_range: , line:312:22, endln:312:27
    |vpiParent:
    \_bit_typespec: , line:312:18, endln:312:27
    |vpiLeftRange:
    \_constant: , line:312:23, endln:312:24
      |vpiParent:
      \_range: , line:312:22, endln:312:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:312:25, endln:312:26
      |vpiParent:
      \_range: , line:312:22, endln:312:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:337:18, endln:337:27
  |vpiRange:
  \_range: , line:337:22, endln:337:27
    |vpiParent:
    \_bit_typespec: , line:337:18, endln:337:27
    |vpiLeftRange:
    \_constant: , line:337:23, endln:337:24
      |vpiParent:
      \_range: , line:337:22, endln:337:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:337:25, endln:337:26
      |vpiParent:
      \_range: , line:337:22, endln:337:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:381:18, endln:381:21
\_bit_typespec: , line:450:18, endln:450:27
  |vpiRange:
  \_range: , line:450:22, endln:450:27
    |vpiParent:
    \_bit_typespec: , line:450:18, endln:450:27
    |vpiLeftRange:
    \_constant: , line:450:23, endln:450:24
      |vpiParent:
      \_range: , line:450:22, endln:450:27
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:450:25, endln:450:26
      |vpiParent:
      \_range: , line:450:22, endln:450:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:475:18, endln:475:27
  |vpiRange:
  \_range: , line:475:22, endln:475:27
    |vpiParent:
    \_bit_typespec: , line:475:18, endln:475:27
    |vpiLeftRange:
    \_constant: , line:475:23, endln:475:24
      |vpiParent:
      \_range: , line:475:22, endln:475:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:475:25, endln:475:26
      |vpiParent:
      \_range: , line:475:22, endln:475:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:500:18, endln:500:27
  |vpiRange:
  \_range: , line:500:22, endln:500:27
    |vpiParent:
    \_bit_typespec: , line:500:18, endln:500:27
    |vpiLeftRange:
    \_constant: , line:500:23, endln:500:24
      |vpiParent:
      \_range: , line:500:22, endln:500:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:500:25, endln:500:26
      |vpiParent:
      \_range: , line:500:22, endln:500:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:543:18, endln:543:27
  |vpiRange:
  \_range: , line:543:22, endln:543:27
    |vpiParent:
    \_bit_typespec: , line:543:18, endln:543:27
    |vpiLeftRange:
    \_constant: , line:543:23, endln:543:24
      |vpiParent:
      \_range: , line:543:22, endln:543:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:543:25, endln:543:26
      |vpiParent:
      \_range: , line:543:22, endln:543:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:570:18, endln:570:27
  |vpiRange:
  \_range: , line:570:22, endln:570:27
    |vpiParent:
    \_bit_typespec: , line:570:18, endln:570:27
    |vpiLeftRange:
    \_constant: , line:570:23, endln:570:24
      |vpiParent:
      \_range: , line:570:22, endln:570:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:570:25, endln:570:26
      |vpiParent:
      \_range: , line:570:22, endln:570:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:643:18, endln:643:27
  |vpiRange:
  \_range: , line:643:22, endln:643:27
    |vpiParent:
    \_bit_typespec: , line:643:18, endln:643:27
    |vpiLeftRange:
    \_constant: , line:643:23, endln:643:24
      |vpiParent:
      \_range: , line:643:22, endln:643:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:643:25, endln:643:26
      |vpiParent:
      \_range: , line:643:22, endln:643:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:669:18, endln:669:27
  |vpiRange:
  \_range: , line:669:22, endln:669:27
    |vpiParent:
    \_bit_typespec: , line:669:18, endln:669:27
    |vpiLeftRange:
    \_constant: , line:669:23, endln:669:24
      |vpiParent:
      \_range: , line:669:22, endln:669:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:669:25, endln:669:26
      |vpiParent:
      \_range: , line:669:22, endln:669:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:720:18, endln:720:27
  |vpiRange:
  \_range: , line:720:22, endln:720:27
    |vpiParent:
    \_bit_typespec: , line:720:18, endln:720:27
    |vpiLeftRange:
    \_constant: , line:720:23, endln:720:24
      |vpiParent:
      \_range: , line:720:22, endln:720:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:720:25, endln:720:26
      |vpiParent:
      \_range: , line:720:22, endln:720:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:764:18, endln:764:27
  |vpiRange:
  \_range: , line:764:22, endln:764:27
    |vpiParent:
    \_bit_typespec: , line:764:18, endln:764:27
    |vpiLeftRange:
    \_constant: , line:764:23, endln:764:24
      |vpiParent:
      \_range: , line:764:22, endln:764:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:764:25, endln:764:26
      |vpiParent:
      \_range: , line:764:22, endln:764:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:789:18, endln:789:27
  |vpiRange:
  \_range: , line:789:22, endln:789:27
    |vpiParent:
    \_bit_typespec: , line:789:18, endln:789:27
    |vpiLeftRange:
    \_constant: , line:789:23, endln:789:24
      |vpiParent:
      \_range: , line:789:22, endln:789:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:789:25, endln:789:26
      |vpiParent:
      \_range: , line:789:22, endln:789:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:814:18, endln:814:27
  |vpiRange:
  \_range: , line:814:22, endln:814:27
    |vpiParent:
    \_bit_typespec: , line:814:18, endln:814:27
    |vpiLeftRange:
    \_constant: , line:814:23, endln:814:24
      |vpiParent:
      \_range: , line:814:22, endln:814:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:814:25, endln:814:26
      |vpiParent:
      \_range: , line:814:22, endln:814:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:838:18, endln:838:27
  |vpiRange:
  \_range: , line:838:22, endln:838:27
    |vpiParent:
    \_bit_typespec: , line:838:18, endln:838:27
    |vpiLeftRange:
    \_constant: , line:838:23, endln:838:24
      |vpiParent:
      \_range: , line:838:22, endln:838:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:838:25, endln:838:26
      |vpiParent:
      \_range: , line:838:22, endln:838:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:862:18, endln:862:27
  |vpiRange:
  \_range: , line:862:22, endln:862:27
    |vpiParent:
    \_bit_typespec: , line:862:18, endln:862:27
    |vpiLeftRange:
    \_constant: , line:862:23, endln:862:24
      |vpiParent:
      \_range: , line:862:22, endln:862:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:862:25, endln:862:26
      |vpiParent:
      \_range: , line:862:22, endln:862:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:887:18, endln:887:27
  |vpiRange:
  \_range: , line:887:22, endln:887:27
    |vpiParent:
    \_bit_typespec: , line:887:18, endln:887:27
    |vpiLeftRange:
    \_constant: , line:887:23, endln:887:24
      |vpiParent:
      \_range: , line:887:22, endln:887:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:887:25, endln:887:26
      |vpiParent:
      \_range: , line:887:22, endln:887:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:912:18, endln:912:27
  |vpiRange:
  \_range: , line:912:22, endln:912:27
    |vpiParent:
    \_bit_typespec: , line:912:18, endln:912:27
    |vpiLeftRange:
    \_constant: , line:912:23, endln:912:24
      |vpiParent:
      \_range: , line:912:22, endln:912:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:912:25, endln:912:26
      |vpiParent:
      \_range: , line:912:22, endln:912:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:937:18, endln:937:27
  |vpiRange:
  \_range: , line:937:22, endln:937:27
    |vpiParent:
    \_bit_typespec: , line:937:18, endln:937:27
    |vpiLeftRange:
    \_constant: , line:937:23, endln:937:24
      |vpiParent:
      \_range: , line:937:22, endln:937:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:937:25, endln:937:26
      |vpiParent:
      \_range: , line:937:22, endln:937:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:962:18, endln:962:27
  |vpiRange:
  \_range: , line:962:22, endln:962:27
    |vpiParent:
    \_bit_typespec: , line:962:18, endln:962:27
    |vpiLeftRange:
    \_constant: , line:962:23, endln:962:24
      |vpiParent:
      \_range: , line:962:22, endln:962:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:962:25, endln:962:26
      |vpiParent:
      \_range: , line:962:22, endln:962:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:987:18, endln:987:27
  |vpiRange:
  \_range: , line:987:22, endln:987:27
    |vpiParent:
    \_bit_typespec: , line:987:18, endln:987:27
    |vpiLeftRange:
    \_constant: , line:987:23, endln:987:24
      |vpiParent:
      \_range: , line:987:22, endln:987:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:987:25, endln:987:26
      |vpiParent:
      \_range: , line:987:22, endln:987:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1030:18, endln:1030:27
  |vpiRange:
  \_range: , line:1030:22, endln:1030:27
    |vpiParent:
    \_bit_typespec: , line:1030:18, endln:1030:27
    |vpiLeftRange:
    \_constant: , line:1030:23, endln:1030:24
      |vpiParent:
      \_range: , line:1030:22, endln:1030:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1030:25, endln:1030:26
      |vpiParent:
      \_range: , line:1030:22, endln:1030:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1056:18, endln:1056:27
  |vpiRange:
  \_range: , line:1056:22, endln:1056:27
    |vpiParent:
    \_bit_typespec: , line:1056:18, endln:1056:27
    |vpiLeftRange:
    \_constant: , line:1056:23, endln:1056:24
      |vpiParent:
      \_range: , line:1056:22, endln:1056:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1056:25, endln:1056:26
      |vpiParent:
      \_range: , line:1056:22, endln:1056:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1107:18, endln:1107:27
  |vpiRange:
  \_range: , line:1107:22, endln:1107:27
    |vpiParent:
    \_bit_typespec: , line:1107:18, endln:1107:27
    |vpiLeftRange:
    \_constant: , line:1107:23, endln:1107:24
      |vpiParent:
      \_range: , line:1107:22, endln:1107:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1107:25, endln:1107:26
      |vpiParent:
      \_range: , line:1107:22, endln:1107:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1133:18, endln:1133:27
  |vpiRange:
  \_range: , line:1133:22, endln:1133:27
    |vpiParent:
    \_bit_typespec: , line:1133:18, endln:1133:27
    |vpiLeftRange:
    \_constant: , line:1133:23, endln:1133:24
      |vpiParent:
      \_range: , line:1133:22, endln:1133:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1133:25, endln:1133:26
      |vpiParent:
      \_range: , line:1133:22, endln:1133:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1184:18, endln:1184:27
  |vpiRange:
  \_range: , line:1184:22, endln:1184:27
    |vpiParent:
    \_bit_typespec: , line:1184:18, endln:1184:27
    |vpiLeftRange:
    \_constant: , line:1184:23, endln:1184:24
      |vpiParent:
      \_range: , line:1184:22, endln:1184:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1184:25, endln:1184:26
      |vpiParent:
      \_range: , line:1184:22, endln:1184:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1210:18, endln:1210:27
  |vpiRange:
  \_range: , line:1210:22, endln:1210:27
    |vpiParent:
    \_bit_typespec: , line:1210:18, endln:1210:27
    |vpiLeftRange:
    \_constant: , line:1210:23, endln:1210:24
      |vpiParent:
      \_range: , line:1210:22, endln:1210:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1210:25, endln:1210:26
      |vpiParent:
      \_range: , line:1210:22, endln:1210:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1236:18, endln:1236:27
  |vpiRange:
  \_range: , line:1236:22, endln:1236:27
    |vpiParent:
    \_bit_typespec: , line:1236:18, endln:1236:27
    |vpiLeftRange:
    \_constant: , line:1236:23, endln:1236:24
      |vpiParent:
      \_range: , line:1236:22, endln:1236:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1236:25, endln:1236:26
      |vpiParent:
      \_range: , line:1236:22, endln:1236:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1261:18, endln:1261:27
  |vpiRange:
  \_range: , line:1261:22, endln:1261:27
    |vpiParent:
    \_bit_typespec: , line:1261:18, endln:1261:27
    |vpiLeftRange:
    \_constant: , line:1261:23, endln:1261:24
      |vpiParent:
      \_range: , line:1261:22, endln:1261:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1261:25, endln:1261:26
      |vpiParent:
      \_range: , line:1261:22, endln:1261:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1304:18, endln:1304:27
  |vpiRange:
  \_range: , line:1304:22, endln:1304:27
    |vpiParent:
    \_bit_typespec: , line:1304:18, endln:1304:27
    |vpiLeftRange:
    \_constant: , line:1304:23, endln:1304:24
      |vpiParent:
      \_range: , line:1304:22, endln:1304:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1304:25, endln:1304:26
      |vpiParent:
      \_range: , line:1304:22, endln:1304:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1330:18, endln:1330:27
  |vpiRange:
  \_range: , line:1330:22, endln:1330:27
    |vpiParent:
    \_bit_typespec: , line:1330:18, endln:1330:27
    |vpiLeftRange:
    \_constant: , line:1330:23, endln:1330:24
      |vpiParent:
      \_range: , line:1330:22, endln:1330:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1330:25, endln:1330:26
      |vpiParent:
      \_range: , line:1330:22, endln:1330:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1356:18, endln:1356:27
  |vpiRange:
  \_range: , line:1356:22, endln:1356:27
    |vpiParent:
    \_bit_typespec: , line:1356:18, endln:1356:27
    |vpiLeftRange:
    \_constant: , line:1356:23, endln:1356:24
      |vpiParent:
      \_range: , line:1356:22, endln:1356:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1356:25, endln:1356:26
      |vpiParent:
      \_range: , line:1356:22, endln:1356:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1382:18, endln:1382:27
  |vpiRange:
  \_range: , line:1382:22, endln:1382:27
    |vpiParent:
    \_bit_typespec: , line:1382:18, endln:1382:27
    |vpiLeftRange:
    \_constant: , line:1382:23, endln:1382:24
      |vpiParent:
      \_range: , line:1382:22, endln:1382:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1382:25, endln:1382:26
      |vpiParent:
      \_range: , line:1382:22, endln:1382:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1426:18, endln:1426:27
  |vpiRange:
  \_range: , line:1426:22, endln:1426:27
    |vpiParent:
    \_bit_typespec: , line:1426:18, endln:1426:27
    |vpiLeftRange:
    \_constant: , line:1426:23, endln:1426:24
      |vpiParent:
      \_range: , line:1426:22, endln:1426:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1426:25, endln:1426:26
      |vpiParent:
      \_range: , line:1426:22, endln:1426:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1452:18, endln:1452:27
  |vpiRange:
  \_range: , line:1452:22, endln:1452:27
    |vpiParent:
    \_bit_typespec: , line:1452:18, endln:1452:27
    |vpiLeftRange:
    \_constant: , line:1452:23, endln:1452:24
      |vpiParent:
      \_range: , line:1452:22, endln:1452:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1452:25, endln:1452:26
      |vpiParent:
      \_range: , line:1452:22, endln:1452:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1478:18, endln:1478:27
  |vpiRange:
  \_range: , line:1478:22, endln:1478:27
    |vpiParent:
    \_bit_typespec: , line:1478:18, endln:1478:27
    |vpiLeftRange:
    \_constant: , line:1478:23, endln:1478:24
      |vpiParent:
      \_range: , line:1478:22, endln:1478:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1478:25, endln:1478:26
      |vpiParent:
      \_range: , line:1478:22, endln:1478:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1504:18, endln:1504:27
  |vpiRange:
  \_range: , line:1504:22, endln:1504:27
    |vpiParent:
    \_bit_typespec: , line:1504:18, endln:1504:27
    |vpiLeftRange:
    \_constant: , line:1504:23, endln:1504:24
      |vpiParent:
      \_range: , line:1504:22, endln:1504:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1504:25, endln:1504:26
      |vpiParent:
      \_range: , line:1504:22, endln:1504:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1530:18, endln:1530:27
  |vpiRange:
  \_range: , line:1530:22, endln:1530:27
    |vpiParent:
    \_bit_typespec: , line:1530:18, endln:1530:27
    |vpiLeftRange:
    \_constant: , line:1530:23, endln:1530:24
      |vpiParent:
      \_range: , line:1530:22, endln:1530:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1530:25, endln:1530:26
      |vpiParent:
      \_range: , line:1530:22, endln:1530:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1556:18, endln:1556:27
  |vpiRange:
  \_range: , line:1556:22, endln:1556:27
    |vpiParent:
    \_bit_typespec: , line:1556:18, endln:1556:27
    |vpiLeftRange:
    \_constant: , line:1556:23, endln:1556:24
      |vpiParent:
      \_range: , line:1556:22, endln:1556:27
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1556:25, endln:1556:26
      |vpiParent:
      \_range: , line:1556:22, endln:1556:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1600:18, endln:1600:27
  |vpiRange:
  \_range: , line:1600:22, endln:1600:27
    |vpiParent:
    \_bit_typespec: , line:1600:18, endln:1600:27
    |vpiLeftRange:
    \_constant: , line:1600:23, endln:1600:24
      |vpiParent:
      \_range: , line:1600:22, endln:1600:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1600:25, endln:1600:26
      |vpiParent:
      \_range: , line:1600:22, endln:1600:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1651:18, endln:1651:27
  |vpiRange:
  \_range: , line:1651:22, endln:1651:27
    |vpiParent:
    \_bit_typespec: , line:1651:18, endln:1651:27
    |vpiLeftRange:
    \_constant: , line:1651:23, endln:1651:24
      |vpiParent:
      \_range: , line:1651:22, endln:1651:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1651:25, endln:1651:26
      |vpiParent:
      \_range: , line:1651:22, endln:1651:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:1678:18, endln:1678:27
  |vpiRange:
  \_range: , line:1678:22, endln:1678:27
    |vpiParent:
    \_bit_typespec: , line:1678:18, endln:1678:27
    |vpiLeftRange:
    \_constant: , line:1678:23, endln:1678:24
      |vpiParent:
      \_range: , line:1678:22, endln:1678:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:1678:25, endln:1678:26
      |vpiParent:
      \_range: , line:1678:22, endln:1678:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:1928:5, endln:1928:10
\_bit_typespec: , line:1949:18, endln:1949:21
\_bit_typespec: , line:1975:18, endln:1975:21
\_bit_typespec: , line:2019:18, endln:2019:27
  |vpiRange:
  \_range: , line:2019:22, endln:2019:27
    |vpiParent:
    \_bit_typespec: , line:2019:18, endln:2019:27
    |vpiLeftRange:
    \_constant: , line:2019:23, endln:2019:24
      |vpiParent:
      \_range: , line:2019:22, endln:2019:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2019:25, endln:2019:26
      |vpiParent:
      \_range: , line:2019:22, endln:2019:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2078:18, endln:2078:27
  |vpiRange:
  \_range: , line:2078:22, endln:2078:27
    |vpiParent:
    \_bit_typespec: , line:2078:18, endln:2078:27
    |vpiLeftRange:
    \_constant: , line:2078:23, endln:2078:24
      |vpiParent:
      \_range: , line:2078:22, endln:2078:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2078:25, endln:2078:26
      |vpiParent:
      \_range: , line:2078:22, endln:2078:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2108:18, endln:2108:27
  |vpiRange:
  \_range: , line:2108:22, endln:2108:27
    |vpiParent:
    \_bit_typespec: , line:2108:18, endln:2108:27
    |vpiLeftRange:
    \_constant: , line:2108:23, endln:2108:24
      |vpiParent:
      \_range: , line:2108:22, endln:2108:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2108:25, endln:2108:26
      |vpiParent:
      \_range: , line:2108:22, endln:2108:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2138:18, endln:2138:27
  |vpiRange:
  \_range: , line:2138:22, endln:2138:27
    |vpiParent:
    \_bit_typespec: , line:2138:18, endln:2138:27
    |vpiLeftRange:
    \_constant: , line:2138:23, endln:2138:24
      |vpiParent:
      \_range: , line:2138:22, endln:2138:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2138:25, endln:2138:26
      |vpiParent:
      \_range: , line:2138:22, endln:2138:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2168:18, endln:2168:27
  |vpiRange:
  \_range: , line:2168:22, endln:2168:27
    |vpiParent:
    \_bit_typespec: , line:2168:18, endln:2168:27
    |vpiLeftRange:
    \_constant: , line:2168:23, endln:2168:24
      |vpiParent:
      \_range: , line:2168:22, endln:2168:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2168:25, endln:2168:26
      |vpiParent:
      \_range: , line:2168:22, endln:2168:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2198:18, endln:2198:27
  |vpiRange:
  \_range: , line:2198:22, endln:2198:27
    |vpiParent:
    \_bit_typespec: , line:2198:18, endln:2198:27
    |vpiLeftRange:
    \_constant: , line:2198:23, endln:2198:24
      |vpiParent:
      \_range: , line:2198:22, endln:2198:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2198:25, endln:2198:26
      |vpiParent:
      \_range: , line:2198:22, endln:2198:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2228:18, endln:2228:27
  |vpiRange:
  \_range: , line:2228:22, endln:2228:27
    |vpiParent:
    \_bit_typespec: , line:2228:18, endln:2228:27
    |vpiLeftRange:
    \_constant: , line:2228:23, endln:2228:24
      |vpiParent:
      \_range: , line:2228:22, endln:2228:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2228:25, endln:2228:26
      |vpiParent:
      \_range: , line:2228:22, endln:2228:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2258:18, endln:2258:27
  |vpiRange:
  \_range: , line:2258:22, endln:2258:27
    |vpiParent:
    \_bit_typespec: , line:2258:18, endln:2258:27
    |vpiLeftRange:
    \_constant: , line:2258:23, endln:2258:24
      |vpiParent:
      \_range: , line:2258:22, endln:2258:27
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:2258:25, endln:2258:26
      |vpiParent:
      \_range: , line:2258:22, endln:2258:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_1.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_1)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@block_1.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_1)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@block_1.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:25:13, endln:25:16
  |vpiParent:
  \_parameter: (work@block_1.ADDRESS_WIDTH), line:25:17, endln:25:30
  |vpiSigned:1
\_bit_typespec: , line:26:13, endln:26:16
  |vpiParent:
  \_parameter: (work@block_1.PRE_DECODE), line:26:17, endln:26:27
\_bit_typespec: , line:27:13, endln:27:36
  |vpiParent:
  \_parameter: (work@block_1.BASE_ADDRESS), line:27:37, endln:27:49
  |vpiRange:
  \_range: , line:27:17, endln:27:36
    |vpiParent:
    \_bit_typespec: , line:27:13, endln:27:36
    |vpiLeftRange:
    \_operation: , line:27:18, endln:27:33
      |vpiParent:
      \_range: , line:27:17, endln:27:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@block_1.BASE_ADDRESS.ADDRESS_WIDTH), line:27:18, endln:27:31
        |vpiParent:
        \_operation: , line:27:18, endln:27:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@block_1.BASE_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:27:32, endln:27:33
        |vpiParent:
        \_operation: , line:27:18, endln:27:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:34, endln:27:35
      |vpiParent:
      \_range: , line:27:17, endln:27:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:28:13, endln:28:16
  |vpiParent:
  \_parameter: (work@block_1.ERROR_STATUS), line:28:17, endln:28:29
\_bit_typespec: , line:29:13, endln:29:23
  |vpiParent:
  \_parameter: (work@block_1.DEFAULT_READ_DATA), line:29:24, endln:29:41
  |vpiRange:
  \_range: , line:29:17, endln:29:23
    |vpiParent:
    \_bit_typespec: , line:29:13, endln:29:23
    |vpiLeftRange:
    \_constant: , line:29:18, endln:29:20
      |vpiParent:
      \_range: , line:29:17, endln:29:23
      |vpiDecompile:31
      |vpiSize:64
      |UINT:31
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:21, endln:29:22
      |vpiParent:
      \_range: , line:29:17, endln:29:23
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:30:13, endln:30:16
  |vpiParent:
  \_parameter: (work@block_1.INSERT_SLICER), line:30:17, endln:30:30
\_module_typespec: (rggen_register_if), line:44:3, endln:44:20
  |vpiParent:
  \_module_array: (work@rggen_register_if), line:44:34, endln:44:45
  |vpiName:rggen_register_if
\_bit_typespec: , line:81:20, endln:81:29
  |vpiRange:
  \_range: , line:81:24, endln:81:29
    |vpiParent:
    \_bit_typespec: , line:81:20, endln:81:29
    |vpiLeftRange:
    \_constant: , line:81:25, endln:81:26
      |vpiParent:
      \_range: , line:81:24, endln:81:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:27, endln:81:28
      |vpiParent:
      \_range: , line:81:24, endln:81:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:125:20, endln:125:29
  |vpiRange:
  \_range: , line:125:24, endln:125:29
    |vpiParent:
    \_bit_typespec: , line:125:20, endln:125:29
    |vpiLeftRange:
    \_constant: , line:125:25, endln:125:26
      |vpiParent:
      \_range: , line:125:24, endln:125:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:125:27, endln:125:28
      |vpiParent:
      \_range: , line:125:24, endln:125:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_module_typespec: (rggen_apb_if), line:16:3, endln:16:15
  |vpiParent:
  \_module_array: (work@rggen_apb_if), line:16:31, endln:16:37
  |vpiName:rggen_apb_if
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_adapter_common.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiSigned:1
\_int_typespec: , line:5:13, endln:5:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
  |vpiSigned:1
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.BUS_WIDTH), line:6:37, endln:6:46
  |vpiSigned:1
\_int_typespec: , line:7:13, endln:7:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.REGISTERS), line:7:37, endln:7:46
  |vpiSigned:1
\_bit_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.PRE_DECODE), line:8:37, endln:8:47
\_bit_typespec: , line:9:13, endln:9:36
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.BASE_ADDRESS), line:9:37, endln:9:49
  |vpiRange:
  \_range: , line:9:17, endln:9:36
    |vpiParent:
    \_bit_typespec: , line:9:13, endln:9:36
    |vpiLeftRange:
    \_operation: , line:9:18, endln:9:33
      |vpiParent:
      \_range: , line:9:17, endln:9:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.BASE_ADDRESS.ADDRESS_WIDTH), line:9:18, endln:9:31
        |vpiParent:
        \_operation: , line:9:18, endln:9:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_adapter_common.BASE_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:9:32, endln:9:33
        |vpiParent:
        \_operation: , line:9:18, endln:9:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:34, endln:9:35
      |vpiParent:
      \_range: , line:9:17, endln:9:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:10:13, endln:10:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.BYTE_SIZE), line:10:37, endln:10:46
  |vpiSigned:1
\_bit_typespec: , line:11:13, endln:11:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.ERROR_STATUS), line:11:37, endln:11:49
\_bit_typespec: , line:12:13, endln:12:32
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.DEFAULT_READ_DATA), line:12:37, endln:12:54
  |vpiRange:
  \_range: , line:12:17, endln:12:32
    |vpiParent:
    \_bit_typespec: , line:12:13, endln:12:32
    |vpiLeftRange:
    \_operation: , line:12:18, endln:12:29
      |vpiParent:
      \_range: , line:12:17, endln:12:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.DEFAULT_READ_DATA.BUS_WIDTH), line:12:18, endln:12:27
        |vpiParent:
        \_operation: , line:12:18, endln:12:29
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_adapter_common.DEFAULT_READ_DATA.BUS_WIDTH
      |vpiOperand:
      \_constant: , line:12:28, endln:12:29
        |vpiParent:
        \_operation: , line:12:18, endln:12:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:30, endln:12:31
      |vpiParent:
      \_range: , line:12:17, endln:12:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:13:13, endln:13:16
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.INSERT_SLICER), line:13:37, endln:13:50
\_logic_typespec: , line:42:22, endln:42:27
\_logic_typespec: , line:43:5, endln:43:10
  |vpiRange:
  \_range: , line:43:11, endln:43:30
    |vpiParent:
    \_logic_typespec: , line:43:5, endln:43:10
    |vpiLeftRange:
    \_operation: , line:43:12, endln:43:27
      |vpiParent:
      \_range: , line:43:11, endln:43:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:43:12, endln:43:25
        |vpiParent:
        \_operation: , line:43:12, endln:43:27
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:43:26, endln:43:27
        |vpiParent:
        \_operation: , line:43:12, endln:43:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:28, endln:43:29
      |vpiParent:
      \_range: , line:43:11, endln:43:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:7, endln:46:32
  |vpiRange:
  \_range: , line:46:13, endln:46:32
    |vpiParent:
    \_logic_typespec: , line:46:7, endln:46:32
    |vpiLeftRange:
    \_operation: , line:46:14, endln:46:29
      |vpiParent:
      \_range: , line:46:13, endln:46:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:46:14, endln:46:27
        |vpiParent:
        \_operation: , line:46:14, endln:46:29
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:46:28, endln:46:29
        |vpiParent:
        \_operation: , line:46:14, endln:46:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:46:30, endln:46:31
      |vpiParent:
      \_range: , line:46:13, endln:46:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:47:7, endln:47:32
  |vpiRange:
  \_range: , line:47:13, endln:47:32
    |vpiParent:
    \_logic_typespec: , line:47:7, endln:47:32
    |vpiLeftRange:
    \_operation: , line:47:14, endln:47:29
      |vpiParent:
      \_range: , line:47:13, endln:47:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:47:14, endln:47:27
        |vpiParent:
        \_operation: , line:47:14, endln:47:29
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:47:28, endln:47:29
        |vpiParent:
        \_operation: , line:47:14, endln:47:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:30, endln:47:31
      |vpiParent:
      \_range: , line:47:13, endln:47:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: (ADDRESS_WIDTH), line:4:37, endln:4:37
  |vpiName:ADDRESS_WIDTH
  |UINT:8
\_logic_typespec: , line:112:22, endln:112:53
  |vpiRange:
  \_range: , line:112:28, endln:112:53
    |vpiParent:
    \_logic_typespec: , line:112:22, endln:112:53
    |vpiLeftRange:
    \_operation: , line:112:29, endln:112:50
      |vpiParent:
      \_range: , line:112:28, endln:112:53
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LOCAL_ADDRESS_WIDTH), line:112:29, endln:112:48
        |vpiParent:
        \_operation: , line:112:29, endln:112:50
        |vpiName:LOCAL_ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:112:49, endln:112:50
        |vpiParent:
        \_operation: , line:112:29, endln:112:50
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:112:51, endln:112:52
      |vpiParent:
      \_range: , line:112:28, endln:112:53
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:113:5, endln:113:10
  |vpiRange:
  \_range: , line:113:11, endln:113:30
    |vpiParent:
    \_logic_typespec: , line:113:5, endln:113:10
    |vpiLeftRange:
    \_operation: , line:113:12, endln:113:27
      |vpiParent:
      \_range: , line:113:11, endln:113:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:113:12, endln:113:25
        |vpiParent:
        \_operation: , line:113:12, endln:113:27
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:113:26, endln:113:27
        |vpiParent:
        \_operation: , line:113:12, endln:113:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:113:28, endln:113:29
      |vpiParent:
      \_range: , line:113:11, endln:113:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:115:5, endln:115:30
  |vpiRange:
  \_range: , line:115:11, endln:115:30
    |vpiParent:
    \_logic_typespec: , line:115:5, endln:115:30
    |vpiLeftRange:
    \_operation: , line:115:12, endln:115:27
      |vpiParent:
      \_range: , line:115:11, endln:115:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:115:12, endln:115:25
        |vpiParent:
        \_operation: , line:115:12, endln:115:27
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:115:26, endln:115:27
        |vpiParent:
        \_operation: , line:115:12, endln:115:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:28, endln:115:29
      |vpiParent:
      \_range: , line:115:11, endln:115:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:129:15, endln:129:18
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.STATUS_WIDTH), line:129:29, endln:129:41
  |vpiSigned:1
\_int_typespec: , line:130:15, endln:130:18
  |vpiParent:
  \_parameter: (work@rggen_adapter_common.RESPONSE_WIDTH), line:130:29, endln:130:43
  |vpiSigned:1
\_unsupported_typespec: (rggen_access), line:82:30, endln:82:42
  |vpiName:rggen_access
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_address_decoder.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_bit_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.READABLE), line:4:29, endln:4:37
\_bit_typespec: , line:5:13, endln:5:16
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.WRITABLE), line:5:29, endln:5:37
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.WIDTH), line:6:29, endln:6:34
  |vpiSigned:1
\_int_typespec: , line:7:13, endln:7:16
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.BUS_WIDTH), line:7:29, endln:7:38
  |vpiSigned:1
\_bit_typespec: , line:8:13, endln:8:28
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.START_ADDRESS), line:8:29, endln:8:42
  |vpiRange:
  \_range: , line:8:17, endln:8:28
    |vpiParent:
    \_bit_typespec: , line:8:13, endln:8:28
    |vpiLeftRange:
    \_operation: , line:8:18, endln:8:25
      |vpiParent:
      \_range: , line:8:17, endln:8:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_address_decoder.START_ADDRESS.WIDTH), line:8:18, endln:8:23
        |vpiParent:
        \_operation: , line:8:18, endln:8:25
        |vpiName:WIDTH
        |vpiFullName:work@rggen_address_decoder.START_ADDRESS.WIDTH
      |vpiOperand:
      \_constant: , line:8:24, endln:8:25
        |vpiParent:
        \_operation: , line:8:18, endln:8:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:26, endln:8:27
      |vpiParent:
      \_range: , line:8:17, endln:8:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:9:13, endln:9:16
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.BYTE_SIZE), line:9:29, endln:9:38
  |vpiSigned:1
\_int_typespec: , line:16:15, endln:16:18
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.LSB), line:16:35, endln:16:38
  |vpiSigned:1
\_bit_typespec: , line:17:15, endln:17:34
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.BEGIN_ADDRESS), line:17:35, endln:17:48
  |vpiRange:
  \_range: , line:17:19, endln:17:34
    |vpiParent:
    \_bit_typespec: , line:17:15, endln:17:34
    |vpiLeftRange:
    \_operation: , line:17:20, endln:17:31
      |vpiParent:
      \_range: , line:17:19, endln:17:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:17:20, endln:17:29
        |vpiParent:
        \_operation: , line:17:20, endln:17:31
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS.WIDTH), line:17:20, endln:17:25
          |vpiParent:
          \_operation: , line:17:20, endln:17:29
          |vpiName:WIDTH
          |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS.WIDTH
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.BEGIN_ADDRESS.LSB), line:17:26, endln:17:29
          |vpiParent:
          \_operation: , line:17:20, endln:17:29
          |vpiName:LSB
          |vpiFullName:work@rggen_address_decoder.BEGIN_ADDRESS.LSB
      |vpiOperand:
      \_constant: , line:17:30, endln:17:31
        |vpiParent:
        \_operation: , line:17:20, endln:17:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:32, endln:17:33
      |vpiParent:
      \_range: , line:17:19, endln:17:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:18:15, endln:18:34
  |vpiParent:
  \_parameter: (work@rggen_address_decoder.END_ADDRESS), line:18:35, endln:18:46
  |vpiRange:
  \_range: , line:18:19, endln:18:34
    |vpiParent:
    \_bit_typespec: , line:18:15, endln:18:34
    |vpiLeftRange:
    \_operation: , line:18:20, endln:18:31
      |vpiParent:
      \_range: , line:18:19, endln:18:34
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:18:20, endln:18:29
        |vpiParent:
        \_operation: , line:18:20, endln:18:31
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.END_ADDRESS.WIDTH), line:18:20, endln:18:25
          |vpiParent:
          \_operation: , line:18:20, endln:18:29
          |vpiName:WIDTH
          |vpiFullName:work@rggen_address_decoder.END_ADDRESS.WIDTH
        |vpiOperand:
        \_ref_obj: (work@rggen_address_decoder.END_ADDRESS.LSB), line:18:26, endln:18:29
          |vpiParent:
          \_operation: , line:18:20, endln:18:29
          |vpiName:LSB
          |vpiFullName:work@rggen_address_decoder.END_ADDRESS.LSB
      |vpiOperand:
      \_constant: , line:18:30, endln:18:31
        |vpiParent:
        \_operation: , line:18:20, endln:18:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:32, endln:18:33
      |vpiParent:
      \_range: , line:18:19, endln:18:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:20:22, endln:20:41
  |vpiRange:
  \_range: , line:20:26, endln:20:41
    |vpiParent:
    \_bit_typespec: , line:20:22, endln:20:41
    |vpiLeftRange:
    \_operation: , line:20:27, endln:20:38
      |vpiParent:
      \_range: , line:20:26, endln:20:41
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:20:27, endln:20:36
        |vpiParent:
        \_operation: , line:20:27, endln:20:38
        |vpiOpType:11
        |vpiOperand:
        \_ref_obj: (WIDTH), line:20:27, endln:20:32
          |vpiParent:
          \_operation: , line:20:27, endln:20:36
          |vpiName:WIDTH
        |vpiOperand:
        \_ref_obj: (LSB), line:20:33, endln:20:36
          |vpiParent:
          \_operation: , line:20:27, endln:20:36
          |vpiName:LSB
      |vpiOperand:
      \_constant: , line:20:37, endln:20:38
        |vpiParent:
        \_operation: , line:20:27, endln:20:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:39, endln:20:40
      |vpiParent:
      \_range: , line:20:26, endln:20:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:21:5, endln:21:8
  |vpiRange:
  \_range: , line:21:9, endln:21:20
    |vpiParent:
    \_bit_typespec: , line:21:5, endln:21:8
    |vpiLeftRange:
    \_operation: , line:21:10, endln:21:17
      |vpiParent:
      \_range: , line:21:9, endln:21:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:21:10, endln:21:15
        |vpiParent:
        \_operation: , line:21:10, endln:21:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:21:16, endln:21:17
        |vpiParent:
        \_operation: , line:21:10, endln:21:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:18, endln:21:19
      |vpiParent:
      \_range: , line:21:9, endln:21:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:22:5, endln:22:8
  |vpiSigned:1
\_bit_typespec: , line:24:5, endln:24:20
  |vpiRange:
  \_range: , line:24:9, endln:24:20
    |vpiParent:
    \_bit_typespec: , line:24:5, endln:24:20
    |vpiLeftRange:
    \_operation: , line:24:10, endln:24:17
      |vpiParent:
      \_range: , line:24:9, endln:24:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:24:10, endln:24:15
        |vpiParent:
        \_operation: , line:24:10, endln:24:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:24:16, endln:24:17
        |vpiParent:
        \_operation: , line:24:10, endln:24:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:24:18, endln:24:19
      |vpiParent:
      \_range: , line:24:9, endln:24:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: (WIDTH), line:6:29, endln:6:29
  |vpiName:WIDTH
  |UINT:8
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_adapter.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiSigned:1
\_int_typespec: , line:5:13, endln:5:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.LOCAL_ADDRESS_WIDTH), line:5:37, endln:5:56
  |vpiSigned:1
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.BUS_WIDTH), line:6:37, endln:6:46
  |vpiSigned:1
\_int_typespec: , line:7:13, endln:7:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.REGISTERS), line:7:37, endln:7:46
  |vpiSigned:1
\_bit_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.PRE_DECODE), line:8:37, endln:8:47
\_bit_typespec: , line:9:13, endln:9:36
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.BASE_ADDRESS), line:9:37, endln:9:49
  |vpiRange:
  \_range: , line:9:17, endln:9:36
    |vpiParent:
    \_bit_typespec: , line:9:13, endln:9:36
    |vpiLeftRange:
    \_operation: , line:9:18, endln:9:33
      |vpiParent:
      \_range: , line:9:17, endln:9:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_adapter.BASE_ADDRESS.ADDRESS_WIDTH), line:9:18, endln:9:31
        |vpiParent:
        \_operation: , line:9:18, endln:9:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_apb_adapter.BASE_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:9:32, endln:9:33
        |vpiParent:
        \_operation: , line:9:18, endln:9:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:34, endln:9:35
      |vpiParent:
      \_range: , line:9:17, endln:9:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:10:13, endln:10:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.BYTE_SIZE), line:10:37, endln:10:46
  |vpiSigned:1
\_bit_typespec: , line:11:13, endln:11:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.ERROR_STATUS), line:11:37, endln:11:49
\_bit_typespec: , line:12:13, endln:12:32
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.DEFAULT_READ_DATA), line:12:37, endln:12:54
  |vpiRange:
  \_range: , line:12:17, endln:12:32
    |vpiParent:
    \_bit_typespec: , line:12:13, endln:12:32
    |vpiLeftRange:
    \_operation: , line:12:18, endln:12:29
      |vpiParent:
      \_range: , line:12:17, endln:12:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_adapter.DEFAULT_READ_DATA.BUS_WIDTH), line:12:18, endln:12:27
        |vpiParent:
        \_operation: , line:12:18, endln:12:29
        |vpiName:BUS_WIDTH
        |vpiFullName:work@rggen_apb_adapter.DEFAULT_READ_DATA.BUS_WIDTH
      |vpiOperand:
      \_constant: , line:12:28, endln:12:29
        |vpiParent:
        \_operation: , line:12:18, endln:12:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:30, endln:12:31
      |vpiParent:
      \_range: , line:12:17, endln:12:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:13:13, endln:13:16
  |vpiParent:
  \_parameter: (work@rggen_apb_adapter.INSERT_SLICER), line:13:37, endln:13:50
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_apb_bridge.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_apb_bridge.ADDRESS_WIDTH), line:4:17, endln:4:30
  |vpiSigned:1
\_int_typespec: (ADDRESS_WIDTH), line:4:17, endln:4:17
  |vpiName:ADDRESS_WIDTH
  |UINT:16
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_apb_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiSigned:1
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_apb_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bit_field.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.WIDTH), line:4:33, endln:4:38
  |vpiSigned:1
\_bit_typespec: , line:5:13, endln:5:28
  |vpiParent:
  \_parameter: (work@rggen_bit_field.INITIAL_VALUE), line:5:33, endln:5:46
  |vpiRange:
  \_range: , line:5:17, endln:5:28
    |vpiParent:
    \_bit_typespec: , line:5:13, endln:5:28
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:25
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_bit_field.INITIAL_VALUE.WIDTH), line:5:18, endln:5:23
        |vpiParent:
        \_operation: , line:5:18, endln:5:25
        |vpiName:WIDTH
        |vpiFullName:work@rggen_bit_field.INITIAL_VALUE.WIDTH
      |vpiOperand:
      \_constant: , line:5:24, endln:5:25
        |vpiParent:
        \_operation: , line:5:18, endln:5:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:26, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:9:13, endln:9:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.SW_WRITE_ONCE), line:9:33, endln:9:46
\_int_typespec: , line:12:13, endln:12:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.HW_SET_WIDTH), line:12:33, endln:12:45
  |vpiSigned:1
\_int_typespec: , line:13:13, endln:13:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.HW_CLEAR_WIDTH), line:13:33, endln:13:47
  |vpiSigned:1
\_bit_typespec: , line:14:13, endln:14:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.STORAGE), line:14:33, endln:14:40
\_bit_typespec: , line:15:13, endln:15:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.EXTERNAL_READ_DATA), line:15:33, endln:15:51
\_bit_typespec: , line:16:13, endln:16:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field.TRIGGER), line:16:33, endln:16:40
\_logic_typespec: , line:36:22, endln:36:33
  |vpiRange:
  \_range: , line:36:28, endln:36:33
    |vpiParent:
    \_logic_typespec: , line:36:22, endln:36:33
    |vpiLeftRange:
    \_constant: , line:36:29, endln:36:30
      |vpiParent:
      \_range: , line:36:28, endln:36:33
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:31, endln:36:32
      |vpiParent:
      \_range: , line:36:28, endln:36:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:5, endln:37:10
\_logic_typespec: , line:38:5, endln:38:10
  |vpiRange:
  \_range: , line:38:11, endln:38:22
    |vpiParent:
    \_logic_typespec: , line:38:5, endln:38:10
    |vpiLeftRange:
    \_operation: , line:38:12, endln:38:19
      |vpiParent:
      \_range: , line:38:11, endln:38:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:38:12, endln:38:17
        |vpiParent:
        \_operation: , line:38:12, endln:38:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:38:18, endln:38:19
        |vpiParent:
        \_operation: , line:38:12, endln:38:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:20, endln:38:21
      |vpiParent:
      \_range: , line:38:11, endln:38:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:5, endln:39:10
\_logic_typespec: , line:40:5, endln:40:10
  |vpiRange:
  \_range: , line:40:11, endln:40:22
    |vpiParent:
    \_logic_typespec: , line:40:5, endln:40:10
    |vpiLeftRange:
    \_operation: , line:40:12, endln:40:19
      |vpiParent:
      \_range: , line:40:11, endln:40:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:40:12, endln:40:17
        |vpiParent:
        \_operation: , line:40:12, endln:40:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:40:18, endln:40:19
        |vpiParent:
        \_operation: , line:40:12, endln:40:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:20, endln:40:21
      |vpiParent:
      \_range: , line:40:11, endln:40:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:5, endln:41:10
\_logic_typespec: , line:43:5, endln:43:16
  |vpiRange:
  \_range: , line:43:11, endln:43:16
    |vpiParent:
    \_logic_typespec: , line:43:5, endln:43:16
    |vpiLeftRange:
    \_constant: , line:43:12, endln:43:13
      |vpiParent:
      \_range: , line:43:11, endln:43:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:14, endln:43:15
      |vpiParent:
      \_range: , line:43:11, endln:43:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:5, endln:44:16
  |vpiRange:
  \_range: , line:44:11, endln:44:16
    |vpiParent:
    \_logic_typespec: , line:44:5, endln:44:16
    |vpiLeftRange:
    \_constant: , line:44:12, endln:44:13
      |vpiParent:
      \_range: , line:44:11, endln:44:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:44:14, endln:44:15
      |vpiParent:
      \_range: , line:44:11, endln:44:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:45:5, endln:45:16
  |vpiRange:
  \_range: , line:45:11, endln:45:16
    |vpiParent:
    \_logic_typespec: , line:45:5, endln:45:16
    |vpiLeftRange:
    \_constant: , line:45:12, endln:45:13
      |vpiParent:
      \_range: , line:45:11, endln:45:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:14, endln:45:15
      |vpiParent:
      \_range: , line:45:11, endln:45:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:59:22, endln:59:27
\_logic_typespec: , line:60:5, endln:60:10
\_logic_typespec: , line:61:5, endln:61:10
  |vpiRange:
  \_range: , line:61:11, endln:61:29
    |vpiParent:
    \_logic_typespec: , line:61:5, endln:61:10
    |vpiLeftRange:
    \_operation: , line:61:12, endln:61:26
      |vpiParent:
      \_range: , line:61:11, endln:61:29
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_SET_WIDTH), line:61:12, endln:61:24
        |vpiParent:
        \_operation: , line:61:12, endln:61:26
        |vpiName:HW_SET_WIDTH
      |vpiOperand:
      \_constant: , line:61:25, endln:61:26
        |vpiParent:
        \_operation: , line:61:12, endln:61:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:61:27, endln:61:28
      |vpiParent:
      \_range: , line:61:11, endln:61:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:5, endln:62:10
  |vpiRange:
  \_range: , line:62:11, endln:62:31
    |vpiParent:
    \_logic_typespec: , line:62:5, endln:62:10
    |vpiLeftRange:
    \_operation: , line:62:12, endln:62:28
      |vpiParent:
      \_range: , line:62:11, endln:62:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_CLEAR_WIDTH), line:62:12, endln:62:26
        |vpiParent:
        \_operation: , line:62:12, endln:62:28
        |vpiName:HW_CLEAR_WIDTH
      |vpiOperand:
      \_constant: , line:62:27, endln:62:28
        |vpiParent:
        \_operation: , line:62:12, endln:62:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:29, endln:62:30
      |vpiParent:
      \_range: , line:62:11, endln:62:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:5, endln:64:10
\_logic_typespec: , line:69:22, endln:69:39
  |vpiRange:
  \_range: , line:69:28, endln:69:39
    |vpiParent:
    \_logic_typespec: , line:69:22, endln:69:39
    |vpiLeftRange:
    \_operation: , line:69:29, endln:69:36
      |vpiParent:
      \_range: , line:69:28, endln:69:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:69:29, endln:69:34
        |vpiParent:
        \_operation: , line:69:29, endln:69:36
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:69:35, endln:69:36
        |vpiParent:
        \_operation: , line:69:29, endln:69:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:37, endln:69:38
      |vpiParent:
      \_range: , line:69:28, endln:69:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:5, endln:70:10
  |vpiRange:
  \_range: , line:70:11, endln:70:22
    |vpiParent:
    \_logic_typespec: , line:70:5, endln:70:10
    |vpiLeftRange:
    \_operation: , line:70:12, endln:70:19
      |vpiParent:
      \_range: , line:70:11, endln:70:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:70:12, endln:70:17
        |vpiParent:
        \_operation: , line:70:12, endln:70:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:70:18, endln:70:19
        |vpiParent:
        \_operation: , line:70:12, endln:70:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:20, endln:70:21
      |vpiParent:
      \_range: , line:70:11, endln:70:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:5, endln:71:10
  |vpiRange:
  \_range: , line:71:11, endln:71:16
    |vpiParent:
    \_logic_typespec: , line:71:5, endln:71:10
    |vpiLeftRange:
    \_constant: , line:71:12, endln:71:13
      |vpiParent:
      \_range: , line:71:11, endln:71:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:14, endln:71:15
      |vpiParent:
      \_range: , line:71:11, endln:71:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:5, endln:72:10
  |vpiRange:
  \_range: , line:72:11, endln:72:22
    |vpiParent:
    \_logic_typespec: , line:72:5, endln:72:10
    |vpiLeftRange:
    \_operation: , line:72:12, endln:72:19
      |vpiParent:
      \_range: , line:72:11, endln:72:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:72:12, endln:72:17
        |vpiParent:
        \_operation: , line:72:12, endln:72:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:72:18, endln:72:19
        |vpiParent:
        \_operation: , line:72:12, endln:72:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:20, endln:72:21
      |vpiParent:
      \_range: , line:72:11, endln:72:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:5, endln:73:10
  |vpiRange:
  \_range: , line:73:11, endln:73:22
    |vpiParent:
    \_logic_typespec: , line:73:5, endln:73:10
    |vpiLeftRange:
    \_operation: , line:73:12, endln:73:19
      |vpiParent:
      \_range: , line:73:11, endln:73:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:73:12, endln:73:17
        |vpiParent:
        \_operation: , line:73:12, endln:73:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:73:18, endln:73:19
        |vpiParent:
        \_operation: , line:73:12, endln:73:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:20, endln:73:21
      |vpiParent:
      \_range: , line:73:11, endln:73:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:74:5, endln:74:10
\_logic_typespec: , line:75:5, endln:75:10
  |vpiRange:
  \_range: , line:75:11, endln:75:22
    |vpiParent:
    \_logic_typespec: , line:75:5, endln:75:10
    |vpiLeftRange:
    \_operation: , line:75:12, endln:75:19
      |vpiParent:
      \_range: , line:75:11, endln:75:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:75:12, endln:75:17
        |vpiParent:
        \_operation: , line:75:12, endln:75:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:75:18, endln:75:19
        |vpiParent:
        \_operation: , line:75:12, endln:75:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:20, endln:75:21
      |vpiParent:
      \_range: , line:75:11, endln:75:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:5, endln:76:10
  |vpiRange:
  \_range: , line:76:11, endln:76:29
    |vpiParent:
    \_logic_typespec: , line:76:5, endln:76:10
    |vpiLeftRange:
    \_operation: , line:76:12, endln:76:26
      |vpiParent:
      \_range: , line:76:11, endln:76:29
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_SET_WIDTH), line:76:12, endln:76:24
        |vpiParent:
        \_operation: , line:76:12, endln:76:26
        |vpiName:HW_SET_WIDTH
      |vpiOperand:
      \_constant: , line:76:25, endln:76:26
        |vpiParent:
        \_operation: , line:76:12, endln:76:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:27, endln:76:28
      |vpiParent:
      \_range: , line:76:11, endln:76:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:5, endln:77:10
  |vpiRange:
  \_range: , line:77:11, endln:77:31
    |vpiParent:
    \_logic_typespec: , line:77:5, endln:77:10
    |vpiLeftRange:
    \_operation: , line:77:12, endln:77:28
      |vpiParent:
      \_range: , line:77:11, endln:77:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_CLEAR_WIDTH), line:77:12, endln:77:26
        |vpiParent:
        \_operation: , line:77:12, endln:77:28
        |vpiName:HW_CLEAR_WIDTH
      |vpiOperand:
      \_constant: , line:77:27, endln:77:28
        |vpiParent:
        \_operation: , line:77:12, endln:77:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:29, endln:77:30
      |vpiParent:
      \_range: , line:77:11, endln:77:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:5, endln:79:22
  |vpiRange:
  \_range: , line:79:11, endln:79:22
    |vpiParent:
    \_logic_typespec: , line:79:5, endln:79:22
    |vpiLeftRange:
    \_operation: , line:79:12, endln:79:19
      |vpiParent:
      \_range: , line:79:11, endln:79:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:79:12, endln:79:17
        |vpiParent:
        \_operation: , line:79:12, endln:79:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:79:18, endln:79:19
        |vpiParent:
        \_operation: , line:79:12, endln:79:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:20, endln:79:21
      |vpiParent:
      \_range: , line:79:11, endln:79:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:22, endln:107:39
  |vpiRange:
  \_range: , line:107:28, endln:107:39
    |vpiParent:
    \_logic_typespec: , line:107:22, endln:107:39
    |vpiLeftRange:
    \_operation: , line:107:29, endln:107:36
      |vpiParent:
      \_range: , line:107:28, endln:107:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:107:29, endln:107:34
        |vpiParent:
        \_operation: , line:107:29, endln:107:36
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:107:35, endln:107:36
        |vpiParent:
        \_operation: , line:107:29, endln:107:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:37, endln:107:38
      |vpiParent:
      \_range: , line:107:28, endln:107:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:5, endln:108:10
  |vpiRange:
  \_range: , line:108:11, endln:108:22
    |vpiParent:
    \_logic_typespec: , line:108:5, endln:108:10
    |vpiLeftRange:
    \_operation: , line:108:12, endln:108:19
      |vpiParent:
      \_range: , line:108:11, endln:108:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:108:12, endln:108:17
        |vpiParent:
        \_operation: , line:108:12, endln:108:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:108:18, endln:108:19
        |vpiParent:
        \_operation: , line:108:12, endln:108:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:20, endln:108:21
      |vpiParent:
      \_range: , line:108:11, endln:108:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:5, endln:109:10
  |vpiRange:
  \_range: , line:109:11, endln:109:16
    |vpiParent:
    \_logic_typespec: , line:109:5, endln:109:10
    |vpiLeftRange:
    \_constant: , line:109:12, endln:109:13
      |vpiParent:
      \_range: , line:109:11, endln:109:16
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:14, endln:109:15
      |vpiParent:
      \_range: , line:109:11, endln:109:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:5, endln:110:10
  |vpiRange:
  \_range: , line:110:11, endln:110:22
    |vpiParent:
    \_logic_typespec: , line:110:5, endln:110:10
    |vpiLeftRange:
    \_operation: , line:110:12, endln:110:19
      |vpiParent:
      \_range: , line:110:11, endln:110:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:110:12, endln:110:17
        |vpiParent:
        \_operation: , line:110:12, endln:110:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:110:18, endln:110:19
        |vpiParent:
        \_operation: , line:110:12, endln:110:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:110:20, endln:110:21
      |vpiParent:
      \_range: , line:110:11, endln:110:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:111:5, endln:111:10
  |vpiRange:
  \_range: , line:111:11, endln:111:22
    |vpiParent:
    \_logic_typespec: , line:111:5, endln:111:10
    |vpiLeftRange:
    \_operation: , line:111:12, endln:111:19
      |vpiParent:
      \_range: , line:111:11, endln:111:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:111:12, endln:111:17
        |vpiParent:
        \_operation: , line:111:12, endln:111:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:111:18, endln:111:19
        |vpiParent:
        \_operation: , line:111:12, endln:111:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:20, endln:111:21
      |vpiParent:
      \_range: , line:111:11, endln:111:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:113:5, endln:113:22
  |vpiRange:
  \_range: , line:113:11, endln:113:22
    |vpiParent:
    \_logic_typespec: , line:113:5, endln:113:22
    |vpiLeftRange:
    \_operation: , line:113:12, endln:113:19
      |vpiParent:
      \_range: , line:113:11, endln:113:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:113:12, endln:113:17
        |vpiParent:
        \_operation: , line:113:12, endln:113:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:113:18, endln:113:19
        |vpiParent:
        \_operation: , line:113:12, endln:113:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:113:20, endln:113:21
      |vpiParent:
      \_range: , line:113:11, endln:113:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:113:23, endln:113:30
  |vpiRange:
  \_range: , line:113:29, endln:113:30
    |vpiParent:
    \_array_typespec: , line:113:23, endln:113:30
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:113:29, endln:113:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:113:29, endln:113:30
      |vpiParent:
      \_range: , line:113:29, endln:113:30
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:113:29, endln:113:30
        |vpiParent:
        \_operation: , line:113:29, endln:113:30
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:113:23, endln:113:30
    |vpiActual:
    \_logic_typespec: , line:113:5, endln:113:22
\_logic_typespec: , line:114:5, endln:114:22
  |vpiRange:
  \_range: , line:114:11, endln:114:22
    |vpiParent:
    \_logic_typespec: , line:114:5, endln:114:22
    |vpiLeftRange:
    \_operation: , line:114:12, endln:114:19
      |vpiParent:
      \_range: , line:114:11, endln:114:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:114:12, endln:114:17
        |vpiParent:
        \_operation: , line:114:12, endln:114:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:114:18, endln:114:19
        |vpiParent:
        \_operation: , line:114:12, endln:114:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:114:20, endln:114:21
      |vpiParent:
      \_range: , line:114:11, endln:114:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:114:23, endln:114:36
  |vpiRange:
  \_range: , line:114:35, endln:114:36
    |vpiParent:
    \_array_typespec: , line:114:23, endln:114:36
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:114:35, endln:114:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:114:35, endln:114:36
      |vpiParent:
      \_range: , line:114:35, endln:114:36
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:114:35, endln:114:36
        |vpiParent:
        \_operation: , line:114:35, endln:114:36
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:114:23, endln:114:36
    |vpiActual:
    \_logic_typespec: , line:114:5, endln:114:22
\_logic_typespec: , line:144:22, endln:144:39
  |vpiRange:
  \_range: , line:144:28, endln:144:39
    |vpiParent:
    \_logic_typespec: , line:144:22, endln:144:39
    |vpiLeftRange:
    \_operation: , line:144:29, endln:144:36
      |vpiParent:
      \_range: , line:144:28, endln:144:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:144:29, endln:144:34
        |vpiParent:
        \_operation: , line:144:29, endln:144:36
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:144:35, endln:144:36
        |vpiParent:
        \_operation: , line:144:29, endln:144:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:144:37, endln:144:38
      |vpiParent:
      \_range: , line:144:28, endln:144:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:145:5, endln:145:10
  |vpiRange:
  \_range: , line:145:11, endln:145:22
    |vpiParent:
    \_logic_typespec: , line:145:5, endln:145:10
    |vpiLeftRange:
    \_operation: , line:145:12, endln:145:19
      |vpiParent:
      \_range: , line:145:11, endln:145:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:145:12, endln:145:17
        |vpiParent:
        \_operation: , line:145:12, endln:145:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:145:18, endln:145:19
        |vpiParent:
        \_operation: , line:145:12, endln:145:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:145:20, endln:145:21
      |vpiParent:
      \_range: , line:145:11, endln:145:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:146:5, endln:146:10
\_logic_typespec: , line:147:5, endln:147:10
  |vpiRange:
  \_range: , line:147:11, endln:147:22
    |vpiParent:
    \_logic_typespec: , line:147:5, endln:147:10
    |vpiLeftRange:
    \_operation: , line:147:12, endln:147:19
      |vpiParent:
      \_range: , line:147:11, endln:147:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:147:12, endln:147:17
        |vpiParent:
        \_operation: , line:147:12, endln:147:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:147:18, endln:147:19
        |vpiParent:
        \_operation: , line:147:12, endln:147:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:147:20, endln:147:21
      |vpiParent:
      \_range: , line:147:11, endln:147:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:148:5, endln:148:10
  |vpiRange:
  \_range: , line:148:11, endln:148:29
    |vpiParent:
    \_logic_typespec: , line:148:5, endln:148:10
    |vpiLeftRange:
    \_operation: , line:148:12, endln:148:26
      |vpiParent:
      \_range: , line:148:11, endln:148:29
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_SET_WIDTH), line:148:12, endln:148:24
        |vpiParent:
        \_operation: , line:148:12, endln:148:26
        |vpiName:HW_SET_WIDTH
      |vpiOperand:
      \_constant: , line:148:25, endln:148:26
        |vpiParent:
        \_operation: , line:148:12, endln:148:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:148:27, endln:148:28
      |vpiParent:
      \_range: , line:148:11, endln:148:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:149:5, endln:149:10
  |vpiRange:
  \_range: , line:149:11, endln:149:31
    |vpiParent:
    \_logic_typespec: , line:149:5, endln:149:10
    |vpiLeftRange:
    \_operation: , line:149:12, endln:149:28
      |vpiParent:
      \_range: , line:149:11, endln:149:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_CLEAR_WIDTH), line:149:12, endln:149:26
        |vpiParent:
        \_operation: , line:149:12, endln:149:28
        |vpiName:HW_CLEAR_WIDTH
      |vpiOperand:
      \_constant: , line:149:27, endln:149:28
        |vpiParent:
        \_operation: , line:149:12, endln:149:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:149:29, endln:149:30
      |vpiParent:
      \_range: , line:149:11, endln:149:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:151:5, endln:151:22
  |vpiRange:
  \_range: , line:151:11, endln:151:22
    |vpiParent:
    \_logic_typespec: , line:151:5, endln:151:22
    |vpiLeftRange:
    \_operation: , line:151:12, endln:151:19
      |vpiParent:
      \_range: , line:151:11, endln:151:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:151:12, endln:151:17
        |vpiParent:
        \_operation: , line:151:12, endln:151:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:151:18, endln:151:19
        |vpiParent:
        \_operation: , line:151:12, endln:151:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:151:20, endln:151:21
      |vpiParent:
      \_range: , line:151:11, endln:151:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_array_typespec: , line:151:23, endln:151:34
  |vpiRange:
  \_range: , line:151:33, endln:151:34
    |vpiParent:
    \_array_typespec: , line:151:23, endln:151:34
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:151:33, endln:151:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:151:33, endln:151:34
      |vpiParent:
      \_range: , line:151:33, endln:151:34
      |vpiOpType:11
      |vpiOperand:
      \_constant: , line:151:33, endln:151:34
        |vpiParent:
        \_operation: , line:151:33, endln:151:34
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: 
    |vpiParent:
    \_array_typespec: , line:151:23, endln:151:34
    |vpiActual:
    \_logic_typespec: , line:151:5, endln:151:22
\_logic_typespec: , line:152:5, endln:152:22
  |vpiRange:
  \_range: , line:152:11, endln:152:22
    |vpiParent:
    \_logic_typespec: , line:152:5, endln:152:22
    |vpiLeftRange:
    \_operation: , line:152:12, endln:152:19
      |vpiParent:
      \_range: , line:152:11, endln:152:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:152:12, endln:152:17
        |vpiParent:
        \_operation: , line:152:12, endln:152:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:152:18, endln:152:19
        |vpiParent:
        \_operation: , line:152:12, endln:152:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:152:20, endln:152:21
      |vpiParent:
      \_range: , line:152:11, endln:152:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:181:15, endln:181:18
  |vpiParent:
  \_parameter: (work@rggen_bit_field.SW_READABLE), line:181:19, endln:181:30
\_logic_typespec: , line:250:5, endln:250:22
  |vpiRange:
  \_range: , line:250:11, endln:250:22
    |vpiParent:
    \_logic_typespec: , line:250:5, endln:250:22
    |vpiLeftRange:
    \_operation: , line:250:12, endln:250:19
      |vpiParent:
      \_range: , line:250:11, endln:250:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:250:12, endln:250:17
        |vpiParent:
        \_operation: , line:250:12, endln:250:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:250:18, endln:250:19
        |vpiParent:
        \_operation: , line:250:12, endln:250:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:250:20, endln:250:21
      |vpiParent:
      \_range: , line:250:11, endln:250:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field_if.WIDTH), line:2:17, endln:2:22
  |vpiSigned:1
\_bit_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field_w01trg.TRIGGER_VALUE), line:2:17, endln:2:30
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_bit_field_w01trg.WIDTH), line:3:17, endln:3:22
  |vpiSigned:1
\_logic_typespec: , line:31:22, endln:31:39
  |vpiRange:
  \_range: , line:31:28, endln:31:39
    |vpiParent:
    \_logic_typespec: , line:31:22, endln:31:39
    |vpiLeftRange:
    \_operation: , line:31:29, endln:31:36
      |vpiParent:
      \_range: , line:31:28, endln:31:39
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:31:29, endln:31:34
        |vpiParent:
        \_operation: , line:31:29, endln:31:36
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:31:35, endln:31:36
        |vpiParent:
        \_operation: , line:31:29, endln:31:36
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:37, endln:31:38
      |vpiParent:
      \_range: , line:31:28, endln:31:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:5, endln:32:10
  |vpiRange:
  \_range: , line:32:11, endln:32:22
    |vpiParent:
    \_logic_typespec: , line:32:5, endln:32:10
    |vpiLeftRange:
    \_operation: , line:32:12, endln:32:19
      |vpiParent:
      \_range: , line:32:11, endln:32:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:32:12, endln:32:17
        |vpiParent:
        \_operation: , line:32:12, endln:32:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:32:18, endln:32:19
        |vpiParent:
        \_operation: , line:32:12, endln:32:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:20, endln:32:21
      |vpiParent:
      \_range: , line:32:11, endln:32:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:5, endln:33:10
  |vpiRange:
  \_range: , line:33:11, endln:33:22
    |vpiParent:
    \_logic_typespec: , line:33:5, endln:33:10
    |vpiLeftRange:
    \_operation: , line:33:12, endln:33:19
      |vpiParent:
      \_range: , line:33:11, endln:33:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:33:12, endln:33:17
        |vpiParent:
        \_operation: , line:33:12, endln:33:19
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:33:18, endln:33:19
        |vpiParent:
        \_operation: , line:33:12, endln:33:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:33:20, endln:33:21
      |vpiParent:
      \_range: , line:33:11, endln:33:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_bus_if.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_bus_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiSigned:1
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_bus_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiSigned:1
\_bit_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.READABLE), line:2:37, endln:2:45
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.WRITABLE), line:3:37, endln:3:45
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiSigned:1
\_bit_typespec: , line:5:13, endln:5:36
  |vpiParent:
  \_parameter: (work@rggen_default_register.OFFSET_ADDRESS), line:5:37, endln:5:51
  |vpiRange:
  \_range: , line:5:17, endln:5:36
    |vpiParent:
    \_bit_typespec: , line:5:13, endln:5:36
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:33
      |vpiParent:
      \_range: , line:5:17, endln:5:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_default_register.OFFSET_ADDRESS.ADDRESS_WIDTH), line:5:18, endln:5:31
        |vpiParent:
        \_operation: , line:5:18, endln:5:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_default_register.OFFSET_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:5:32, endln:5:33
        |vpiParent:
        \_operation: , line:5:18, endln:5:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:34, endln:5:35
      |vpiParent:
      \_range: , line:5:17, endln:5:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.BUS_WIDTH), line:6:37, endln:6:46
  |vpiSigned:1
\_int_typespec: , line:7:13, endln:7:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.DATA_WIDTH), line:7:37, endln:7:47
  |vpiSigned:1
\_int_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_default_register.VALUE_WIDTH), line:8:37, endln:8:48
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_external_register.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_external_register.ADDRESS_WIDTH), line:4:37, endln:4:50
  |vpiSigned:1
\_int_typespec: , line:5:13, endln:5:16
  |vpiParent:
  \_parameter: (work@rggen_external_register.BUS_WIDTH), line:5:37, endln:5:46
  |vpiSigned:1
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_external_register.VALUE_WIDTH), line:6:37, endln:6:48
  |vpiExpr:
  \_ref_obj: (work@rggen_external_register.VALUE_WIDTH.VALUE_WIDTH)
    |vpiParent:
    \_int_typespec: , line:6:13, endln:6:16
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_external_register.VALUE_WIDTH.VALUE_WIDTH
    |vpiActual:
    \_parameter: (work@rggen_external_register.VALUE_WIDTH), line:6:37, endln:6:48
  |vpiSigned:1
\_bit_typespec: , line:7:13, endln:7:36
  |vpiParent:
  \_parameter: (work@rggen_external_register.START_ADDRESS), line:7:37, endln:7:50
  |vpiRange:
  \_range: , line:7:17, endln:7:36
    |vpiParent:
    \_bit_typespec: , line:7:13, endln:7:36
    |vpiLeftRange:
    \_operation: , line:7:18, endln:7:33
      |vpiParent:
      \_range: , line:7:17, endln:7:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_external_register.START_ADDRESS.ADDRESS_WIDTH), line:7:18, endln:7:31
        |vpiParent:
        \_operation: , line:7:18, endln:7:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_external_register.START_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiParent:
        \_operation: , line:7:18, endln:7:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:34, endln:7:35
      |vpiParent:
      \_range: , line:7:17, endln:7:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_external_register.BYTE_SIZE), line:8:37, endln:8:46
  |vpiSigned:1
\_logic_typespec: , line:55:22, endln:55:47
  |vpiRange:
  \_range: , line:55:28, endln:55:47
    |vpiParent:
    \_logic_typespec: , line:55:22, endln:55:47
    |vpiLeftRange:
    \_operation: , line:55:29, endln:55:44
      |vpiParent:
      \_range: , line:55:28, endln:55:47
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:55:29, endln:55:42
        |vpiParent:
        \_operation: , line:55:29, endln:55:44
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:55:43, endln:55:44
        |vpiParent:
        \_operation: , line:55:29, endln:55:44
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:45, endln:55:46
      |vpiParent:
      \_range: , line:55:28, endln:55:47
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:5, endln:56:10
  |vpiRange:
  \_range: , line:56:11, endln:56:30
    |vpiParent:
    \_logic_typespec: , line:56:5, endln:56:10
    |vpiLeftRange:
    \_operation: , line:56:12, endln:56:27
      |vpiParent:
      \_range: , line:56:11, endln:56:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:56:12, endln:56:25
        |vpiParent:
        \_operation: , line:56:12, endln:56:27
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:56:26, endln:56:27
        |vpiParent:
        \_operation: , line:56:12, endln:56:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:28, endln:56:29
      |vpiParent:
      \_range: , line:56:11, endln:56:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.READABLE), line:2:45, endln:2:53
\_bit_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.WRITABLE), line:3:45, endln:3:53
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.ADDRESS_WIDTH), line:4:45, endln:4:58
  |vpiSigned:1
\_bit_typespec: , line:5:13, endln:5:36
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.OFFSET_ADDRESS), line:5:45, endln:5:59
  |vpiRange:
  \_range: , line:5:17, endln:5:36
    |vpiParent:
    \_bit_typespec: , line:5:13, endln:5:36
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:33
      |vpiParent:
      \_range: , line:5:17, endln:5:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_indirect_register.OFFSET_ADDRESS.ADDRESS_WIDTH), line:5:18, endln:5:31
        |vpiParent:
        \_operation: , line:5:18, endln:5:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_indirect_register.OFFSET_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:5:32, endln:5:33
        |vpiParent:
        \_operation: , line:5:18, endln:5:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:34, endln:5:35
      |vpiParent:
      \_range: , line:5:17, endln:5:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.BUS_WIDTH), line:6:45, endln:6:54
  |vpiSigned:1
\_int_typespec: , line:7:13, endln:7:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.DATA_WIDTH), line:7:45, endln:7:55
  |vpiSigned:1
\_int_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.VALUE_WIDTH), line:8:45, endln:8:56
  |vpiSigned:1
\_int_typespec: , line:9:13, endln:9:16
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_WIDTH), line:9:45, endln:9:65
  |vpiSigned:1
\_bit_typespec: , line:10:13, endln:10:43
  |vpiParent:
  \_parameter: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE), line:10:45, endln:10:65
  |vpiRange:
  \_range: , line:10:17, endln:10:43
    |vpiParent:
    \_bit_typespec: , line:10:13, endln:10:43
    |vpiLeftRange:
    \_operation: , line:10:18, endln:10:40
      |vpiParent:
      \_range: , line:10:17, endln:10:43
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_indirect_register.INDIRECT_INDEX_VALUE.INDIRECT_INDEX_WIDTH), line:10:18, endln:10:38
        |vpiParent:
        \_operation: , line:10:18, endln:10:40
        |vpiName:INDIRECT_INDEX_WIDTH
        |vpiFullName:work@rggen_indirect_register.INDIRECT_INDEX_VALUE.INDIRECT_INDEX_WIDTH
      |vpiOperand:
      \_constant: , line:10:39, endln:10:40
        |vpiParent:
        \_operation: , line:10:18, endln:10:40
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:41, endln:10:42
      |vpiParent:
      \_range: , line:10:17, endln:10:43
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_mux.WIDTH), line:2:17, endln:2:22
  |vpiSigned:1
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_mux.ENTRIES), line:3:17, endln:3:24
  |vpiSigned:1
\_logic_typespec: , line:11:7, endln:11:37
  |vpiRange:
  \_range: , line:11:13, endln:11:26
    |vpiParent:
    \_logic_typespec: , line:11:7, endln:11:37
    |vpiLeftRange:
    \_operation: , line:11:14, endln:11:23
      |vpiParent:
      \_range: , line:11:13, endln:11:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ENTRIES), line:11:14, endln:11:21
        |vpiParent:
        \_operation: , line:11:14, endln:11:23
        |vpiName:ENTRIES
      |vpiOperand:
      \_constant: , line:11:22, endln:11:23
        |vpiParent:
        \_operation: , line:11:14, endln:11:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:24, endln:11:25
      |vpiParent:
      \_range: , line:11:13, endln:11:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:11:26, endln:11:37
    |vpiParent:
    \_logic_typespec: , line:11:7, endln:11:37
    |vpiLeftRange:
    \_operation: , line:11:27, endln:11:34
      |vpiParent:
      \_range: , line:11:26, endln:11:37
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:11:27, endln:11:32
        |vpiParent:
        \_operation: , line:11:27, endln:11:34
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:11:33, endln:11:34
        |vpiParent:
        \_operation: , line:11:27, endln:11:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:35, endln:11:36
      |vpiParent:
      \_range: , line:11:26, endln:11:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:14:14, endln:14:17
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_or_reducer.WIDTH), line:2:17, endln:2:22
  |vpiSigned:1
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_or_reducer.N), line:3:17, endln:3:18
  |vpiSigned:1
\_bit_typespec: , line:8:22, endln:8:39
  |vpiRange:
  \_range: , line:8:26, endln:8:33
    |vpiParent:
    \_bit_typespec: , line:8:22, endln:8:39
    |vpiLeftRange:
    \_operation: , line:8:27, endln:8:30
      |vpiParent:
      \_range: , line:8:26, endln:8:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:8:27, endln:8:28
        |vpiParent:
        \_operation: , line:8:27, endln:8:30
        |vpiName:N
      |vpiOperand:
      \_constant: , line:8:29, endln:8:30
        |vpiParent:
        \_operation: , line:8:27, endln:8:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:31, endln:8:32
      |vpiParent:
      \_range: , line:8:26, endln:8:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:8:33, endln:8:39
    |vpiParent:
    \_bit_typespec: , line:8:22, endln:8:39
    |vpiLeftRange:
    \_constant: , line:8:34, endln:8:36
      |vpiParent:
      \_range: , line:8:33, endln:8:39
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:37, endln:8:38
      |vpiParent:
      \_range: , line:8:33, endln:8:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:55, endln:8:58
  |vpiSigned:1
\_bit_typespec: , line:9:5, endln:9:22
  |vpiRange:
  \_range: , line:9:9, endln:9:16
    |vpiParent:
    \_bit_typespec: , line:9:5, endln:9:22
    |vpiLeftRange:
    \_operation: , line:9:10, endln:9:13
      |vpiParent:
      \_range: , line:9:9, endln:9:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:9:10, endln:9:11
        |vpiParent:
        \_operation: , line:9:10, endln:9:13
        |vpiName:N
      |vpiOperand:
      \_constant: , line:9:12, endln:9:13
        |vpiParent:
        \_operation: , line:9:10, endln:9:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:14, endln:9:15
      |vpiParent:
      \_range: , line:9:9, endln:9:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:9:16, endln:9:22
    |vpiParent:
    \_bit_typespec: , line:9:5, endln:9:22
    |vpiLeftRange:
    \_constant: , line:9:17, endln:9:19
      |vpiParent:
      \_range: , line:9:16, endln:9:22
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:20, endln:9:21
      |vpiParent:
      \_range: , line:9:16, endln:9:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:10:5, endln:10:8
  |vpiSigned:1
\_bit_typespec: , line:11:5, endln:11:15
  |vpiRange:
  \_range: , line:11:9, endln:11:15
    |vpiParent:
    \_bit_typespec: , line:11:5, endln:11:15
    |vpiLeftRange:
    \_constant: , line:11:10, endln:11:12
      |vpiParent:
      \_range: , line:11:9, endln:11:15
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:13, endln:11:14
      |vpiParent:
      \_range: , line:11:9, endln:11:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:12:5, endln:12:15
  |vpiRange:
  \_range: , line:12:9, endln:12:15
    |vpiParent:
    \_bit_typespec: , line:12:5, endln:12:15
    |vpiLeftRange:
    \_constant: , line:12:10, endln:12:12
      |vpiParent:
      \_range: , line:12:9, endln:12:15
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:13, endln:12:14
      |vpiParent:
      \_range: , line:12:9, endln:12:15
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_integer_typespec: , line:16:19, endln:16:21
  |INT:16
\_bit_typespec: , line:36:22, endln:36:39
  |vpiRange:
  \_range: , line:36:26, endln:36:33
    |vpiParent:
    \_bit_typespec: , line:36:22, endln:36:39
    |vpiLeftRange:
    \_operation: , line:36:27, endln:36:30
      |vpiParent:
      \_range: , line:36:26, endln:36:33
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:36:27, endln:36:28
        |vpiParent:
        \_operation: , line:36:27, endln:36:30
        |vpiName:N
      |vpiOperand:
      \_constant: , line:36:29, endln:36:30
        |vpiParent:
        \_operation: , line:36:27, endln:36:30
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:31, endln:36:32
      |vpiParent:
      \_range: , line:36:26, endln:36:33
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:36:33, endln:36:39
    |vpiParent:
    \_bit_typespec: , line:36:22, endln:36:39
    |vpiLeftRange:
    \_constant: , line:36:34, endln:36:36
      |vpiParent:
      \_range: , line:36:33, endln:36:39
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:37, endln:36:38
      |vpiParent:
      \_range: , line:36:33, endln:36:39
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:36:56, endln:36:59
  |vpiRange:
  \_range: , line:36:60, endln:36:67
    |vpiParent:
    \_bit_typespec: , line:36:56, endln:36:59
    |vpiLeftRange:
    \_operation: , line:36:61, endln:36:64
      |vpiParent:
      \_range: , line:36:60, endln:36:67
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:36:61, endln:36:62
        |vpiParent:
        \_operation: , line:36:61, endln:36:64
        |vpiName:N
      |vpiOperand:
      \_constant: , line:36:63, endln:36:64
        |vpiParent:
        \_operation: , line:36:61, endln:36:64
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:65, endln:36:66
      |vpiParent:
      \_range: , line:36:60, endln:36:67
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:36:67, endln:36:73
    |vpiParent:
    \_bit_typespec: , line:36:56, endln:36:59
    |vpiLeftRange:
    \_constant: , line:36:68, endln:36:70
      |vpiParent:
      \_range: , line:36:67, endln:36:73
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:71, endln:36:72
      |vpiParent:
      \_range: , line:36:67, endln:36:73
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:37:5, endln:37:22
  |vpiRange:
  \_range: , line:37:9, endln:37:16
    |vpiParent:
    \_bit_typespec: , line:37:5, endln:37:22
    |vpiLeftRange:
    \_operation: , line:37:10, endln:37:13
      |vpiParent:
      \_range: , line:37:9, endln:37:16
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:37:10, endln:37:11
        |vpiParent:
        \_operation: , line:37:10, endln:37:13
        |vpiName:N
      |vpiOperand:
      \_constant: , line:37:12, endln:37:13
        |vpiParent:
        \_operation: , line:37:10, endln:37:13
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:14, endln:37:15
      |vpiParent:
      \_range: , line:37:9, endln:37:16
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:37:16, endln:37:22
    |vpiParent:
    \_bit_typespec: , line:37:5, endln:37:22
    |vpiLeftRange:
    \_constant: , line:37:17, endln:37:19
      |vpiParent:
      \_range: , line:37:16, endln:37:22
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:20, endln:37:21
      |vpiParent:
      \_range: , line:37:16, endln:37:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:39:10, endln:39:13
  |vpiSigned:1
\_int_typespec: , line:51:22, endln:51:25
  |vpiSigned:1
\_bit_typespec: , line:51:37, endln:51:40
  |vpiRange:
  \_range: , line:51:41, endln:51:48
    |vpiParent:
    \_bit_typespec: , line:51:37, endln:51:40
    |vpiLeftRange:
    \_operation: , line:51:42, endln:51:45
      |vpiParent:
      \_range: , line:51:41, endln:51:48
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:51:42, endln:51:43
        |vpiParent:
        \_operation: , line:51:42, endln:51:45
        |vpiName:N
      |vpiOperand:
      \_constant: , line:51:44, endln:51:45
        |vpiParent:
        \_operation: , line:51:42, endln:51:45
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:46, endln:51:47
      |vpiParent:
      \_range: , line:51:41, endln:51:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:51:48, endln:51:54
    |vpiParent:
    \_bit_typespec: , line:51:37, endln:51:40
    |vpiLeftRange:
    \_constant: , line:51:49, endln:51:51
      |vpiParent:
      \_range: , line:51:48, endln:51:54
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:52, endln:51:53
      |vpiParent:
      \_range: , line:51:48, endln:51:54
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:52:5, endln:52:8
  |vpiSigned:1
\_int_typespec: , line:55:10, endln:55:13
  |vpiSigned:1
\_bit_typespec: , line:62:15, endln:62:32
  |vpiParent:
  \_parameter: (work@rggen_or_reducer.SUB_N_LIST), line:62:33, endln:62:43
  |vpiRange:
  \_range: , line:62:19, endln:62:26
    |vpiParent:
    \_bit_typespec: , line:62:15, endln:62:32
    |vpiLeftRange:
    \_operation: , line:62:20, endln:62:23
      |vpiParent:
      \_range: , line:62:19, endln:62:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_or_reducer.SUB_N_LIST.N), line:62:20, endln:62:21
        |vpiParent:
        \_operation: , line:62:20, endln:62:23
        |vpiName:N
        |vpiFullName:work@rggen_or_reducer.SUB_N_LIST.N
      |vpiOperand:
      \_constant: , line:62:22, endln:62:23
        |vpiParent:
        \_operation: , line:62:20, endln:62:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:24, endln:62:25
      |vpiParent:
      \_range: , line:62:19, endln:62:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:62:26, endln:62:32
    |vpiParent:
    \_bit_typespec: , line:62:15, endln:62:32
    |vpiLeftRange:
    \_constant: , line:62:27, endln:62:29
      |vpiParent:
      \_range: , line:62:26, endln:62:32
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:30, endln:62:31
      |vpiParent:
      \_range: , line:62:26, endln:62:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_bit_typespec: , line:63:15, endln:63:32
  |vpiParent:
  \_parameter: (work@rggen_or_reducer.OFFSET_LIST), line:63:33, endln:63:44
  |vpiRange:
  \_range: , line:63:19, endln:63:26
    |vpiParent:
    \_bit_typespec: , line:63:15, endln:63:32
    |vpiLeftRange:
    \_operation: , line:63:20, endln:63:23
      |vpiParent:
      \_range: , line:63:19, endln:63:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_or_reducer.OFFSET_LIST.N), line:63:20, endln:63:21
        |vpiParent:
        \_operation: , line:63:20, endln:63:23
        |vpiName:N
        |vpiFullName:work@rggen_or_reducer.OFFSET_LIST.N
      |vpiOperand:
      \_constant: , line:63:22, endln:63:23
        |vpiParent:
        \_operation: , line:63:20, endln:63:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:24, endln:63:25
      |vpiParent:
      \_range: , line:63:19, endln:63:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:63:26, endln:63:32
    |vpiParent:
    \_bit_typespec: , line:63:15, endln:63:32
    |vpiLeftRange:
    \_constant: , line:63:27, endln:63:29
      |vpiParent:
      \_range: , line:63:26, endln:63:32
      |vpiDecompile:15
      |vpiSize:64
      |UINT:15
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:30, endln:63:31
      |vpiParent:
      \_range: , line:63:26, endln:63:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:64:15, endln:64:18
  |vpiParent:
  \_parameter: (work@rggen_or_reducer.NEXT_N), line:64:33, endln:64:39
  |vpiSigned:1
\_int_typespec: , line:69:10, endln:69:13
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_common.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_bit_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.READABLE), line:4:37, endln:4:45
\_bit_typespec: , line:5:13, endln:5:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.WRITABLE), line:5:37, endln:5:45
\_int_typespec: , line:6:13, endln:6:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.ADDRESS_WIDTH), line:6:37, endln:6:50
  |vpiSigned:1
\_bit_typespec: , line:7:13, endln:7:36
  |vpiParent:
  \_parameter: (work@rggen_register_common.OFFSET_ADDRESS), line:7:37, endln:7:51
  |vpiRange:
  \_range: , line:7:17, endln:7:36
    |vpiParent:
    \_bit_typespec: , line:7:13, endln:7:36
    |vpiLeftRange:
    \_operation: , line:7:18, endln:7:33
      |vpiParent:
      \_range: , line:7:17, endln:7:36
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_register_common.OFFSET_ADDRESS.ADDRESS_WIDTH), line:7:18, endln:7:31
        |vpiParent:
        \_operation: , line:7:18, endln:7:33
        |vpiName:ADDRESS_WIDTH
        |vpiFullName:work@rggen_register_common.OFFSET_ADDRESS.ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:7:32, endln:7:33
        |vpiParent:
        \_operation: , line:7:18, endln:7:33
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:34, endln:7:35
      |vpiParent:
      \_range: , line:7:17, endln:7:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:8:13, endln:8:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.BUS_WIDTH), line:8:37, endln:8:46
  |vpiSigned:1
\_int_typespec: , line:9:13, endln:9:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.DATA_WIDTH), line:9:37, endln:9:47
  |vpiSigned:1
\_int_typespec: , line:10:13, endln:10:16
  |vpiParent:
  \_parameter: (work@rggen_register_common.VALUE_WIDTH), line:10:37, endln:10:48
  |vpiExpr:
  \_ref_obj: (work@rggen_register_common.VALUE_WIDTH.VALUE_WIDTH)
    |vpiParent:
    \_int_typespec: , line:10:13, endln:10:16
    |vpiName:VALUE_WIDTH
    |vpiFullName:work@rggen_register_common.VALUE_WIDTH.VALUE_WIDTH
    |vpiActual:
    \_parameter: (work@rggen_register_common.VALUE_WIDTH), line:10:37, endln:10:48
  |vpiSigned:1
\_int_typespec: , line:18:15, endln:18:18
  |vpiParent:
  \_parameter: (work@rggen_register_common.WORDS), line:18:19, endln:18:24
  |vpiSigned:1
\_int_typespec: , line:19:15, endln:19:18
  |vpiParent:
  \_parameter: (work@rggen_register_common.BUS_BYTE_WIDTH), line:19:19, endln:19:33
  |vpiSigned:1
\_int_typespec: , line:20:15, endln:20:18
  |vpiParent:
  \_parameter: (work@rggen_register_common.DATA_BYTE_WIDTH), line:20:19, endln:20:34
  |vpiSigned:1
\_int_typespec: , line:21:15, endln:21:18
  |vpiParent:
  \_parameter: (work@rggen_register_common.WORD_INDEX_WIDTH), line:21:19, endln:21:35
  |vpiSigned:1
\_logic_typespec: , line:70:22, endln:70:44
  |vpiRange:
  \_range: , line:70:28, endln:70:44
    |vpiParent:
    \_logic_typespec: , line:70:22, endln:70:44
    |vpiLeftRange:
    \_operation: , line:70:29, endln:70:41
      |vpiParent:
      \_range: , line:70:28, endln:70:44
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:70:29, endln:70:39
        |vpiParent:
        \_operation: , line:70:29, endln:70:41
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:70:40, endln:70:41
        |vpiParent:
        \_operation: , line:70:29, endln:70:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:42, endln:70:43
      |vpiParent:
      \_range: , line:70:28, endln:70:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:5, endln:71:10
\_logic_typespec: , line:72:5, endln:72:10
\_logic_typespec: , line:73:5, endln:73:10
  |vpiRange:
  \_range: , line:73:11, endln:73:22
    |vpiParent:
    \_logic_typespec: , line:73:5, endln:73:10
    |vpiLeftRange:
    \_operation: , line:73:12, endln:73:19
      |vpiParent:
      \_range: , line:73:11, endln:73:22
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WORDS), line:73:12, endln:73:17
        |vpiParent:
        \_operation: , line:73:12, endln:73:19
        |vpiName:WORDS
      |vpiOperand:
      \_constant: , line:73:18, endln:73:19
        |vpiParent:
        \_operation: , line:73:12, endln:73:19
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:20, endln:73:21
      |vpiParent:
      \_range: , line:73:11, endln:73:22
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:5, endln:75:10
  |vpiRange:
  \_range: , line:75:11, endln:75:31
    |vpiParent:
    \_logic_typespec: , line:75:5, endln:75:10
    |vpiLeftRange:
    \_operation: , line:75:12, endln:75:28
      |vpiParent:
      \_range: , line:75:11, endln:75:31
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_BYTE_WIDTH), line:75:12, endln:75:26
        |vpiParent:
        \_operation: , line:75:12, endln:75:28
        |vpiName:BUS_BYTE_WIDTH
      |vpiOperand:
      \_constant: , line:75:27, endln:75:28
        |vpiParent:
        \_operation: , line:75:12, endln:75:28
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:29, endln:75:30
      |vpiParent:
      \_range: , line:75:11, endln:75:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:5, endln:77:27
  |vpiRange:
  \_range: , line:77:11, endln:77:27
    |vpiParent:
    \_logic_typespec: , line:77:5, endln:77:27
    |vpiLeftRange:
    \_operation: , line:77:12, endln:77:24
      |vpiParent:
      \_range: , line:77:11, endln:77:27
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:77:12, endln:77:22
        |vpiParent:
        \_operation: , line:77:12, endln:77:24
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:77:23, endln:77:24
        |vpiParent:
        \_operation: , line:77:12, endln:77:24
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:25, endln:77:26
      |vpiParent:
      \_range: , line:77:11, endln:77:27
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_int_typespec: , line:79:10, endln:79:13
  |vpiSigned:1
\_int_typespec: , line:80:12, endln:80:15
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:8:15, endln:8:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_DATA_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:9:15, endln:9:18
  |vpiParent:
  \_ref_typespec: (work@rggen_register_if.RGGEN_ACCESS_NON_POSTED_BIT)
  |vpiInstance:
  \_package: rggen_rtl_pkg (rggen_rtl_pkg::), file:${SURELOG_DIR}/third_party/tests/rggen/rggen-sv-rtl/rggen_rtl_pkg.sv, line:1:1, endln:48:11
  |vpiSigned:1
\_int_typespec: , line:2:13, endln:2:16
  |vpiParent:
  \_parameter: (work@rggen_register_if.ADDRESS_WIDTH), line:2:17, endln:2:30
  |vpiSigned:1
\_int_typespec: , line:3:13, endln:3:16
  |vpiParent:
  \_parameter: (work@rggen_register_if.BUS_WIDTH), line:3:17, endln:3:26
  |vpiSigned:1
\_int_typespec: , line:4:13, endln:4:16
  |vpiParent:
  \_parameter: (work@rggen_register_if.VALUE_WIDTH), line:4:17, endln:4:28
  |vpiSigned:1
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@mailbox), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:1:3, endln:27:11
\_int_typespec: , line:3:19, endln:3:22
  |vpiSigned:1
\_int_typespec: , line:6:14, endln:6:17
  |vpiSigned:1
\_int_typespec: , line:18:14, endln:18:17
  |vpiSigned:1
\_int_typespec: , line:24:14, endln:24:17
  |vpiSigned:1
\_class_typespec: , line:34:21, endln:34:28
  |vpiClassDefn:
  \_class_defn: (work@process), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:30:3, endln:52:11
\_class_typespec: 
  |vpiClassDefn:
  \_class_defn: (work@semaphore), file:${SURELOG_DIR}/third_party/tests/rggen/builtin.sv, line:55:3, endln:69:11
\_int_typespec: , line:57:18, endln:57:21
  |vpiSigned:1
\_int_typespec: , line:60:14, endln:60:17
  |vpiSigned:1
\_int_typespec: , line:63:14, endln:63:17
  |vpiSigned:1
\_int_typespec: , line:66:14, endln:66:17
  |vpiSigned:1
\_int_typespec: , line:66:26, endln:66:29
  |vpiSigned:1
\_logic_typespec: , line:5:3, endln:5:8
\_logic_typespec: , line:6:3, endln:6:8
\_logic_typespec: , line:7:3, endln:7:28
  |vpiRange:
  \_range: , line:7:9, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:28
    |vpiLeftRange:
    \_operation: , line:7:10, endln:7:25
      |vpiParent:
      \_range: , line:7:9, endln:7:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:7:10, endln:7:23
        |vpiParent:
        \_operation: , line:7:10, endln:7:25
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:7:24, endln:7:25
        |vpiParent:
        \_operation: , line:7:10, endln:7:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:9, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:3, endln:8:14
  |vpiRange:
  \_range: , line:8:9, endln:8:14
    |vpiParent:
    \_logic_typespec: , line:8:3, endln:8:14
    |vpiLeftRange:
    \_constant: , line:8:10, endln:8:11
      |vpiParent:
      \_range: , line:8:9, endln:8:14
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:12, endln:8:13
      |vpiParent:
      \_range: , line:8:9, endln:8:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:3, endln:9:8
\_logic_typespec: , line:10:3, endln:10:26
  |vpiRange:
  \_range: , line:10:9, endln:10:26
    |vpiParent:
    \_logic_typespec: , line:10:3, endln:10:26
    |vpiLeftRange:
    \_operation: , line:10:10, endln:10:23
      |vpiParent:
      \_range: , line:10:9, endln:10:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:10:10, endln:10:21
        |vpiParent:
        \_operation: , line:10:10, endln:10:23
        |vpiOpType:12
        |vpiOperand:
        \_ref_obj: (BUS_WIDTH), line:10:10, endln:10:19
          |vpiParent:
          \_operation: , line:10:10, endln:10:21
          |vpiName:BUS_WIDTH
        |vpiOperand:
        \_constant: , line:10:20, endln:10:21
          |vpiParent:
          \_operation: , line:10:10, endln:10:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:10:22, endln:10:23
        |vpiParent:
        \_operation: , line:10:10, endln:10:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:24, endln:10:25
      |vpiParent:
      \_range: , line:10:9, endln:10:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:3, endln:11:24
  |vpiRange:
  \_range: , line:11:9, endln:11:24
    |vpiParent:
    \_logic_typespec: , line:11:3, endln:11:24
    |vpiLeftRange:
    \_operation: , line:11:10, endln:11:21
      |vpiParent:
      \_range: , line:11:9, endln:11:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:11:10, endln:11:19
        |vpiParent:
        \_operation: , line:11:10, endln:11:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:11:20, endln:11:21
        |vpiParent:
        \_operation: , line:11:10, endln:11:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:22, endln:11:23
      |vpiParent:
      \_range: , line:11:9, endln:11:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:3, endln:12:8
\_logic_typespec: , line:13:3, endln:13:24
  |vpiRange:
  \_range: , line:13:9, endln:13:24
    |vpiParent:
    \_logic_typespec: , line:13:3, endln:13:24
    |vpiLeftRange:
    \_operation: , line:13:10, endln:13:21
      |vpiParent:
      \_range: , line:13:9, endln:13:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:13:10, endln:13:19
        |vpiParent:
        \_operation: , line:13:10, endln:13:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:13:20, endln:13:21
        |vpiParent:
        \_operation: , line:13:10, endln:13:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:13:22, endln:13:23
      |vpiParent:
      \_range: , line:13:9, endln:13:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:3, endln:14:8
\_logic_typespec: , line:4:3, endln:4:8
\_logic_typespec: , line:5:3, endln:5:20
  |vpiRange:
  \_range: , line:5:9, endln:5:20
    |vpiParent:
    \_logic_typespec: , line:5:3, endln:5:20
    |vpiLeftRange:
    \_operation: , line:5:10, endln:5:17
      |vpiParent:
      \_range: , line:5:9, endln:5:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:10, endln:5:15
        |vpiParent:
        \_operation: , line:5:10, endln:5:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:16, endln:5:17
        |vpiParent:
        \_operation: , line:5:10, endln:5:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:18, endln:5:19
      |vpiParent:
      \_range: , line:5:9, endln:5:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:3, endln:6:20
  |vpiRange:
  \_range: , line:6:9, endln:6:20
    |vpiParent:
    \_logic_typespec: , line:6:3, endln:6:20
    |vpiLeftRange:
    \_operation: , line:6:10, endln:6:17
      |vpiParent:
      \_range: , line:6:9, endln:6:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:6:10, endln:6:15
        |vpiParent:
        \_operation: , line:6:10, endln:6:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:6:16, endln:6:17
        |vpiParent:
        \_operation: , line:6:10, endln:6:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:18, endln:6:19
      |vpiParent:
      \_range: , line:6:9, endln:6:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:3, endln:7:20
  |vpiRange:
  \_range: , line:7:9, endln:7:20
    |vpiParent:
    \_logic_typespec: , line:7:3, endln:7:20
    |vpiLeftRange:
    \_operation: , line:7:10, endln:7:17
      |vpiParent:
      \_range: , line:7:9, endln:7:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:7:10, endln:7:15
        |vpiParent:
        \_operation: , line:7:10, endln:7:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:7:16, endln:7:17
        |vpiParent:
        \_operation: , line:7:10, endln:7:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:18, endln:7:19
      |vpiParent:
      \_range: , line:7:9, endln:7:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:3, endln:8:20
  |vpiRange:
  \_range: , line:8:9, endln:8:20
    |vpiParent:
    \_logic_typespec: , line:8:3, endln:8:20
    |vpiLeftRange:
    \_operation: , line:8:10, endln:8:17
      |vpiParent:
      \_range: , line:8:9, endln:8:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:8:10, endln:8:15
        |vpiParent:
        \_operation: , line:8:10, endln:8:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:8:16, endln:8:17
        |vpiParent:
        \_operation: , line:8:10, endln:8:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:18, endln:8:19
      |vpiParent:
      \_range: , line:8:9, endln:8:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:3, endln:9:20
  |vpiRange:
  \_range: , line:9:9, endln:9:20
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:20
    |vpiLeftRange:
    \_operation: , line:9:10, endln:9:17
      |vpiParent:
      \_range: , line:9:9, endln:9:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:9:10, endln:9:15
        |vpiParent:
        \_operation: , line:9:10, endln:9:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:9:16, endln:9:17
        |vpiParent:
        \_operation: , line:9:10, endln:9:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:18, endln:9:19
      |vpiParent:
      \_range: , line:9:9, endln:9:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:3, endln:7:8
\_logic_typespec: , line:9:3, endln:9:28
  |vpiRange:
  \_range: , line:9:9, endln:9:28
    |vpiParent:
    \_logic_typespec: , line:9:3, endln:9:28
    |vpiLeftRange:
    \_operation: , line:9:10, endln:9:25
      |vpiParent:
      \_range: , line:9:9, endln:9:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:9:10, endln:9:23
        |vpiParent:
        \_operation: , line:9:10, endln:9:25
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:9:24, endln:9:25
        |vpiParent:
        \_operation: , line:9:10, endln:9:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:26, endln:9:27
      |vpiParent:
      \_range: , line:9:9, endln:9:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:3, endln:10:24
  |vpiRange:
  \_range: , line:10:9, endln:10:24
    |vpiParent:
    \_logic_typespec: , line:10:3, endln:10:24
    |vpiLeftRange:
    \_operation: , line:10:10, endln:10:21
      |vpiParent:
      \_range: , line:10:9, endln:10:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:10:10, endln:10:19
        |vpiParent:
        \_operation: , line:10:10, endln:10:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:10:20, endln:10:21
        |vpiParent:
        \_operation: , line:10:10, endln:10:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:22, endln:10:23
      |vpiParent:
      \_range: , line:10:9, endln:10:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:3, endln:11:26
  |vpiRange:
  \_range: , line:11:9, endln:11:26
    |vpiParent:
    \_logic_typespec: , line:11:3, endln:11:26
    |vpiLeftRange:
    \_operation: , line:11:10, endln:11:23
      |vpiParent:
      \_range: , line:11:9, endln:11:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:11:10, endln:11:21
        |vpiParent:
        \_operation: , line:11:10, endln:11:23
        |vpiOpType:12
        |vpiOperand:
        \_ref_obj: (BUS_WIDTH), line:11:10, endln:11:19
          |vpiParent:
          \_operation: , line:11:10, endln:11:21
          |vpiName:BUS_WIDTH
        |vpiOperand:
        \_constant: , line:11:20, endln:11:21
          |vpiParent:
          \_operation: , line:11:10, endln:11:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:11:22, endln:11:23
        |vpiParent:
        \_operation: , line:11:10, endln:11:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:24, endln:11:25
      |vpiParent:
      \_range: , line:11:9, endln:11:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:3, endln:12:8
\_logic_typespec: , line:14:3, endln:14:24
  |vpiRange:
  \_range: , line:14:9, endln:14:24
    |vpiParent:
    \_logic_typespec: , line:14:3, endln:14:24
    |vpiLeftRange:
    \_operation: , line:14:10, endln:14:21
      |vpiParent:
      \_range: , line:14:9, endln:14:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:14:10, endln:14:19
        |vpiParent:
        \_operation: , line:14:10, endln:14:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:14:20, endln:14:21
        |vpiParent:
        \_operation: , line:14:10, endln:14:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:14:22, endln:14:23
      |vpiParent:
      \_range: , line:14:9, endln:14:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:8:3, endln:8:8
\_logic_typespec: , line:10:3, endln:10:28
  |vpiRange:
  \_range: , line:10:9, endln:10:28
    |vpiParent:
    \_logic_typespec: , line:10:3, endln:10:28
    |vpiLeftRange:
    \_operation: , line:10:10, endln:10:25
      |vpiParent:
      \_range: , line:10:9, endln:10:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ADDRESS_WIDTH), line:10:10, endln:10:23
        |vpiParent:
        \_operation: , line:10:10, endln:10:25
        |vpiName:ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:10:24, endln:10:25
        |vpiParent:
        \_operation: , line:10:10, endln:10:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:10:26, endln:10:27
      |vpiParent:
      \_range: , line:10:9, endln:10:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:3, endln:11:24
  |vpiRange:
  \_range: , line:11:9, endln:11:24
    |vpiParent:
    \_logic_typespec: , line:11:3, endln:11:24
    |vpiLeftRange:
    \_operation: , line:11:10, endln:11:21
      |vpiParent:
      \_range: , line:11:9, endln:11:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:11:10, endln:11:19
        |vpiParent:
        \_operation: , line:11:10, endln:11:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:11:20, endln:11:21
        |vpiParent:
        \_operation: , line:11:10, endln:11:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:22, endln:11:23
      |vpiParent:
      \_range: , line:11:9, endln:11:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:3, endln:12:26
  |vpiRange:
  \_range: , line:12:9, endln:12:26
    |vpiParent:
    \_logic_typespec: , line:12:3, endln:12:26
    |vpiLeftRange:
    \_operation: , line:12:10, endln:12:23
      |vpiParent:
      \_range: , line:12:9, endln:12:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:12:10, endln:12:21
        |vpiParent:
        \_operation: , line:12:10, endln:12:23
        |vpiOpType:12
        |vpiOperand:
        \_ref_obj: (BUS_WIDTH), line:12:10, endln:12:19
          |vpiParent:
          \_operation: , line:12:10, endln:12:21
          |vpiName:BUS_WIDTH
        |vpiOperand:
        \_constant: , line:12:20, endln:12:21
          |vpiParent:
          \_operation: , line:12:10, endln:12:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:12:22, endln:12:23
        |vpiParent:
        \_operation: , line:12:10, endln:12:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:12:24, endln:12:25
      |vpiParent:
      \_range: , line:12:9, endln:12:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:3, endln:13:8
\_logic_typespec: , line:15:3, endln:15:24
  |vpiRange:
  \_range: , line:15:9, endln:15:24
    |vpiParent:
    \_logic_typespec: , line:15:3, endln:15:24
    |vpiLeftRange:
    \_operation: , line:15:10, endln:15:21
      |vpiParent:
      \_range: , line:15:9, endln:15:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:15:10, endln:15:19
        |vpiParent:
        \_operation: , line:15:10, endln:15:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:15:20, endln:15:21
        |vpiParent:
        \_operation: , line:15:10, endln:15:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:22, endln:15:23
      |vpiParent:
      \_range: , line:15:9, endln:15:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:16:3, endln:16:8
\_logic_typespec: , line:17:3, endln:17:26
  |vpiRange:
  \_range: , line:17:9, endln:17:26
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:26
    |vpiLeftRange:
    \_operation: , line:17:10, endln:17:23
      |vpiParent:
      \_range: , line:17:9, endln:17:26
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (VALUE_WIDTH), line:17:10, endln:17:21
        |vpiParent:
        \_operation: , line:17:10, endln:17:23
        |vpiName:VALUE_WIDTH
      |vpiOperand:
      \_constant: , line:17:22, endln:17:23
        |vpiParent:
        \_operation: , line:17:10, endln:17:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:24, endln:17:25
      |vpiParent:
      \_range: , line:17:9, endln:17:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:9, endln:33:14
\_logic_typespec: , line:34:9, endln:34:14
\_interface_typespec: (slave), line:35:16, endln:35:21
  |vpiParent:
  \_interface_typespec: (rggen_apb_if), line:35:3, endln:35:15
  |vpiName:slave
  |vpiIsModPort:1
\_interface_typespec: (rggen_apb_if), line:35:3, endln:35:15
  |vpiName:rggen_apb_if
\_logic_typespec: , line:36:10, endln:36:21
  |vpiRange:
  \_range: , line:36:16, endln:36:21
    |vpiParent:
    \_logic_typespec: , line:36:10, endln:36:21
    |vpiLeftRange:
    \_constant: , line:36:17, endln:36:18
      |vpiParent:
      \_range: , line:36:16, endln:36:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:19, endln:36:20
      |vpiParent:
      \_range: , line:36:16, endln:36:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:10, endln:37:21
  |vpiRange:
  \_range: , line:37:16, endln:37:21
    |vpiParent:
    \_logic_typespec: , line:37:10, endln:37:21
    |vpiLeftRange:
    \_constant: , line:37:17, endln:37:18
      |vpiParent:
      \_range: , line:37:16, endln:37:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:19, endln:37:20
      |vpiParent:
      \_range: , line:37:16, endln:37:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:10, endln:38:15
\_logic_typespec: , line:39:10, endln:39:21
  |vpiRange:
  \_range: , line:39:16, endln:39:21
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:21
    |vpiLeftRange:
    \_constant: , line:39:17, endln:39:18
      |vpiParent:
      \_range: , line:39:16, endln:39:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:19, endln:39:20
      |vpiParent:
      \_range: , line:39:16, endln:39:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:10, endln:40:21
  |vpiRange:
  \_range: , line:40:16, endln:40:21
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:21
    |vpiLeftRange:
    \_constant: , line:40:17, endln:40:18
      |vpiParent:
      \_range: , line:40:16, endln:40:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:19, endln:40:20
      |vpiParent:
      \_range: , line:40:16, endln:40:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:10, endln:41:21
  |vpiRange:
  \_range: , line:41:16, endln:41:21
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:21
    |vpiLeftRange:
    \_constant: , line:41:17, endln:41:18
      |vpiParent:
      \_range: , line:41:16, endln:41:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:19, endln:41:20
      |vpiParent:
      \_range: , line:41:16, endln:41:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:10, endln:42:21
  |vpiRange:
  \_range: , line:42:16, endln:42:21
    |vpiParent:
    \_logic_typespec: , line:42:10, endln:42:21
    |vpiLeftRange:
    \_constant: , line:42:17, endln:42:18
      |vpiParent:
      \_range: , line:42:16, endln:42:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:19, endln:42:20
      |vpiParent:
      \_range: , line:42:16, endln:42:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:9, endln:43:20
  |vpiRange:
  \_range: , line:43:15, endln:43:20
    |vpiParent:
    \_logic_typespec: , line:43:9, endln:43:20
    |vpiLeftRange:
    \_constant: , line:43:16, endln:43:17
      |vpiParent:
      \_range: , line:43:15, endln:43:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:43:18, endln:43:19
      |vpiParent:
      \_range: , line:43:15, endln:43:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:44:10, endln:44:15
\_logic_typespec: , line:45:9, endln:45:20
  |vpiRange:
  \_range: , line:45:15, endln:45:20
    |vpiParent:
    \_logic_typespec: , line:45:9, endln:45:20
    |vpiLeftRange:
    \_constant: , line:45:16, endln:45:17
      |vpiParent:
      \_range: , line:45:15, endln:45:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:18, endln:45:19
      |vpiParent:
      \_range: , line:45:15, endln:45:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:9, endln:46:14
\_logic_typespec: , line:47:9, endln:47:20
  |vpiRange:
  \_range: , line:47:15, endln:47:20
    |vpiParent:
    \_logic_typespec: , line:47:9, endln:47:20
    |vpiLeftRange:
    \_constant: , line:47:16, endln:47:17
      |vpiParent:
      \_range: , line:47:15, endln:47:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:18, endln:47:19
      |vpiParent:
      \_range: , line:47:15, endln:47:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:10, endln:48:21
  |vpiRange:
  \_range: , line:48:16, endln:48:21
    |vpiParent:
    \_logic_typespec: , line:48:10, endln:48:21
    |vpiLeftRange:
    \_constant: , line:48:17, endln:48:18
      |vpiParent:
      \_range: , line:48:16, endln:48:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:19, endln:48:20
      |vpiParent:
      \_range: , line:48:16, endln:48:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:9, endln:49:20
  |vpiRange:
  \_range: , line:49:15, endln:49:20
    |vpiParent:
    \_logic_typespec: , line:49:9, endln:49:20
    |vpiLeftRange:
    \_constant: , line:49:16, endln:49:17
      |vpiParent:
      \_range: , line:49:15, endln:49:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:18, endln:49:19
      |vpiParent:
      \_range: , line:49:15, endln:49:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:10, endln:50:21
  |vpiRange:
  \_range: , line:50:16, endln:50:21
    |vpiParent:
    \_logic_typespec: , line:50:10, endln:50:21
    |vpiLeftRange:
    \_constant: , line:50:17, endln:50:18
      |vpiParent:
      \_range: , line:50:16, endln:50:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:50:19, endln:50:20
      |vpiParent:
      \_range: , line:50:16, endln:50:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:51:10, endln:51:21
  |vpiRange:
  \_range: , line:51:16, endln:51:21
    |vpiParent:
    \_logic_typespec: , line:51:10, endln:51:21
    |vpiLeftRange:
    \_constant: , line:51:17, endln:51:18
      |vpiParent:
      \_range: , line:51:16, endln:51:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:19, endln:51:20
      |vpiParent:
      \_range: , line:51:16, endln:51:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:10, endln:52:21
  |vpiRange:
  \_range: , line:52:16, endln:52:21
    |vpiParent:
    \_logic_typespec: , line:52:10, endln:52:21
    |vpiLeftRange:
    \_constant: , line:52:17, endln:52:18
      |vpiParent:
      \_range: , line:52:16, endln:52:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:19, endln:52:20
      |vpiParent:
      \_range: , line:52:16, endln:52:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:10, endln:53:21
  |vpiRange:
  \_range: , line:53:16, endln:53:21
    |vpiParent:
    \_logic_typespec: , line:53:10, endln:53:21
    |vpiLeftRange:
    \_constant: , line:53:17, endln:53:18
      |vpiParent:
      \_range: , line:53:16, endln:53:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:19, endln:53:20
      |vpiParent:
      \_range: , line:53:16, endln:53:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:10, endln:54:21
  |vpiRange:
  \_range: , line:54:16, endln:54:21
    |vpiParent:
    \_logic_typespec: , line:54:10, endln:54:21
    |vpiLeftRange:
    \_constant: , line:54:17, endln:54:18
      |vpiParent:
      \_range: , line:54:16, endln:54:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:19, endln:54:20
      |vpiParent:
      \_range: , line:54:16, endln:54:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:9, endln:55:20
  |vpiRange:
  \_range: , line:55:15, endln:55:20
    |vpiParent:
    \_logic_typespec: , line:55:9, endln:55:20
    |vpiLeftRange:
    \_constant: , line:55:16, endln:55:17
      |vpiParent:
      \_range: , line:55:15, endln:55:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:18, endln:55:19
      |vpiParent:
      \_range: , line:55:15, endln:55:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:10, endln:56:21
  |vpiRange:
  \_range: , line:56:16, endln:56:21
    |vpiParent:
    \_logic_typespec: , line:56:10, endln:56:21
    |vpiLeftRange:
    \_constant: , line:56:17, endln:56:18
      |vpiParent:
      \_range: , line:56:16, endln:56:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:19, endln:56:20
      |vpiParent:
      \_range: , line:56:16, endln:56:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:9, endln:57:20
  |vpiRange:
  \_range: , line:57:15, endln:57:20
    |vpiParent:
    \_logic_typespec: , line:57:9, endln:57:20
    |vpiLeftRange:
    \_constant: , line:57:16, endln:57:17
      |vpiParent:
      \_range: , line:57:15, endln:57:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:18, endln:57:19
      |vpiParent:
      \_range: , line:57:15, endln:57:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:10, endln:58:21
  |vpiRange:
  \_range: , line:58:16, endln:58:21
    |vpiParent:
    \_logic_typespec: , line:58:10, endln:58:21
    |vpiLeftRange:
    \_constant: , line:58:17, endln:58:18
      |vpiParent:
      \_range: , line:58:16, endln:58:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:19, endln:58:20
      |vpiParent:
      \_range: , line:58:16, endln:58:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:59:10, endln:59:21
  |vpiRange:
  \_range: , line:59:16, endln:59:21
    |vpiParent:
    \_logic_typespec: , line:59:10, endln:59:21
    |vpiLeftRange:
    \_constant: , line:59:17, endln:59:18
      |vpiParent:
      \_range: , line:59:16, endln:59:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:59:19, endln:59:20
      |vpiParent:
      \_range: , line:59:16, endln:59:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:60:9, endln:60:20
  |vpiRange:
  \_range: , line:60:15, endln:60:20
    |vpiParent:
    \_logic_typespec: , line:60:9, endln:60:20
    |vpiLeftRange:
    \_constant: , line:60:16, endln:60:17
      |vpiParent:
      \_range: , line:60:15, endln:60:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:18, endln:60:19
      |vpiParent:
      \_range: , line:60:15, endln:60:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:61:10, endln:61:21
  |vpiRange:
  \_range: , line:61:16, endln:61:21
    |vpiParent:
    \_logic_typespec: , line:61:10, endln:61:21
    |vpiLeftRange:
    \_constant: , line:61:17, endln:61:18
      |vpiParent:
      \_range: , line:61:16, endln:61:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:61:19, endln:61:20
      |vpiParent:
      \_range: , line:61:16, endln:61:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:9, endln:62:14
\_logic_typespec: , line:63:10, endln:63:21
  |vpiRange:
  \_range: , line:63:16, endln:63:21
    |vpiParent:
    \_logic_typespec: , line:63:10, endln:63:21
    |vpiLeftRange:
    \_constant: , line:63:17, endln:63:18
      |vpiParent:
      \_range: , line:63:16, endln:63:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:19, endln:63:20
      |vpiParent:
      \_range: , line:63:16, endln:63:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:10, endln:64:21
  |vpiRange:
  \_range: , line:64:16, endln:64:21
    |vpiParent:
    \_logic_typespec: , line:64:10, endln:64:21
    |vpiLeftRange:
    \_constant: , line:64:17, endln:64:18
      |vpiParent:
      \_range: , line:64:16, endln:64:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:64:19, endln:64:20
      |vpiParent:
      \_range: , line:64:16, endln:64:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:65:9, endln:65:14
\_logic_typespec: , line:66:9, endln:66:20
  |vpiRange:
  \_range: , line:66:15, endln:66:20
    |vpiParent:
    \_logic_typespec: , line:66:9, endln:66:20
    |vpiLeftRange:
    \_constant: , line:66:16, endln:66:17
      |vpiParent:
      \_range: , line:66:15, endln:66:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:18, endln:66:19
      |vpiParent:
      \_range: , line:66:15, endln:66:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:10, endln:67:21
  |vpiRange:
  \_range: , line:67:16, endln:67:21
    |vpiParent:
    \_logic_typespec: , line:67:10, endln:67:21
    |vpiLeftRange:
    \_constant: , line:67:17, endln:67:18
      |vpiParent:
      \_range: , line:67:16, endln:67:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:67:19, endln:67:20
      |vpiParent:
      \_range: , line:67:16, endln:67:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:9, endln:68:20
  |vpiRange:
  \_range: , line:68:15, endln:68:20
    |vpiParent:
    \_logic_typespec: , line:68:9, endln:68:20
    |vpiLeftRange:
    \_constant: , line:68:16, endln:68:17
      |vpiParent:
      \_range: , line:68:15, endln:68:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:18, endln:68:19
      |vpiParent:
      \_range: , line:68:15, endln:68:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:10, endln:69:21
  |vpiRange:
  \_range: , line:69:16, endln:69:21
    |vpiParent:
    \_logic_typespec: , line:69:10, endln:69:21
    |vpiLeftRange:
    \_constant: , line:69:17, endln:69:18
      |vpiParent:
      \_range: , line:69:16, endln:69:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:19, endln:69:20
      |vpiParent:
      \_range: , line:69:16, endln:69:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:9, endln:70:14
\_logic_typespec: , line:71:10, endln:71:21
  |vpiRange:
  \_range: , line:71:16, endln:71:21
    |vpiParent:
    \_logic_typespec: , line:71:10, endln:71:21
    |vpiLeftRange:
    \_constant: , line:71:17, endln:71:18
      |vpiParent:
      \_range: , line:71:16, endln:71:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:19, endln:71:20
      |vpiParent:
      \_range: , line:71:16, endln:71:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:10, endln:72:21
  |vpiRange:
  \_range: , line:72:16, endln:72:21
    |vpiParent:
    \_logic_typespec: , line:72:10, endln:72:21
    |vpiLeftRange:
    \_constant: , line:72:17, endln:72:18
      |vpiParent:
      \_range: , line:72:16, endln:72:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:19, endln:72:20
      |vpiParent:
      \_range: , line:72:16, endln:72:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:10, endln:73:21
  |vpiRange:
  \_range: , line:73:16, endln:73:21
    |vpiParent:
    \_logic_typespec: , line:73:10, endln:73:21
    |vpiLeftRange:
    \_constant: , line:73:17, endln:73:18
      |vpiParent:
      \_range: , line:73:16, endln:73:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:19, endln:73:20
      |vpiParent:
      \_range: , line:73:16, endln:73:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:74:9, endln:74:14
\_logic_typespec: , line:75:10, endln:75:21
  |vpiRange:
  \_range: , line:75:16, endln:75:21
    |vpiParent:
    \_logic_typespec: , line:75:10, endln:75:21
    |vpiLeftRange:
    \_constant: , line:75:17, endln:75:18
      |vpiParent:
      \_range: , line:75:16, endln:75:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:19, endln:75:20
      |vpiParent:
      \_range: , line:75:16, endln:75:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:10, endln:76:21
  |vpiRange:
  \_range: , line:76:16, endln:76:21
    |vpiParent:
    \_logic_typespec: , line:76:10, endln:76:21
    |vpiLeftRange:
    \_constant: , line:76:17, endln:76:18
      |vpiParent:
      \_range: , line:76:16, endln:76:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:19, endln:76:20
      |vpiParent:
      \_range: , line:76:16, endln:76:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:10, endln:77:21
  |vpiRange:
  \_range: , line:77:16, endln:77:21
    |vpiParent:
    \_logic_typespec: , line:77:10, endln:77:21
    |vpiLeftRange:
    \_constant: , line:77:17, endln:77:18
      |vpiParent:
      \_range: , line:77:16, endln:77:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:19, endln:77:20
      |vpiParent:
      \_range: , line:77:16, endln:77:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:9, endln:78:20
  |vpiRange:
  \_range: , line:78:15, endln:78:20
    |vpiParent:
    \_logic_typespec: , line:78:9, endln:78:20
    |vpiLeftRange:
    \_constant: , line:78:16, endln:78:17
      |vpiParent:
      \_range: , line:78:15, endln:78:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:18, endln:78:19
      |vpiParent:
      \_range: , line:78:15, endln:78:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:10, endln:79:21
  |vpiRange:
  \_range: , line:79:16, endln:79:21
    |vpiParent:
    \_logic_typespec: , line:79:10, endln:79:21
    |vpiLeftRange:
    \_constant: , line:79:17, endln:79:18
      |vpiParent:
      \_range: , line:79:16, endln:79:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:19, endln:79:20
      |vpiParent:
      \_range: , line:79:16, endln:79:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:9, endln:80:20
  |vpiRange:
  \_range: , line:80:15, endln:80:20
    |vpiParent:
    \_logic_typespec: , line:80:9, endln:80:20
    |vpiLeftRange:
    \_constant: , line:80:16, endln:80:17
      |vpiParent:
      \_range: , line:80:15, endln:80:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:80:18, endln:80:19
      |vpiParent:
      \_range: , line:80:15, endln:80:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:10, endln:81:21
  |vpiRange:
  \_range: , line:81:16, endln:81:21
    |vpiParent:
    \_logic_typespec: , line:81:10, endln:81:21
    |vpiLeftRange:
    \_constant: , line:81:17, endln:81:18
      |vpiParent:
      \_range: , line:81:16, endln:81:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:19, endln:81:20
      |vpiParent:
      \_range: , line:81:16, endln:81:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:10, endln:82:21
  |vpiRange:
  \_range: , line:82:16, endln:82:21
    |vpiParent:
    \_logic_typespec: , line:82:10, endln:82:21
    |vpiLeftRange:
    \_constant: , line:82:17, endln:82:18
      |vpiParent:
      \_range: , line:82:16, endln:82:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:19, endln:82:20
      |vpiParent:
      \_range: , line:82:16, endln:82:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:9, endln:83:20
  |vpiRange:
  \_range: , line:83:15, endln:83:20
    |vpiParent:
    \_logic_typespec: , line:83:9, endln:83:20
    |vpiLeftRange:
    \_constant: , line:83:16, endln:83:17
      |vpiParent:
      \_range: , line:83:15, endln:83:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:18, endln:83:19
      |vpiParent:
      \_range: , line:83:15, endln:83:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:10, endln:84:21
  |vpiRange:
  \_range: , line:84:16, endln:84:21
    |vpiParent:
    \_logic_typespec: , line:84:10, endln:84:21
    |vpiLeftRange:
    \_constant: , line:84:17, endln:84:18
      |vpiParent:
      \_range: , line:84:16, endln:84:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:19, endln:84:20
      |vpiParent:
      \_range: , line:84:16, endln:84:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:85:9, endln:85:20
  |vpiRange:
  \_range: , line:85:15, endln:85:20
    |vpiParent:
    \_logic_typespec: , line:85:9, endln:85:20
    |vpiLeftRange:
    \_constant: , line:85:16, endln:85:17
      |vpiParent:
      \_range: , line:85:15, endln:85:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:18, endln:85:19
      |vpiParent:
      \_range: , line:85:15, endln:85:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:10, endln:86:21
  |vpiRange:
  \_range: , line:86:16, endln:86:21
    |vpiParent:
    \_logic_typespec: , line:86:10, endln:86:21
    |vpiLeftRange:
    \_constant: , line:86:17, endln:86:18
      |vpiParent:
      \_range: , line:86:16, endln:86:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:19, endln:86:20
      |vpiParent:
      \_range: , line:86:16, endln:86:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:10, endln:87:21
  |vpiRange:
  \_range: , line:87:16, endln:87:21
    |vpiParent:
    \_logic_typespec: , line:87:10, endln:87:21
    |vpiLeftRange:
    \_constant: , line:87:17, endln:87:18
      |vpiParent:
      \_range: , line:87:16, endln:87:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:19, endln:87:20
      |vpiParent:
      \_range: , line:87:16, endln:87:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:9, endln:88:20
  |vpiRange:
  \_range: , line:88:15, endln:88:20
    |vpiParent:
    \_logic_typespec: , line:88:9, endln:88:20
    |vpiLeftRange:
    \_constant: , line:88:16, endln:88:17
      |vpiParent:
      \_range: , line:88:15, endln:88:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:88:18, endln:88:19
      |vpiParent:
      \_range: , line:88:15, endln:88:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:10, endln:89:21
  |vpiRange:
  \_range: , line:89:16, endln:89:21
    |vpiParent:
    \_logic_typespec: , line:89:10, endln:89:21
    |vpiLeftRange:
    \_constant: , line:89:17, endln:89:18
      |vpiParent:
      \_range: , line:89:16, endln:89:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:89:19, endln:89:20
      |vpiParent:
      \_range: , line:89:16, endln:89:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:9, endln:90:20
  |vpiRange:
  \_range: , line:90:15, endln:90:20
    |vpiParent:
    \_logic_typespec: , line:90:9, endln:90:20
    |vpiLeftRange:
    \_constant: , line:90:16, endln:90:17
      |vpiParent:
      \_range: , line:90:15, endln:90:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:18, endln:90:19
      |vpiParent:
      \_range: , line:90:15, endln:90:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:10, endln:91:21
  |vpiRange:
  \_range: , line:91:16, endln:91:21
    |vpiParent:
    \_logic_typespec: , line:91:10, endln:91:21
    |vpiLeftRange:
    \_constant: , line:91:17, endln:91:18
      |vpiParent:
      \_range: , line:91:16, endln:91:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:19, endln:91:20
      |vpiParent:
      \_range: , line:91:16, endln:91:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:92:10, endln:92:21
  |vpiRange:
  \_range: , line:92:16, endln:92:21
    |vpiParent:
    \_logic_typespec: , line:92:10, endln:92:21
    |vpiLeftRange:
    \_constant: , line:92:17, endln:92:18
      |vpiParent:
      \_range: , line:92:16, endln:92:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:19, endln:92:20
      |vpiParent:
      \_range: , line:92:16, endln:92:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:10, endln:93:21
  |vpiRange:
  \_range: , line:93:16, endln:93:21
    |vpiParent:
    \_logic_typespec: , line:93:10, endln:93:21
    |vpiLeftRange:
    \_constant: , line:93:17, endln:93:18
      |vpiParent:
      \_range: , line:93:16, endln:93:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:19, endln:93:20
      |vpiParent:
      \_range: , line:93:16, endln:93:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:10, endln:94:21
  |vpiRange:
  \_range: , line:94:16, endln:94:21
    |vpiParent:
    \_logic_typespec: , line:94:10, endln:94:21
    |vpiLeftRange:
    \_constant: , line:94:17, endln:94:18
      |vpiParent:
      \_range: , line:94:16, endln:94:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:19, endln:94:20
      |vpiParent:
      \_range: , line:94:16, endln:94:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:10, endln:95:21
  |vpiRange:
  \_range: , line:95:16, endln:95:21
    |vpiParent:
    \_logic_typespec: , line:95:10, endln:95:21
    |vpiLeftRange:
    \_constant: , line:95:17, endln:95:18
      |vpiParent:
      \_range: , line:95:16, endln:95:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:95:19, endln:95:20
      |vpiParent:
      \_range: , line:95:16, endln:95:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:96:10, endln:96:21
  |vpiRange:
  \_range: , line:96:16, endln:96:21
    |vpiParent:
    \_logic_typespec: , line:96:10, endln:96:21
    |vpiLeftRange:
    \_constant: , line:96:17, endln:96:18
      |vpiParent:
      \_range: , line:96:16, endln:96:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:96:19, endln:96:20
      |vpiParent:
      \_range: , line:96:16, endln:96:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:97:10, endln:97:21
  |vpiRange:
  \_range: , line:97:16, endln:97:21
    |vpiParent:
    \_logic_typespec: , line:97:10, endln:97:21
    |vpiLeftRange:
    \_constant: , line:97:17, endln:97:18
      |vpiParent:
      \_range: , line:97:16, endln:97:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:19, endln:97:20
      |vpiParent:
      \_range: , line:97:16, endln:97:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:98:9, endln:98:20
  |vpiRange:
  \_range: , line:98:15, endln:98:20
    |vpiParent:
    \_logic_typespec: , line:98:9, endln:98:20
    |vpiLeftRange:
    \_constant: , line:98:16, endln:98:17
      |vpiParent:
      \_range: , line:98:15, endln:98:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:98:18, endln:98:19
      |vpiParent:
      \_range: , line:98:15, endln:98:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:99:10, endln:99:21
  |vpiRange:
  \_range: , line:99:16, endln:99:21
    |vpiParent:
    \_logic_typespec: , line:99:10, endln:99:21
    |vpiLeftRange:
    \_constant: , line:99:17, endln:99:18
      |vpiParent:
      \_range: , line:99:16, endln:99:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:99:19, endln:99:20
      |vpiParent:
      \_range: , line:99:16, endln:99:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:100:9, endln:100:20
  |vpiRange:
  \_range: , line:100:15, endln:100:20
    |vpiParent:
    \_logic_typespec: , line:100:9, endln:100:20
    |vpiLeftRange:
    \_constant: , line:100:16, endln:100:17
      |vpiParent:
      \_range: , line:100:15, endln:100:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:100:18, endln:100:19
      |vpiParent:
      \_range: , line:100:15, endln:100:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:101:10, endln:101:21
  |vpiRange:
  \_range: , line:101:16, endln:101:21
    |vpiParent:
    \_logic_typespec: , line:101:10, endln:101:21
    |vpiLeftRange:
    \_constant: , line:101:17, endln:101:18
      |vpiParent:
      \_range: , line:101:16, endln:101:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:101:19, endln:101:20
      |vpiParent:
      \_range: , line:101:16, endln:101:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:102:9, endln:102:20
  |vpiRange:
  \_range: , line:102:15, endln:102:20
    |vpiParent:
    \_logic_typespec: , line:102:9, endln:102:20
    |vpiLeftRange:
    \_constant: , line:102:16, endln:102:17
      |vpiParent:
      \_range: , line:102:15, endln:102:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:102:18, endln:102:19
      |vpiParent:
      \_range: , line:102:15, endln:102:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:103:10, endln:103:21
  |vpiRange:
  \_range: , line:103:16, endln:103:21
    |vpiParent:
    \_logic_typespec: , line:103:10, endln:103:21
    |vpiLeftRange:
    \_constant: , line:103:17, endln:103:18
      |vpiParent:
      \_range: , line:103:16, endln:103:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:103:19, endln:103:20
      |vpiParent:
      \_range: , line:103:16, endln:103:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:104:9, endln:104:20
  |vpiRange:
  \_range: , line:104:15, endln:104:20
    |vpiParent:
    \_logic_typespec: , line:104:9, endln:104:20
    |vpiLeftRange:
    \_constant: , line:104:16, endln:104:17
      |vpiParent:
      \_range: , line:104:15, endln:104:20
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:104:18, endln:104:19
      |vpiParent:
      \_range: , line:104:15, endln:104:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:105:10, endln:105:21
  |vpiRange:
  \_range: , line:105:16, endln:105:21
    |vpiParent:
    \_logic_typespec: , line:105:10, endln:105:21
    |vpiLeftRange:
    \_constant: , line:105:17, endln:105:18
      |vpiParent:
      \_range: , line:105:16, endln:105:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:105:19, endln:105:20
      |vpiParent:
      \_range: , line:105:16, endln:105:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:10, endln:106:21
  |vpiRange:
  \_range: , line:106:16, endln:106:21
    |vpiParent:
    \_logic_typespec: , line:106:10, endln:106:21
    |vpiLeftRange:
    \_constant: , line:106:17, endln:106:18
      |vpiParent:
      \_range: , line:106:16, endln:106:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:19, endln:106:20
      |vpiParent:
      \_range: , line:106:16, endln:106:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:10, endln:107:21
  |vpiRange:
  \_range: , line:107:16, endln:107:21
    |vpiParent:
    \_logic_typespec: , line:107:10, endln:107:21
    |vpiLeftRange:
    \_constant: , line:107:17, endln:107:18
      |vpiParent:
      \_range: , line:107:16, endln:107:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:19, endln:107:20
      |vpiParent:
      \_range: , line:107:16, endln:107:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:10, endln:108:21
  |vpiRange:
  \_range: , line:108:16, endln:108:21
    |vpiParent:
    \_logic_typespec: , line:108:10, endln:108:21
    |vpiLeftRange:
    \_constant: , line:108:17, endln:108:18
      |vpiParent:
      \_range: , line:108:16, endln:108:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:19, endln:108:20
      |vpiParent:
      \_range: , line:108:16, endln:108:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:10, endln:109:15
\_logic_typespec: , line:110:10, endln:110:15
\_logic_typespec: , line:111:9, endln:111:20
  |vpiRange:
  \_range: , line:111:15, endln:111:20
    |vpiParent:
    \_logic_typespec: , line:111:9, endln:111:20
    |vpiLeftRange:
    \_constant: , line:111:16, endln:111:17
      |vpiParent:
      \_range: , line:111:15, endln:111:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:18, endln:111:19
      |vpiParent:
      \_range: , line:111:15, endln:111:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:112:10, endln:112:15
\_logic_typespec: , line:113:10, endln:113:21
  |vpiRange:
  \_range: , line:113:16, endln:113:21
    |vpiParent:
    \_logic_typespec: , line:113:10, endln:113:21
    |vpiLeftRange:
    \_constant: , line:113:17, endln:113:18
      |vpiParent:
      \_range: , line:113:16, endln:113:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:113:19, endln:113:20
      |vpiParent:
      \_range: , line:113:16, endln:113:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:114:10, endln:114:15
\_logic_typespec: , line:115:10, endln:115:21
  |vpiRange:
  \_range: , line:115:16, endln:115:21
    |vpiParent:
    \_logic_typespec: , line:115:10, endln:115:21
    |vpiLeftRange:
    \_constant: , line:115:17, endln:115:18
      |vpiParent:
      \_range: , line:115:16, endln:115:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:115:19, endln:115:20
      |vpiParent:
      \_range: , line:115:16, endln:115:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:116:9, endln:116:20
  |vpiRange:
  \_range: , line:116:15, endln:116:20
    |vpiParent:
    \_logic_typespec: , line:116:9, endln:116:20
    |vpiLeftRange:
    \_constant: , line:116:16, endln:116:17
      |vpiParent:
      \_range: , line:116:15, endln:116:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:116:18, endln:116:19
      |vpiParent:
      \_range: , line:116:15, endln:116:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:117:10, endln:117:15
\_logic_typespec: , line:118:10, endln:118:15
\_logic_typespec: , line:119:9, endln:119:20
  |vpiRange:
  \_range: , line:119:15, endln:119:20
    |vpiParent:
    \_logic_typespec: , line:119:9, endln:119:20
    |vpiLeftRange:
    \_constant: , line:119:16, endln:119:17
      |vpiParent:
      \_range: , line:119:15, endln:119:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:119:18, endln:119:19
      |vpiParent:
      \_range: , line:119:15, endln:119:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:120:10, endln:120:21
  |vpiRange:
  \_range: , line:120:16, endln:120:21
    |vpiParent:
    \_logic_typespec: , line:120:10, endln:120:21
    |vpiLeftRange:
    \_constant: , line:120:17, endln:120:18
      |vpiParent:
      \_range: , line:120:16, endln:120:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:120:19, endln:120:20
      |vpiParent:
      \_range: , line:120:16, endln:120:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:121:9, endln:121:20
  |vpiRange:
  \_range: , line:121:15, endln:121:20
    |vpiParent:
    \_logic_typespec: , line:121:9, endln:121:20
    |vpiLeftRange:
    \_constant: , line:121:16, endln:121:17
      |vpiParent:
      \_range: , line:121:15, endln:121:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:121:18, endln:121:19
      |vpiParent:
      \_range: , line:121:15, endln:121:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:122:10, endln:122:21
  |vpiRange:
  \_range: , line:122:16, endln:122:21
    |vpiParent:
    \_logic_typespec: , line:122:10, endln:122:21
    |vpiLeftRange:
    \_constant: , line:122:17, endln:122:18
      |vpiParent:
      \_range: , line:122:16, endln:122:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:122:19, endln:122:20
      |vpiParent:
      \_range: , line:122:16, endln:122:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:123:10, endln:123:31
  |vpiRange:
  \_range: , line:123:16, endln:123:21
    |vpiParent:
    \_logic_typespec: , line:123:10, endln:123:31
    |vpiLeftRange:
    \_constant: , line:123:17, endln:123:18
      |vpiParent:
      \_range: , line:123:16, endln:123:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:123:19, endln:123:20
      |vpiParent:
      \_range: , line:123:16, endln:123:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:123:21, endln:123:26
    |vpiParent:
    \_logic_typespec: , line:123:10, endln:123:31
    |vpiLeftRange:
    \_constant: , line:123:22, endln:123:23
      |vpiParent:
      \_range: , line:123:21, endln:123:26
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:123:24, endln:123:25
      |vpiParent:
      \_range: , line:123:21, endln:123:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:123:26, endln:123:31
    |vpiParent:
    \_logic_typespec: , line:123:10, endln:123:31
    |vpiLeftRange:
    \_constant: , line:123:27, endln:123:28
      |vpiParent:
      \_range: , line:123:26, endln:123:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:123:29, endln:123:30
      |vpiParent:
      \_range: , line:123:26, endln:123:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:124:10, endln:124:31
  |vpiRange:
  \_range: , line:124:16, endln:124:21
    |vpiParent:
    \_logic_typespec: , line:124:10, endln:124:31
    |vpiLeftRange:
    \_constant: , line:124:17, endln:124:18
      |vpiParent:
      \_range: , line:124:16, endln:124:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:124:19, endln:124:20
      |vpiParent:
      \_range: , line:124:16, endln:124:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:124:21, endln:124:26
    |vpiParent:
    \_logic_typespec: , line:124:10, endln:124:31
    |vpiLeftRange:
    \_constant: , line:124:22, endln:124:23
      |vpiParent:
      \_range: , line:124:21, endln:124:26
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:124:24, endln:124:25
      |vpiParent:
      \_range: , line:124:21, endln:124:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:124:26, endln:124:31
    |vpiParent:
    \_logic_typespec: , line:124:10, endln:124:31
    |vpiLeftRange:
    \_constant: , line:124:27, endln:124:28
      |vpiParent:
      \_range: , line:124:26, endln:124:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:124:29, endln:124:30
      |vpiParent:
      \_range: , line:124:26, endln:124:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:125:10, endln:125:31
  |vpiRange:
  \_range: , line:125:16, endln:125:21
    |vpiParent:
    \_logic_typespec: , line:125:10, endln:125:31
    |vpiLeftRange:
    \_constant: , line:125:17, endln:125:18
      |vpiParent:
      \_range: , line:125:16, endln:125:21
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:125:19, endln:125:20
      |vpiParent:
      \_range: , line:125:16, endln:125:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:125:21, endln:125:26
    |vpiParent:
    \_logic_typespec: , line:125:10, endln:125:31
    |vpiLeftRange:
    \_constant: , line:125:22, endln:125:23
      |vpiParent:
      \_range: , line:125:21, endln:125:26
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:125:24, endln:125:25
      |vpiParent:
      \_range: , line:125:21, endln:125:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:125:26, endln:125:31
    |vpiParent:
    \_logic_typespec: , line:125:10, endln:125:31
    |vpiLeftRange:
    \_constant: , line:125:27, endln:125:28
      |vpiParent:
      \_range: , line:125:26, endln:125:31
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:125:29, endln:125:30
      |vpiParent:
      \_range: , line:125:26, endln:125:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:126:10, endln:126:36
  |vpiRange:
  \_range: , line:126:16, endln:126:21
    |vpiParent:
    \_logic_typespec: , line:126:10, endln:126:36
    |vpiLeftRange:
    \_constant: , line:126:17, endln:126:18
      |vpiParent:
      \_range: , line:126:16, endln:126:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:126:19, endln:126:20
      |vpiParent:
      \_range: , line:126:16, endln:126:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:126:21, endln:126:26
    |vpiParent:
    \_logic_typespec: , line:126:10, endln:126:36
    |vpiLeftRange:
    \_constant: , line:126:22, endln:126:23
      |vpiParent:
      \_range: , line:126:21, endln:126:26
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:126:24, endln:126:25
      |vpiParent:
      \_range: , line:126:21, endln:126:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:126:26, endln:126:31
    |vpiParent:
    \_logic_typespec: , line:126:10, endln:126:36
    |vpiLeftRange:
    \_constant: , line:126:27, endln:126:28
      |vpiParent:
      \_range: , line:126:26, endln:126:31
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:126:29, endln:126:30
      |vpiParent:
      \_range: , line:126:26, endln:126:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:126:31, endln:126:36
    |vpiParent:
    \_logic_typespec: , line:126:10, endln:126:36
    |vpiLeftRange:
    \_constant: , line:126:32, endln:126:33
      |vpiParent:
      \_range: , line:126:31, endln:126:36
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:126:34, endln:126:35
      |vpiParent:
      \_range: , line:126:31, endln:126:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:127:10, endln:127:36
  |vpiRange:
  \_range: , line:127:16, endln:127:21
    |vpiParent:
    \_logic_typespec: , line:127:10, endln:127:36
    |vpiLeftRange:
    \_constant: , line:127:17, endln:127:18
      |vpiParent:
      \_range: , line:127:16, endln:127:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:127:19, endln:127:20
      |vpiParent:
      \_range: , line:127:16, endln:127:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:127:21, endln:127:26
    |vpiParent:
    \_logic_typespec: , line:127:10, endln:127:36
    |vpiLeftRange:
    \_constant: , line:127:22, endln:127:23
      |vpiParent:
      \_range: , line:127:21, endln:127:26
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:127:24, endln:127:25
      |vpiParent:
      \_range: , line:127:21, endln:127:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:127:26, endln:127:31
    |vpiParent:
    \_logic_typespec: , line:127:10, endln:127:36
    |vpiLeftRange:
    \_constant: , line:127:27, endln:127:28
      |vpiParent:
      \_range: , line:127:26, endln:127:31
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:127:29, endln:127:30
      |vpiParent:
      \_range: , line:127:26, endln:127:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:127:31, endln:127:36
    |vpiParent:
    \_logic_typespec: , line:127:10, endln:127:36
    |vpiLeftRange:
    \_constant: , line:127:32, endln:127:33
      |vpiParent:
      \_range: , line:127:31, endln:127:36
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:127:34, endln:127:35
      |vpiParent:
      \_range: , line:127:31, endln:127:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:128:10, endln:128:15
\_logic_typespec: , line:129:10, endln:129:15
\_logic_typespec: , line:130:10, endln:130:21
  |vpiRange:
  \_range: , line:130:16, endln:130:21
    |vpiParent:
    \_logic_typespec: , line:130:10, endln:130:21
    |vpiLeftRange:
    \_constant: , line:130:17, endln:130:18
      |vpiParent:
      \_range: , line:130:16, endln:130:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:130:19, endln:130:20
      |vpiParent:
      \_range: , line:130:16, endln:130:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:131:9, endln:131:20
  |vpiRange:
  \_range: , line:131:15, endln:131:20
    |vpiParent:
    \_logic_typespec: , line:131:9, endln:131:20
    |vpiLeftRange:
    \_constant: , line:131:16, endln:131:17
      |vpiParent:
      \_range: , line:131:15, endln:131:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:131:18, endln:131:19
      |vpiParent:
      \_range: , line:131:15, endln:131:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:132:10, endln:132:21
  |vpiRange:
  \_range: , line:132:16, endln:132:21
    |vpiParent:
    \_logic_typespec: , line:132:10, endln:132:21
    |vpiLeftRange:
    \_constant: , line:132:17, endln:132:18
      |vpiParent:
      \_range: , line:132:16, endln:132:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:132:19, endln:132:20
      |vpiParent:
      \_range: , line:132:16, endln:132:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:133:10, endln:133:21
  |vpiRange:
  \_range: , line:133:16, endln:133:21
    |vpiParent:
    \_logic_typespec: , line:133:10, endln:133:21
    |vpiLeftRange:
    \_constant: , line:133:17, endln:133:18
      |vpiParent:
      \_range: , line:133:16, endln:133:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:133:19, endln:133:20
      |vpiParent:
      \_range: , line:133:16, endln:133:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:134:10, endln:134:15
\_logic_typespec: , line:135:10, endln:135:15
\_logic_typespec: , line:136:10, endln:136:21
  |vpiRange:
  \_range: , line:136:16, endln:136:21
    |vpiParent:
    \_logic_typespec: , line:136:10, endln:136:21
    |vpiLeftRange:
    \_constant: , line:136:17, endln:136:18
      |vpiParent:
      \_range: , line:136:16, endln:136:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:136:19, endln:136:20
      |vpiParent:
      \_range: , line:136:16, endln:136:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:137:10, endln:137:21
  |vpiRange:
  \_range: , line:137:16, endln:137:21
    |vpiParent:
    \_logic_typespec: , line:137:10, endln:137:21
    |vpiLeftRange:
    \_constant: , line:137:17, endln:137:18
      |vpiParent:
      \_range: , line:137:16, endln:137:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:137:19, endln:137:20
      |vpiParent:
      \_range: , line:137:16, endln:137:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:138:10, endln:138:21
  |vpiRange:
  \_range: , line:138:16, endln:138:21
    |vpiParent:
    \_logic_typespec: , line:138:10, endln:138:21
    |vpiLeftRange:
    \_constant: , line:138:17, endln:138:18
      |vpiParent:
      \_range: , line:138:16, endln:138:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:138:19, endln:138:20
      |vpiParent:
      \_range: , line:138:16, endln:138:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:139:9, endln:139:20
  |vpiRange:
  \_range: , line:139:15, endln:139:20
    |vpiParent:
    \_logic_typespec: , line:139:9, endln:139:20
    |vpiLeftRange:
    \_constant: , line:139:16, endln:139:17
      |vpiParent:
      \_range: , line:139:15, endln:139:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:139:18, endln:139:19
      |vpiParent:
      \_range: , line:139:15, endln:139:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:140:10, endln:140:21
  |vpiRange:
  \_range: , line:140:16, endln:140:21
    |vpiParent:
    \_logic_typespec: , line:140:10, endln:140:21
    |vpiLeftRange:
    \_constant: , line:140:17, endln:140:18
      |vpiParent:
      \_range: , line:140:16, endln:140:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:140:19, endln:140:20
      |vpiParent:
      \_range: , line:140:16, endln:140:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:141:9, endln:141:20
  |vpiRange:
  \_range: , line:141:15, endln:141:20
    |vpiParent:
    \_logic_typespec: , line:141:9, endln:141:20
    |vpiLeftRange:
    \_constant: , line:141:16, endln:141:17
      |vpiParent:
      \_range: , line:141:15, endln:141:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:141:18, endln:141:19
      |vpiParent:
      \_range: , line:141:15, endln:141:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:142:10, endln:142:21
  |vpiRange:
  \_range: , line:142:16, endln:142:21
    |vpiParent:
    \_logic_typespec: , line:142:10, endln:142:21
    |vpiLeftRange:
    \_constant: , line:142:17, endln:142:18
      |vpiParent:
      \_range: , line:142:16, endln:142:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:142:19, endln:142:20
      |vpiParent:
      \_range: , line:142:16, endln:142:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:143:9, endln:143:14
\_logic_typespec: , line:144:9, endln:144:20
  |vpiRange:
  \_range: , line:144:15, endln:144:20
    |vpiParent:
    \_logic_typespec: , line:144:9, endln:144:20
    |vpiLeftRange:
    \_constant: , line:144:16, endln:144:17
      |vpiParent:
      \_range: , line:144:15, endln:144:20
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:144:18, endln:144:19
      |vpiParent:
      \_range: , line:144:15, endln:144:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_interface_typespec: (master), line:145:16, endln:145:22
  |vpiParent:
  \_interface_typespec: (rggen_bus_if), line:145:3, endln:145:15
  |vpiName:master
  |vpiIsModPort:1
\_interface_typespec: (rggen_bus_if), line:145:3, endln:145:15
  |vpiName:rggen_bus_if
\_logic_typespec: , line:32:9, endln:32:14
\_logic_typespec: , line:33:9, endln:33:14
\_interface_typespec: (slave), line:34:16, endln:34:21
  |vpiParent:
  \_interface_typespec: (rggen_apb_if), line:34:3, endln:34:15
  |vpiName:slave
  |vpiIsModPort:1
\_interface_typespec: (rggen_apb_if), line:34:3, endln:34:15
  |vpiName:rggen_apb_if
\_logic_typespec: , line:35:10, endln:35:21
  |vpiRange:
  \_range: , line:35:16, endln:35:21
    |vpiParent:
    \_logic_typespec: , line:35:10, endln:35:21
    |vpiLeftRange:
    \_constant: , line:35:17, endln:35:18
      |vpiParent:
      \_range: , line:35:16, endln:35:21
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:19, endln:35:20
      |vpiParent:
      \_range: , line:35:16, endln:35:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:10, endln:36:21
  |vpiRange:
  \_range: , line:36:16, endln:36:21
    |vpiParent:
    \_logic_typespec: , line:36:10, endln:36:21
    |vpiLeftRange:
    \_constant: , line:36:17, endln:36:18
      |vpiParent:
      \_range: , line:36:16, endln:36:21
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:19, endln:36:20
      |vpiParent:
      \_range: , line:36:16, endln:36:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:10, endln:37:26
  |vpiRange:
  \_range: , line:37:16, endln:37:21
    |vpiParent:
    \_logic_typespec: , line:37:10, endln:37:26
    |vpiLeftRange:
    \_constant: , line:37:17, endln:37:18
      |vpiParent:
      \_range: , line:37:16, endln:37:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:19, endln:37:20
      |vpiParent:
      \_range: , line:37:16, endln:37:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:37:21, endln:37:26
    |vpiParent:
    \_logic_typespec: , line:37:10, endln:37:26
    |vpiLeftRange:
    \_constant: , line:37:22, endln:37:23
      |vpiParent:
      \_range: , line:37:21, endln:37:26
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:24, endln:37:25
      |vpiParent:
      \_range: , line:37:21, endln:37:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:10, endln:38:26
  |vpiRange:
  \_range: , line:38:16, endln:38:21
    |vpiParent:
    \_logic_typespec: , line:38:10, endln:38:26
    |vpiLeftRange:
    \_constant: , line:38:17, endln:38:18
      |vpiParent:
      \_range: , line:38:16, endln:38:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:19, endln:38:20
      |vpiParent:
      \_range: , line:38:16, endln:38:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:38:21, endln:38:26
    |vpiParent:
    \_logic_typespec: , line:38:10, endln:38:26
    |vpiLeftRange:
    \_constant: , line:38:22, endln:38:23
      |vpiParent:
      \_range: , line:38:21, endln:38:26
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:24, endln:38:25
      |vpiParent:
      \_range: , line:38:21, endln:38:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:10, endln:39:41
  |vpiRange:
  \_range: , line:39:16, endln:39:21
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:41
    |vpiLeftRange:
    \_constant: , line:39:17, endln:39:18
      |vpiParent:
      \_range: , line:39:16, endln:39:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:19, endln:39:20
      |vpiParent:
      \_range: , line:39:16, endln:39:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:39:21, endln:39:26
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:41
    |vpiLeftRange:
    \_constant: , line:39:22, endln:39:23
      |vpiParent:
      \_range: , line:39:21, endln:39:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:24, endln:39:25
      |vpiParent:
      \_range: , line:39:21, endln:39:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:39:26, endln:39:31
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:41
    |vpiLeftRange:
    \_constant: , line:39:27, endln:39:28
      |vpiParent:
      \_range: , line:39:26, endln:39:31
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:29, endln:39:30
      |vpiParent:
      \_range: , line:39:26, endln:39:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:39:31, endln:39:36
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:41
    |vpiLeftRange:
    \_constant: , line:39:32, endln:39:33
      |vpiParent:
      \_range: , line:39:31, endln:39:36
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:34, endln:39:35
      |vpiParent:
      \_range: , line:39:31, endln:39:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:39:36, endln:39:41
    |vpiParent:
    \_logic_typespec: , line:39:10, endln:39:41
    |vpiLeftRange:
    \_constant: , line:39:37, endln:39:38
      |vpiParent:
      \_range: , line:39:36, endln:39:41
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:39, endln:39:40
      |vpiParent:
      \_range: , line:39:36, endln:39:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:10, endln:40:41
  |vpiRange:
  \_range: , line:40:16, endln:40:21
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:41
    |vpiLeftRange:
    \_constant: , line:40:17, endln:40:18
      |vpiParent:
      \_range: , line:40:16, endln:40:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:19, endln:40:20
      |vpiParent:
      \_range: , line:40:16, endln:40:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:40:21, endln:40:26
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:41
    |vpiLeftRange:
    \_constant: , line:40:22, endln:40:23
      |vpiParent:
      \_range: , line:40:21, endln:40:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:24, endln:40:25
      |vpiParent:
      \_range: , line:40:21, endln:40:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:40:26, endln:40:31
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:41
    |vpiLeftRange:
    \_constant: , line:40:27, endln:40:28
      |vpiParent:
      \_range: , line:40:26, endln:40:31
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:29, endln:40:30
      |vpiParent:
      \_range: , line:40:26, endln:40:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:40:31, endln:40:36
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:41
    |vpiLeftRange:
    \_constant: , line:40:32, endln:40:33
      |vpiParent:
      \_range: , line:40:31, endln:40:36
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:34, endln:40:35
      |vpiParent:
      \_range: , line:40:31, endln:40:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:40:36, endln:40:41
    |vpiParent:
    \_logic_typespec: , line:40:10, endln:40:41
    |vpiLeftRange:
    \_constant: , line:40:37, endln:40:38
      |vpiParent:
      \_range: , line:40:36, endln:40:41
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:40:39, endln:40:40
      |vpiParent:
      \_range: , line:40:36, endln:40:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:41:10, endln:41:41
  |vpiRange:
  \_range: , line:41:16, endln:41:21
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:41
    |vpiLeftRange:
    \_constant: , line:41:17, endln:41:18
      |vpiParent:
      \_range: , line:41:16, endln:41:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:19, endln:41:20
      |vpiParent:
      \_range: , line:41:16, endln:41:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:41:21, endln:41:26
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:41
    |vpiLeftRange:
    \_constant: , line:41:22, endln:41:23
      |vpiParent:
      \_range: , line:41:21, endln:41:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:24, endln:41:25
      |vpiParent:
      \_range: , line:41:21, endln:41:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:41:26, endln:41:31
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:41
    |vpiLeftRange:
    \_constant: , line:41:27, endln:41:28
      |vpiParent:
      \_range: , line:41:26, endln:41:31
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:29, endln:41:30
      |vpiParent:
      \_range: , line:41:26, endln:41:31
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:41:31, endln:41:36
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:41
    |vpiLeftRange:
    \_constant: , line:41:32, endln:41:33
      |vpiParent:
      \_range: , line:41:31, endln:41:36
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:34, endln:41:35
      |vpiParent:
      \_range: , line:41:31, endln:41:36
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:41:36, endln:41:41
    |vpiParent:
    \_logic_typespec: , line:41:10, endln:41:41
    |vpiLeftRange:
    \_constant: , line:41:37, endln:41:38
      |vpiParent:
      \_range: , line:41:36, endln:41:41
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:39, endln:41:40
      |vpiParent:
      \_range: , line:41:36, endln:41:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:10, endln:42:26
  |vpiRange:
  \_range: , line:42:16, endln:42:21
    |vpiParent:
    \_logic_typespec: , line:42:10, endln:42:26
    |vpiLeftRange:
    \_constant: , line:42:17, endln:42:18
      |vpiParent:
      \_range: , line:42:16, endln:42:21
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:19, endln:42:20
      |vpiParent:
      \_range: , line:42:16, endln:42:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:42:21, endln:42:26
    |vpiParent:
    \_logic_typespec: , line:42:10, endln:42:26
    |vpiLeftRange:
    \_constant: , line:42:22, endln:42:23
      |vpiParent:
      \_range: , line:42:21, endln:42:26
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:24, endln:42:25
      |vpiParent:
      \_range: , line:42:21, endln:42:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:14:3, endln:14:8
\_logic_typespec: , line:15:3, endln:15:8
\_logic_typespec: , line:17:3, endln:17:14
  |vpiRange:
  \_range: , line:17:9, endln:17:14
    |vpiParent:
    \_logic_typespec: , line:17:3, endln:17:14
    |vpiLeftRange:
    \_constant: , line:17:10, endln:17:11
      |vpiParent:
      \_range: , line:17:9, endln:17:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:17:12, endln:17:13
      |vpiParent:
      \_range: , line:17:9, endln:17:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:18:3, endln:18:14
  |vpiRange:
  \_range: , line:18:9, endln:18:14
    |vpiParent:
    \_logic_typespec: , line:18:3, endln:18:14
    |vpiLeftRange:
    \_constant: , line:18:10, endln:18:11
      |vpiParent:
      \_range: , line:18:9, endln:18:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:18:12, endln:18:13
      |vpiParent:
      \_range: , line:18:9, endln:18:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:19:3, endln:19:8
\_logic_typespec: , line:20:3, endln:20:14
  |vpiRange:
  \_range: , line:20:9, endln:20:14
    |vpiParent:
    \_logic_typespec: , line:20:3, endln:20:14
    |vpiLeftRange:
    \_constant: , line:20:10, endln:20:11
      |vpiParent:
      \_range: , line:20:9, endln:20:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:20:12, endln:20:13
      |vpiParent:
      \_range: , line:20:9, endln:20:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:21:3, endln:21:14
  |vpiRange:
  \_range: , line:21:9, endln:21:14
    |vpiParent:
    \_logic_typespec: , line:21:3, endln:21:14
    |vpiLeftRange:
    \_constant: , line:21:10, endln:21:11
      |vpiParent:
      \_range: , line:21:9, endln:21:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:21:12, endln:21:13
      |vpiParent:
      \_range: , line:21:9, endln:21:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:22:3, endln:22:14
  |vpiRange:
  \_range: , line:22:9, endln:22:14
    |vpiParent:
    \_logic_typespec: , line:22:3, endln:22:14
    |vpiLeftRange:
    \_constant: , line:22:10, endln:22:11
      |vpiParent:
      \_range: , line:22:9, endln:22:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:22:12, endln:22:13
      |vpiParent:
      \_range: , line:22:9, endln:22:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:23:3, endln:23:14
  |vpiRange:
  \_range: , line:23:9, endln:23:14
    |vpiParent:
    \_logic_typespec: , line:23:3, endln:23:14
    |vpiLeftRange:
    \_constant: , line:23:10, endln:23:11
      |vpiParent:
      \_range: , line:23:9, endln:23:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:23:12, endln:23:13
      |vpiParent:
      \_range: , line:23:9, endln:23:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:24:3, endln:24:8
\_logic_typespec: , line:25:3, endln:25:14
  |vpiRange:
  \_range: , line:25:9, endln:25:14
    |vpiParent:
    \_logic_typespec: , line:25:3, endln:25:14
    |vpiLeftRange:
    \_constant: , line:25:10, endln:25:11
      |vpiParent:
      \_range: , line:25:9, endln:25:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:12, endln:25:13
      |vpiParent:
      \_range: , line:25:9, endln:25:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:3, endln:26:8
\_logic_typespec: , line:27:3, endln:27:14
  |vpiRange:
  \_range: , line:27:9, endln:27:14
    |vpiParent:
    \_logic_typespec: , line:27:3, endln:27:14
    |vpiLeftRange:
    \_constant: , line:27:10, endln:27:11
      |vpiParent:
      \_range: , line:27:9, endln:27:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:12, endln:27:13
      |vpiParent:
      \_range: , line:27:9, endln:27:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:27:14, endln:27:19
    |vpiParent:
    \_logic_typespec: , line:27:3, endln:27:14
    |vpiLeftRange:
    \_constant: , line:27:15, endln:27:16
      |vpiParent:
      \_range: , line:27:14, endln:27:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:17, endln:27:18
      |vpiParent:
      \_range: , line:27:14, endln:27:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:3, endln:28:14
  |vpiRange:
  \_range: , line:28:9, endln:28:14
    |vpiParent:
    \_logic_typespec: , line:28:3, endln:28:14
    |vpiLeftRange:
    \_constant: , line:28:10, endln:28:11
      |vpiParent:
      \_range: , line:28:9, endln:28:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:12, endln:28:13
      |vpiParent:
      \_range: , line:28:9, endln:28:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:28:14, endln:28:19
    |vpiParent:
    \_logic_typespec: , line:28:3, endln:28:14
    |vpiLeftRange:
    \_constant: , line:28:15, endln:28:16
      |vpiParent:
      \_range: , line:28:14, endln:28:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:17, endln:28:18
      |vpiParent:
      \_range: , line:28:14, endln:28:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:3, endln:29:14
  |vpiRange:
  \_range: , line:29:9, endln:29:14
    |vpiParent:
    \_logic_typespec: , line:29:3, endln:29:14
    |vpiLeftRange:
    \_constant: , line:29:10, endln:29:11
      |vpiParent:
      \_range: , line:29:9, endln:29:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:12, endln:29:13
      |vpiParent:
      \_range: , line:29:9, endln:29:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:30:3, endln:30:14
  |vpiRange:
  \_range: , line:30:9, endln:30:14
    |vpiParent:
    \_logic_typespec: , line:30:3, endln:30:14
    |vpiLeftRange:
    \_constant: , line:30:10, endln:30:11
      |vpiParent:
      \_range: , line:30:9, endln:30:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:12, endln:30:13
      |vpiParent:
      \_range: , line:30:9, endln:30:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:31:3, endln:31:14
  |vpiRange:
  \_range: , line:31:9, endln:31:14
    |vpiParent:
    \_logic_typespec: , line:31:3, endln:31:14
    |vpiLeftRange:
    \_constant: , line:31:10, endln:31:11
      |vpiParent:
      \_range: , line:31:9, endln:31:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:12, endln:31:13
      |vpiParent:
      \_range: , line:31:9, endln:31:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:32:3, endln:32:14
  |vpiRange:
  \_range: , line:32:9, endln:32:14
    |vpiParent:
    \_logic_typespec: , line:32:3, endln:32:14
    |vpiLeftRange:
    \_constant: , line:32:10, endln:32:11
      |vpiParent:
      \_range: , line:32:9, endln:32:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:32:12, endln:32:13
      |vpiParent:
      \_range: , line:32:9, endln:32:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:33:3, endln:33:14
  |vpiRange:
  \_range: , line:33:9, endln:33:14
    |vpiParent:
    \_logic_typespec: , line:33:3, endln:33:14
    |vpiLeftRange:
    \_constant: , line:33:10, endln:33:11
      |vpiParent:
      \_range: , line:33:9, endln:33:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:33:12, endln:33:13
      |vpiParent:
      \_range: , line:33:9, endln:33:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:34:3, endln:34:14
  |vpiRange:
  \_range: , line:34:9, endln:34:14
    |vpiParent:
    \_logic_typespec: , line:34:3, endln:34:14
    |vpiLeftRange:
    \_constant: , line:34:10, endln:34:11
      |vpiParent:
      \_range: , line:34:9, endln:34:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:34:12, endln:34:13
      |vpiParent:
      \_range: , line:34:9, endln:34:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:35:3, endln:35:14
  |vpiRange:
  \_range: , line:35:9, endln:35:14
    |vpiParent:
    \_logic_typespec: , line:35:3, endln:35:14
    |vpiLeftRange:
    \_constant: , line:35:10, endln:35:11
      |vpiParent:
      \_range: , line:35:9, endln:35:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:35:12, endln:35:13
      |vpiParent:
      \_range: , line:35:9, endln:35:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:36:3, endln:36:14
  |vpiRange:
  \_range: , line:36:9, endln:36:14
    |vpiParent:
    \_logic_typespec: , line:36:3, endln:36:14
    |vpiLeftRange:
    \_constant: , line:36:10, endln:36:11
      |vpiParent:
      \_range: , line:36:9, endln:36:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:36:12, endln:36:13
      |vpiParent:
      \_range: , line:36:9, endln:36:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:37:3, endln:37:14
  |vpiRange:
  \_range: , line:37:9, endln:37:14
    |vpiParent:
    \_logic_typespec: , line:37:3, endln:37:14
    |vpiLeftRange:
    \_constant: , line:37:10, endln:37:11
      |vpiParent:
      \_range: , line:37:9, endln:37:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:37:12, endln:37:13
      |vpiParent:
      \_range: , line:37:9, endln:37:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:38:3, endln:38:14
  |vpiRange:
  \_range: , line:38:9, endln:38:14
    |vpiParent:
    \_logic_typespec: , line:38:3, endln:38:14
    |vpiLeftRange:
    \_constant: , line:38:10, endln:38:11
      |vpiParent:
      \_range: , line:38:9, endln:38:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:38:12, endln:38:13
      |vpiParent:
      \_range: , line:38:9, endln:38:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:39:3, endln:39:14
  |vpiRange:
  \_range: , line:39:9, endln:39:14
    |vpiParent:
    \_logic_typespec: , line:39:3, endln:39:14
    |vpiLeftRange:
    \_constant: , line:39:10, endln:39:11
      |vpiParent:
      \_range: , line:39:9, endln:39:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:39:12, endln:39:13
      |vpiParent:
      \_range: , line:39:9, endln:39:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:40:3, endln:40:8
\_logic_typespec: , line:41:3, endln:41:14
  |vpiRange:
  \_range: , line:41:9, endln:41:14
    |vpiParent:
    \_logic_typespec: , line:41:3, endln:41:14
    |vpiLeftRange:
    \_constant: , line:41:10, endln:41:11
      |vpiParent:
      \_range: , line:41:9, endln:41:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:41:12, endln:41:13
      |vpiParent:
      \_range: , line:41:9, endln:41:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:42:3, endln:42:14
  |vpiRange:
  \_range: , line:42:9, endln:42:14
    |vpiParent:
    \_logic_typespec: , line:42:3, endln:42:14
    |vpiLeftRange:
    \_constant: , line:42:10, endln:42:11
      |vpiParent:
      \_range: , line:42:9, endln:42:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:42:12, endln:42:13
      |vpiParent:
      \_range: , line:42:9, endln:42:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:43:3, endln:43:8
\_logic_typespec: , line:44:3, endln:44:56
  |vpiRange:
  \_range: , line:44:9, endln:44:14
    |vpiParent:
    \_logic_typespec: , line:44:3, endln:44:56
    |vpiLeftRange:
    \_constant: , line:44:10, endln:44:11
      |vpiParent:
      \_range: , line:44:9, endln:44:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:44:12, endln:44:13
      |vpiParent:
      \_range: , line:44:9, endln:44:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:45:3, endln:45:56
  |vpiRange:
  \_range: , line:45:9, endln:45:14
    |vpiParent:
    \_logic_typespec: , line:45:3, endln:45:56
    |vpiLeftRange:
    \_constant: , line:45:10, endln:45:11
      |vpiParent:
      \_range: , line:45:9, endln:45:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:45:12, endln:45:13
      |vpiParent:
      \_range: , line:45:9, endln:45:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:46:3, endln:46:8
\_logic_typespec: , line:47:3, endln:47:14
  |vpiRange:
  \_range: , line:47:9, endln:47:14
    |vpiParent:
    \_logic_typespec: , line:47:3, endln:47:14
    |vpiLeftRange:
    \_constant: , line:47:10, endln:47:11
      |vpiParent:
      \_range: , line:47:9, endln:47:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:47:12, endln:47:13
      |vpiParent:
      \_range: , line:47:9, endln:47:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:48:3, endln:48:14
  |vpiRange:
  \_range: , line:48:9, endln:48:14
    |vpiParent:
    \_logic_typespec: , line:48:3, endln:48:14
    |vpiLeftRange:
    \_constant: , line:48:10, endln:48:11
      |vpiParent:
      \_range: , line:48:9, endln:48:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:48:12, endln:48:13
      |vpiParent:
      \_range: , line:48:9, endln:48:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:49:3, endln:49:14
  |vpiRange:
  \_range: , line:49:9, endln:49:14
    |vpiParent:
    \_logic_typespec: , line:49:3, endln:49:14
    |vpiLeftRange:
    \_constant: , line:49:10, endln:49:11
      |vpiParent:
      \_range: , line:49:9, endln:49:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:49:12, endln:49:13
      |vpiParent:
      \_range: , line:49:9, endln:49:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:50:3, endln:50:8
\_logic_typespec: , line:51:3, endln:51:14
  |vpiRange:
  \_range: , line:51:9, endln:51:14
    |vpiParent:
    \_logic_typespec: , line:51:3, endln:51:14
    |vpiLeftRange:
    \_constant: , line:51:10, endln:51:11
      |vpiParent:
      \_range: , line:51:9, endln:51:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:51:12, endln:51:13
      |vpiParent:
      \_range: , line:51:9, endln:51:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:52:3, endln:52:14
  |vpiRange:
  \_range: , line:52:9, endln:52:14
    |vpiParent:
    \_logic_typespec: , line:52:3, endln:52:14
    |vpiLeftRange:
    \_constant: , line:52:10, endln:52:11
      |vpiParent:
      \_range: , line:52:9, endln:52:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:52:12, endln:52:13
      |vpiParent:
      \_range: , line:52:9, endln:52:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:53:3, endln:53:14
  |vpiRange:
  \_range: , line:53:9, endln:53:14
    |vpiParent:
    \_logic_typespec: , line:53:3, endln:53:14
    |vpiLeftRange:
    \_constant: , line:53:10, endln:53:11
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:53:12, endln:53:13
      |vpiParent:
      \_range: , line:53:9, endln:53:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:54:3, endln:54:14
  |vpiRange:
  \_range: , line:54:9, endln:54:14
    |vpiParent:
    \_logic_typespec: , line:54:3, endln:54:14
    |vpiLeftRange:
    \_constant: , line:54:10, endln:54:11
      |vpiParent:
      \_range: , line:54:9, endln:54:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:54:12, endln:54:13
      |vpiParent:
      \_range: , line:54:9, endln:54:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:55:3, endln:55:14
  |vpiRange:
  \_range: , line:55:9, endln:55:14
    |vpiParent:
    \_logic_typespec: , line:55:3, endln:55:14
    |vpiLeftRange:
    \_constant: , line:55:10, endln:55:11
      |vpiParent:
      \_range: , line:55:9, endln:55:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:55:12, endln:55:13
      |vpiParent:
      \_range: , line:55:9, endln:55:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:56:3, endln:56:14
  |vpiRange:
  \_range: , line:56:9, endln:56:14
    |vpiParent:
    \_logic_typespec: , line:56:3, endln:56:14
    |vpiLeftRange:
    \_constant: , line:56:10, endln:56:11
      |vpiParent:
      \_range: , line:56:9, endln:56:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:12, endln:56:13
      |vpiParent:
      \_range: , line:56:9, endln:56:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:3, endln:57:14
  |vpiRange:
  \_range: , line:57:9, endln:57:14
    |vpiParent:
    \_logic_typespec: , line:57:3, endln:57:14
    |vpiLeftRange:
    \_constant: , line:57:10, endln:57:11
      |vpiParent:
      \_range: , line:57:9, endln:57:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:12, endln:57:13
      |vpiParent:
      \_range: , line:57:9, endln:57:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:3, endln:58:14
  |vpiRange:
  \_range: , line:58:9, endln:58:14
    |vpiParent:
    \_logic_typespec: , line:58:3, endln:58:14
    |vpiLeftRange:
    \_constant: , line:58:10, endln:58:11
      |vpiParent:
      \_range: , line:58:9, endln:58:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:12, endln:58:13
      |vpiParent:
      \_range: , line:58:9, endln:58:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:59:3, endln:59:14
  |vpiRange:
  \_range: , line:59:9, endln:59:14
    |vpiParent:
    \_logic_typespec: , line:59:3, endln:59:14
    |vpiLeftRange:
    \_constant: , line:59:10, endln:59:11
      |vpiParent:
      \_range: , line:59:9, endln:59:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:59:12, endln:59:13
      |vpiParent:
      \_range: , line:59:9, endln:59:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:60:3, endln:60:14
  |vpiRange:
  \_range: , line:60:9, endln:60:14
    |vpiParent:
    \_logic_typespec: , line:60:3, endln:60:14
    |vpiLeftRange:
    \_constant: , line:60:10, endln:60:11
      |vpiParent:
      \_range: , line:60:9, endln:60:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:60:12, endln:60:13
      |vpiParent:
      \_range: , line:60:9, endln:60:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:61:3, endln:61:14
  |vpiRange:
  \_range: , line:61:9, endln:61:14
    |vpiParent:
    \_logic_typespec: , line:61:3, endln:61:14
    |vpiLeftRange:
    \_constant: , line:61:10, endln:61:11
      |vpiParent:
      \_range: , line:61:9, endln:61:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:61:12, endln:61:13
      |vpiParent:
      \_range: , line:61:9, endln:61:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:62:3, endln:62:14
  |vpiRange:
  \_range: , line:62:9, endln:62:14
    |vpiParent:
    \_logic_typespec: , line:62:3, endln:62:14
    |vpiLeftRange:
    \_constant: , line:62:10, endln:62:11
      |vpiParent:
      \_range: , line:62:9, endln:62:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:12, endln:62:13
      |vpiParent:
      \_range: , line:62:9, endln:62:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:63:3, endln:63:14
  |vpiRange:
  \_range: , line:63:9, endln:63:14
    |vpiParent:
    \_logic_typespec: , line:63:3, endln:63:14
    |vpiLeftRange:
    \_constant: , line:63:10, endln:63:11
      |vpiParent:
      \_range: , line:63:9, endln:63:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:12, endln:63:13
      |vpiParent:
      \_range: , line:63:9, endln:63:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:3, endln:64:14
  |vpiRange:
  \_range: , line:64:9, endln:64:14
    |vpiParent:
    \_logic_typespec: , line:64:3, endln:64:14
    |vpiLeftRange:
    \_constant: , line:64:10, endln:64:11
      |vpiParent:
      \_range: , line:64:9, endln:64:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:64:12, endln:64:13
      |vpiParent:
      \_range: , line:64:9, endln:64:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:65:3, endln:65:14
  |vpiRange:
  \_range: , line:65:9, endln:65:14
    |vpiParent:
    \_logic_typespec: , line:65:3, endln:65:14
    |vpiLeftRange:
    \_constant: , line:65:10, endln:65:11
      |vpiParent:
      \_range: , line:65:9, endln:65:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:65:12, endln:65:13
      |vpiParent:
      \_range: , line:65:9, endln:65:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:66:3, endln:66:14
  |vpiRange:
  \_range: , line:66:9, endln:66:14
    |vpiParent:
    \_logic_typespec: , line:66:3, endln:66:14
    |vpiLeftRange:
    \_constant: , line:66:10, endln:66:11
      |vpiParent:
      \_range: , line:66:9, endln:66:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:12, endln:66:13
      |vpiParent:
      \_range: , line:66:9, endln:66:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:67:3, endln:67:14
  |vpiRange:
  \_range: , line:67:9, endln:67:14
    |vpiParent:
    \_logic_typespec: , line:67:3, endln:67:14
    |vpiLeftRange:
    \_constant: , line:67:10, endln:67:11
      |vpiParent:
      \_range: , line:67:9, endln:67:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:67:12, endln:67:13
      |vpiParent:
      \_range: , line:67:9, endln:67:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:68:3, endln:68:14
  |vpiRange:
  \_range: , line:68:9, endln:68:14
    |vpiParent:
    \_logic_typespec: , line:68:3, endln:68:14
    |vpiLeftRange:
    \_constant: , line:68:10, endln:68:11
      |vpiParent:
      \_range: , line:68:9, endln:68:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:68:12, endln:68:13
      |vpiParent:
      \_range: , line:68:9, endln:68:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:69:3, endln:69:14
  |vpiRange:
  \_range: , line:69:9, endln:69:14
    |vpiParent:
    \_logic_typespec: , line:69:3, endln:69:14
    |vpiLeftRange:
    \_constant: , line:69:10, endln:69:11
      |vpiParent:
      \_range: , line:69:9, endln:69:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:69:12, endln:69:13
      |vpiParent:
      \_range: , line:69:9, endln:69:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:70:3, endln:70:14
  |vpiRange:
  \_range: , line:70:9, endln:70:14
    |vpiParent:
    \_logic_typespec: , line:70:3, endln:70:14
    |vpiLeftRange:
    \_constant: , line:70:10, endln:70:11
      |vpiParent:
      \_range: , line:70:9, endln:70:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:70:12, endln:70:13
      |vpiParent:
      \_range: , line:70:9, endln:70:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:71:3, endln:71:14
  |vpiRange:
  \_range: , line:71:9, endln:71:14
    |vpiParent:
    \_logic_typespec: , line:71:3, endln:71:14
    |vpiLeftRange:
    \_constant: , line:71:10, endln:71:11
      |vpiParent:
      \_range: , line:71:9, endln:71:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:71:12, endln:71:13
      |vpiParent:
      \_range: , line:71:9, endln:71:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:72:3, endln:72:14
  |vpiRange:
  \_range: , line:72:9, endln:72:14
    |vpiParent:
    \_logic_typespec: , line:72:3, endln:72:14
    |vpiLeftRange:
    \_constant: , line:72:10, endln:72:11
      |vpiParent:
      \_range: , line:72:9, endln:72:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:72:12, endln:72:13
      |vpiParent:
      \_range: , line:72:9, endln:72:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:73:3, endln:73:14
  |vpiRange:
  \_range: , line:73:9, endln:73:14
    |vpiParent:
    \_logic_typespec: , line:73:3, endln:73:14
    |vpiLeftRange:
    \_constant: , line:73:10, endln:73:11
      |vpiParent:
      \_range: , line:73:9, endln:73:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:73:12, endln:73:13
      |vpiParent:
      \_range: , line:73:9, endln:73:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:74:3, endln:74:14
  |vpiRange:
  \_range: , line:74:9, endln:74:14
    |vpiParent:
    \_logic_typespec: , line:74:3, endln:74:14
    |vpiLeftRange:
    \_constant: , line:74:10, endln:74:11
      |vpiParent:
      \_range: , line:74:9, endln:74:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:74:12, endln:74:13
      |vpiParent:
      \_range: , line:74:9, endln:74:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:75:3, endln:75:14
  |vpiRange:
  \_range: , line:75:9, endln:75:14
    |vpiParent:
    \_logic_typespec: , line:75:3, endln:75:14
    |vpiLeftRange:
    \_constant: , line:75:10, endln:75:11
      |vpiParent:
      \_range: , line:75:9, endln:75:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:75:12, endln:75:13
      |vpiParent:
      \_range: , line:75:9, endln:75:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:76:3, endln:76:14
  |vpiRange:
  \_range: , line:76:9, endln:76:14
    |vpiParent:
    \_logic_typespec: , line:76:3, endln:76:14
    |vpiLeftRange:
    \_constant: , line:76:10, endln:76:11
      |vpiParent:
      \_range: , line:76:9, endln:76:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:76:12, endln:76:13
      |vpiParent:
      \_range: , line:76:9, endln:76:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:77:3, endln:77:14
  |vpiRange:
  \_range: , line:77:9, endln:77:14
    |vpiParent:
    \_logic_typespec: , line:77:3, endln:77:14
    |vpiLeftRange:
    \_constant: , line:77:10, endln:77:11
      |vpiParent:
      \_range: , line:77:9, endln:77:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:77:12, endln:77:13
      |vpiParent:
      \_range: , line:77:9, endln:77:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:78:3, endln:78:14
  |vpiRange:
  \_range: , line:78:9, endln:78:14
    |vpiParent:
    \_logic_typespec: , line:78:3, endln:78:14
    |vpiLeftRange:
    \_constant: , line:78:10, endln:78:11
      |vpiParent:
      \_range: , line:78:9, endln:78:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:78:12, endln:78:13
      |vpiParent:
      \_range: , line:78:9, endln:78:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:79:3, endln:79:14
  |vpiRange:
  \_range: , line:79:9, endln:79:14
    |vpiParent:
    \_logic_typespec: , line:79:3, endln:79:14
    |vpiLeftRange:
    \_constant: , line:79:10, endln:79:11
      |vpiParent:
      \_range: , line:79:9, endln:79:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:79:12, endln:79:13
      |vpiParent:
      \_range: , line:79:9, endln:79:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:80:3, endln:80:14
  |vpiRange:
  \_range: , line:80:9, endln:80:14
    |vpiParent:
    \_logic_typespec: , line:80:3, endln:80:14
    |vpiLeftRange:
    \_constant: , line:80:10, endln:80:11
      |vpiParent:
      \_range: , line:80:9, endln:80:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:80:12, endln:80:13
      |vpiParent:
      \_range: , line:80:9, endln:80:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:81:3, endln:81:14
  |vpiRange:
  \_range: , line:81:9, endln:81:14
    |vpiParent:
    \_logic_typespec: , line:81:3, endln:81:14
    |vpiLeftRange:
    \_constant: , line:81:10, endln:81:11
      |vpiParent:
      \_range: , line:81:9, endln:81:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:81:12, endln:81:13
      |vpiParent:
      \_range: , line:81:9, endln:81:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:82:3, endln:82:14
  |vpiRange:
  \_range: , line:82:9, endln:82:14
    |vpiParent:
    \_logic_typespec: , line:82:3, endln:82:14
    |vpiLeftRange:
    \_constant: , line:82:10, endln:82:11
      |vpiParent:
      \_range: , line:82:9, endln:82:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:82:12, endln:82:13
      |vpiParent:
      \_range: , line:82:9, endln:82:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:83:3, endln:83:14
  |vpiRange:
  \_range: , line:83:9, endln:83:14
    |vpiParent:
    \_logic_typespec: , line:83:3, endln:83:14
    |vpiLeftRange:
    \_constant: , line:83:10, endln:83:11
      |vpiParent:
      \_range: , line:83:9, endln:83:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:83:12, endln:83:13
      |vpiParent:
      \_range: , line:83:9, endln:83:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:84:3, endln:84:14
  |vpiRange:
  \_range: , line:84:9, endln:84:14
    |vpiParent:
    \_logic_typespec: , line:84:3, endln:84:14
    |vpiLeftRange:
    \_constant: , line:84:10, endln:84:11
      |vpiParent:
      \_range: , line:84:9, endln:84:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:84:12, endln:84:13
      |vpiParent:
      \_range: , line:84:9, endln:84:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:85:3, endln:85:14
  |vpiRange:
  \_range: , line:85:9, endln:85:14
    |vpiParent:
    \_logic_typespec: , line:85:3, endln:85:14
    |vpiLeftRange:
    \_constant: , line:85:10, endln:85:11
      |vpiParent:
      \_range: , line:85:9, endln:85:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:85:12, endln:85:13
      |vpiParent:
      \_range: , line:85:9, endln:85:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:86:3, endln:86:14
  |vpiRange:
  \_range: , line:86:9, endln:86:14
    |vpiParent:
    \_logic_typespec: , line:86:3, endln:86:14
    |vpiLeftRange:
    \_constant: , line:86:10, endln:86:11
      |vpiParent:
      \_range: , line:86:9, endln:86:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:86:12, endln:86:13
      |vpiParent:
      \_range: , line:86:9, endln:86:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:87:3, endln:87:14
  |vpiRange:
  \_range: , line:87:9, endln:87:14
    |vpiParent:
    \_logic_typespec: , line:87:3, endln:87:14
    |vpiLeftRange:
    \_constant: , line:87:10, endln:87:11
      |vpiParent:
      \_range: , line:87:9, endln:87:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:12, endln:87:13
      |vpiParent:
      \_range: , line:87:9, endln:87:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:87:14, endln:87:19
    |vpiParent:
    \_logic_typespec: , line:87:3, endln:87:14
    |vpiLeftRange:
    \_constant: , line:87:15, endln:87:16
      |vpiParent:
      \_range: , line:87:14, endln:87:19
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:87:17, endln:87:18
      |vpiParent:
      \_range: , line:87:14, endln:87:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:88:3, endln:88:14
  |vpiRange:
  \_range: , line:88:9, endln:88:14
    |vpiParent:
    \_logic_typespec: , line:88:3, endln:88:14
    |vpiLeftRange:
    \_constant: , line:88:10, endln:88:11
      |vpiParent:
      \_range: , line:88:9, endln:88:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:88:12, endln:88:13
      |vpiParent:
      \_range: , line:88:9, endln:88:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:89:3, endln:89:14
  |vpiRange:
  \_range: , line:89:9, endln:89:14
    |vpiParent:
    \_logic_typespec: , line:89:3, endln:89:14
    |vpiLeftRange:
    \_constant: , line:89:10, endln:89:11
      |vpiParent:
      \_range: , line:89:9, endln:89:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:89:12, endln:89:13
      |vpiParent:
      \_range: , line:89:9, endln:89:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:90:3, endln:90:14
  |vpiRange:
  \_range: , line:90:9, endln:90:14
    |vpiParent:
    \_logic_typespec: , line:90:3, endln:90:14
    |vpiLeftRange:
    \_constant: , line:90:10, endln:90:11
      |vpiParent:
      \_range: , line:90:9, endln:90:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:12, endln:90:13
      |vpiParent:
      \_range: , line:90:9, endln:90:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:90:14, endln:90:19
    |vpiParent:
    \_logic_typespec: , line:90:3, endln:90:14
    |vpiLeftRange:
    \_constant: , line:90:15, endln:90:16
      |vpiParent:
      \_range: , line:90:14, endln:90:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:17, endln:90:18
      |vpiParent:
      \_range: , line:90:14, endln:90:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:90:19, endln:90:24
    |vpiParent:
    \_logic_typespec: , line:90:3, endln:90:14
    |vpiLeftRange:
    \_constant: , line:90:20, endln:90:21
      |vpiParent:
      \_range: , line:90:19, endln:90:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:90:22, endln:90:23
      |vpiParent:
      \_range: , line:90:19, endln:90:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:3, endln:91:14
  |vpiRange:
  \_range: , line:91:9, endln:91:14
    |vpiParent:
    \_logic_typespec: , line:91:3, endln:91:14
    |vpiLeftRange:
    \_constant: , line:91:10, endln:91:11
      |vpiParent:
      \_range: , line:91:9, endln:91:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:12, endln:91:13
      |vpiParent:
      \_range: , line:91:9, endln:91:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:91:14, endln:91:19
    |vpiParent:
    \_logic_typespec: , line:91:3, endln:91:14
    |vpiLeftRange:
    \_constant: , line:91:15, endln:91:16
      |vpiParent:
      \_range: , line:91:14, endln:91:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:17, endln:91:18
      |vpiParent:
      \_range: , line:91:14, endln:91:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:91:19, endln:91:24
    |vpiParent:
    \_logic_typespec: , line:91:3, endln:91:14
    |vpiLeftRange:
    \_constant: , line:91:20, endln:91:21
      |vpiParent:
      \_range: , line:91:19, endln:91:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:22, endln:91:23
      |vpiParent:
      \_range: , line:91:19, endln:91:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:92:3, endln:92:14
  |vpiRange:
  \_range: , line:92:9, endln:92:14
    |vpiParent:
    \_logic_typespec: , line:92:3, endln:92:14
    |vpiLeftRange:
    \_constant: , line:92:10, endln:92:11
      |vpiParent:
      \_range: , line:92:9, endln:92:14
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:12, endln:92:13
      |vpiParent:
      \_range: , line:92:9, endln:92:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:92:14, endln:92:19
    |vpiParent:
    \_logic_typespec: , line:92:3, endln:92:14
    |vpiLeftRange:
    \_constant: , line:92:15, endln:92:16
      |vpiParent:
      \_range: , line:92:14, endln:92:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:17, endln:92:18
      |vpiParent:
      \_range: , line:92:14, endln:92:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:92:19, endln:92:24
    |vpiParent:
    \_logic_typespec: , line:92:3, endln:92:14
    |vpiLeftRange:
    \_constant: , line:92:20, endln:92:21
      |vpiParent:
      \_range: , line:92:19, endln:92:24
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:92:22, endln:92:23
      |vpiParent:
      \_range: , line:92:19, endln:92:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:93:3, endln:93:14
  |vpiRange:
  \_range: , line:93:9, endln:93:14
    |vpiParent:
    \_logic_typespec: , line:93:3, endln:93:14
    |vpiLeftRange:
    \_constant: , line:93:10, endln:93:11
      |vpiParent:
      \_range: , line:93:9, endln:93:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:12, endln:93:13
      |vpiParent:
      \_range: , line:93:9, endln:93:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:93:14, endln:93:19
    |vpiParent:
    \_logic_typespec: , line:93:3, endln:93:14
    |vpiLeftRange:
    \_constant: , line:93:15, endln:93:16
      |vpiParent:
      \_range: , line:93:14, endln:93:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:17, endln:93:18
      |vpiParent:
      \_range: , line:93:14, endln:93:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:93:19, endln:93:24
    |vpiParent:
    \_logic_typespec: , line:93:3, endln:93:14
    |vpiLeftRange:
    \_constant: , line:93:20, endln:93:21
      |vpiParent:
      \_range: , line:93:19, endln:93:24
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:22, endln:93:23
      |vpiParent:
      \_range: , line:93:19, endln:93:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:93:24, endln:93:29
    |vpiParent:
    \_logic_typespec: , line:93:3, endln:93:14
    |vpiLeftRange:
    \_constant: , line:93:25, endln:93:26
      |vpiParent:
      \_range: , line:93:24, endln:93:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:93:27, endln:93:28
      |vpiParent:
      \_range: , line:93:24, endln:93:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:94:3, endln:94:14
  |vpiRange:
  \_range: , line:94:9, endln:94:14
    |vpiParent:
    \_logic_typespec: , line:94:3, endln:94:14
    |vpiLeftRange:
    \_constant: , line:94:10, endln:94:11
      |vpiParent:
      \_range: , line:94:9, endln:94:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:12, endln:94:13
      |vpiParent:
      \_range: , line:94:9, endln:94:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:94:14, endln:94:19
    |vpiParent:
    \_logic_typespec: , line:94:3, endln:94:14
    |vpiLeftRange:
    \_constant: , line:94:15, endln:94:16
      |vpiParent:
      \_range: , line:94:14, endln:94:19
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:17, endln:94:18
      |vpiParent:
      \_range: , line:94:14, endln:94:19
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:94:19, endln:94:24
    |vpiParent:
    \_logic_typespec: , line:94:3, endln:94:14
    |vpiLeftRange:
    \_constant: , line:94:20, endln:94:21
      |vpiParent:
      \_range: , line:94:19, endln:94:24
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:22, endln:94:23
      |vpiParent:
      \_range: , line:94:19, endln:94:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:94:24, endln:94:29
    |vpiParent:
    \_logic_typespec: , line:94:3, endln:94:14
    |vpiLeftRange:
    \_constant: , line:94:25, endln:94:26
      |vpiParent:
      \_range: , line:94:24, endln:94:29
      |vpiDecompile:7
      |vpiSize:64
      |UINT:7
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:94:27, endln:94:28
      |vpiParent:
      \_range: , line:94:24, endln:94:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:95:3, endln:95:8
\_logic_typespec: , line:96:3, endln:96:8
\_logic_typespec: , line:97:3, endln:97:14
  |vpiRange:
  \_range: , line:97:9, endln:97:14
    |vpiParent:
    \_logic_typespec: , line:97:3, endln:97:14
    |vpiLeftRange:
    \_constant: , line:97:10, endln:97:11
      |vpiParent:
      \_range: , line:97:9, endln:97:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:97:12, endln:97:13
      |vpiParent:
      \_range: , line:97:9, endln:97:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:98:3, endln:98:14
  |vpiRange:
  \_range: , line:98:9, endln:98:14
    |vpiParent:
    \_logic_typespec: , line:98:3, endln:98:14
    |vpiLeftRange:
    \_constant: , line:98:10, endln:98:11
      |vpiParent:
      \_range: , line:98:9, endln:98:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:98:12, endln:98:13
      |vpiParent:
      \_range: , line:98:9, endln:98:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:99:3, endln:99:14
  |vpiRange:
  \_range: , line:99:9, endln:99:14
    |vpiParent:
    \_logic_typespec: , line:99:3, endln:99:14
    |vpiLeftRange:
    \_constant: , line:99:10, endln:99:11
      |vpiParent:
      \_range: , line:99:9, endln:99:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:99:12, endln:99:13
      |vpiParent:
      \_range: , line:99:9, endln:99:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:100:3, endln:100:14
  |vpiRange:
  \_range: , line:100:9, endln:100:14
    |vpiParent:
    \_logic_typespec: , line:100:3, endln:100:14
    |vpiLeftRange:
    \_constant: , line:100:10, endln:100:11
      |vpiParent:
      \_range: , line:100:9, endln:100:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:100:12, endln:100:13
      |vpiParent:
      \_range: , line:100:9, endln:100:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:101:3, endln:101:8
\_logic_typespec: , line:102:3, endln:102:8
\_logic_typespec: , line:103:3, endln:103:14
  |vpiRange:
  \_range: , line:103:9, endln:103:14
    |vpiParent:
    \_logic_typespec: , line:103:3, endln:103:14
    |vpiLeftRange:
    \_constant: , line:103:10, endln:103:11
      |vpiParent:
      \_range: , line:103:9, endln:103:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:103:12, endln:103:13
      |vpiParent:
      \_range: , line:103:9, endln:103:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:104:3, endln:104:14
  |vpiRange:
  \_range: , line:104:9, endln:104:14
    |vpiParent:
    \_logic_typespec: , line:104:3, endln:104:14
    |vpiLeftRange:
    \_constant: , line:104:10, endln:104:11
      |vpiParent:
      \_range: , line:104:9, endln:104:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:104:12, endln:104:13
      |vpiParent:
      \_range: , line:104:9, endln:104:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:105:3, endln:105:14
  |vpiRange:
  \_range: , line:105:9, endln:105:14
    |vpiParent:
    \_logic_typespec: , line:105:3, endln:105:14
    |vpiLeftRange:
    \_constant: , line:105:10, endln:105:11
      |vpiParent:
      \_range: , line:105:9, endln:105:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:105:12, endln:105:13
      |vpiParent:
      \_range: , line:105:9, endln:105:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:106:3, endln:106:14
  |vpiRange:
  \_range: , line:106:9, endln:106:14
    |vpiParent:
    \_logic_typespec: , line:106:3, endln:106:14
    |vpiLeftRange:
    \_constant: , line:106:10, endln:106:11
      |vpiParent:
      \_range: , line:106:9, endln:106:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:106:12, endln:106:13
      |vpiParent:
      \_range: , line:106:9, endln:106:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:107:3, endln:107:14
  |vpiRange:
  \_range: , line:107:9, endln:107:14
    |vpiParent:
    \_logic_typespec: , line:107:3, endln:107:14
    |vpiLeftRange:
    \_constant: , line:107:10, endln:107:11
      |vpiParent:
      \_range: , line:107:9, endln:107:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:107:12, endln:107:13
      |vpiParent:
      \_range: , line:107:9, endln:107:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:108:3, endln:108:14
  |vpiRange:
  \_range: , line:108:9, endln:108:14
    |vpiParent:
    \_logic_typespec: , line:108:3, endln:108:14
    |vpiLeftRange:
    \_constant: , line:108:10, endln:108:11
      |vpiParent:
      \_range: , line:108:9, endln:108:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:108:12, endln:108:13
      |vpiParent:
      \_range: , line:108:9, endln:108:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:109:3, endln:109:14
  |vpiRange:
  \_range: , line:109:9, endln:109:14
    |vpiParent:
    \_logic_typespec: , line:109:3, endln:109:14
    |vpiLeftRange:
    \_constant: , line:109:10, endln:109:11
      |vpiParent:
      \_range: , line:109:9, endln:109:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:109:12, endln:109:13
      |vpiParent:
      \_range: , line:109:9, endln:109:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:110:3, endln:110:8
\_logic_typespec: , line:111:3, endln:111:14
  |vpiRange:
  \_range: , line:111:9, endln:111:14
    |vpiParent:
    \_logic_typespec: , line:111:3, endln:111:14
    |vpiLeftRange:
    \_constant: , line:111:10, endln:111:11
      |vpiParent:
      \_range: , line:111:9, endln:111:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:111:12, endln:111:13
      |vpiParent:
      \_range: , line:111:9, endln:111:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:15:9, endln:15:14
\_logic_typespec: , line:16:9, endln:16:14
\_interface_typespec: (slave), line:17:16, endln:17:21
  |vpiParent:
  \_interface_typespec: (rggen_bus_if), line:17:3, endln:17:15
  |vpiName:slave
  |vpiIsModPort:1
\_interface_typespec: (rggen_bus_if), line:17:3, endln:17:15
  |vpiName:rggen_bus_if
\_array_typespec: , line:18:3, endln:18:48
  |vpiParent:
  \_port: (register_if), line:18:27, endln:18:38
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:18:39, endln:18:48
    |vpiParent:
    \_array_typespec: , line:18:3, endln:18:48
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:18:39, endln:18:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:18:39, endln:18:48
      |vpiParent:
      \_range: , line:18:39, endln:18:48
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_adapter_common.register_if.REGISTERS), line:18:39, endln:18:48
        |vpiParent:
        \_operation: , line:18:39, endln:18:48
        |vpiName:REGISTERS
        |vpiFullName:work@rggen_adapter_common.register_if.REGISTERS
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@rggen_adapter_common.register_if)
    |vpiParent:
    \_array_typespec: , line:18:3, endln:18:48
    |vpiFullName:work@rggen_adapter_common.register_if
    |vpiActual:
    \_interface_typespec: (host), line:18:21, endln:18:25
\_interface_typespec: (host), line:18:21, endln:18:25
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:18:3, endln:18:20
  |vpiName:host
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:18:3, endln:18:20
  |vpiName:rggen_register_if
\_logic_typespec: , line:23:3, endln:23:8
\_logic_typespec: , line:38:3, endln:38:8
\_logic_typespec: , line:60:3, endln:60:8
\_logic_typespec: , line:62:3, endln:62:34
  |vpiRange:
  \_range: , line:62:9, endln:62:34
    |vpiParent:
    \_logic_typespec: , line:62:3, endln:62:34
    |vpiLeftRange:
    \_operation: , line:62:10, endln:62:31
      |vpiParent:
      \_range: , line:62:9, endln:62:34
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (LOCAL_ADDRESS_WIDTH), line:62:10, endln:62:29
        |vpiParent:
        \_operation: , line:62:10, endln:62:31
        |vpiName:LOCAL_ADDRESS_WIDTH
      |vpiOperand:
      \_constant: , line:62:30, endln:62:31
        |vpiParent:
        \_operation: , line:62:10, endln:62:31
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:62:32, endln:62:33
      |vpiParent:
      \_range: , line:62:9, endln:62:34
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:63:3, endln:63:24
  |vpiRange:
  \_range: , line:63:9, endln:63:24
    |vpiParent:
    \_logic_typespec: , line:63:3, endln:63:24
    |vpiLeftRange:
    \_operation: , line:63:10, endln:63:21
      |vpiParent:
      \_range: , line:63:9, endln:63:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:63:10, endln:63:19
        |vpiParent:
        \_operation: , line:63:10, endln:63:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:63:20, endln:63:21
        |vpiParent:
        \_operation: , line:63:10, endln:63:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:63:22, endln:63:23
      |vpiParent:
      \_range: , line:63:9, endln:63:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:64:3, endln:64:26
  |vpiRange:
  \_range: , line:64:9, endln:64:26
    |vpiParent:
    \_logic_typespec: , line:64:3, endln:64:26
    |vpiLeftRange:
    \_operation: , line:64:10, endln:64:23
      |vpiParent:
      \_range: , line:64:9, endln:64:26
      |vpiOpType:11
      |vpiOperand:
      \_operation: , line:64:10, endln:64:21
        |vpiParent:
        \_operation: , line:64:10, endln:64:23
        |vpiOpType:12
        |vpiOperand:
        \_ref_obj: (BUS_WIDTH), line:64:10, endln:64:19
          |vpiParent:
          \_operation: , line:64:10, endln:64:21
          |vpiName:BUS_WIDTH
        |vpiOperand:
        \_constant: , line:64:20, endln:64:21
          |vpiParent:
          \_operation: , line:64:10, endln:64:21
          |vpiDecompile:8
          |vpiSize:64
          |UINT:8
          |vpiConstType:9
      |vpiOperand:
      \_constant: , line:64:22, endln:64:23
        |vpiParent:
        \_operation: , line:64:10, endln:64:23
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:64:24, endln:64:25
      |vpiParent:
      \_range: , line:64:9, endln:64:26
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:132:3, endln:132:24
  |vpiRange:
  \_range: , line:132:9, endln:132:24
    |vpiParent:
    \_logic_typespec: , line:132:3, endln:132:24
    |vpiLeftRange:
    \_operation: , line:132:10, endln:132:21
      |vpiParent:
      \_range: , line:132:9, endln:132:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (REGISTERS), line:132:10, endln:132:19
        |vpiParent:
        \_operation: , line:132:10, endln:132:21
        |vpiName:REGISTERS
      |vpiOperand:
      \_constant: , line:132:20, endln:132:21
        |vpiParent:
        \_operation: , line:132:10, endln:132:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:132:22, endln:132:23
      |vpiParent:
      \_range: , line:132:9, endln:132:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:133:3, endln:133:24
  |vpiRange:
  \_range: , line:133:9, endln:133:24
    |vpiParent:
    \_logic_typespec: , line:133:3, endln:133:24
    |vpiLeftRange:
    \_operation: , line:133:10, endln:133:21
      |vpiParent:
      \_range: , line:133:9, endln:133:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (REGISTERS), line:133:10, endln:133:19
        |vpiParent:
        \_operation: , line:133:10, endln:133:21
        |vpiName:REGISTERS
      |vpiOperand:
      \_constant: , line:133:20, endln:133:21
        |vpiParent:
        \_operation: , line:133:10, endln:133:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:133:22, endln:133:23
      |vpiParent:
      \_range: , line:133:9, endln:133:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:134:3, endln:134:24
  |vpiRange:
  \_range: , line:134:9, endln:134:24
    |vpiParent:
    \_logic_typespec: , line:134:3, endln:134:24
    |vpiLeftRange:
    \_operation: , line:134:10, endln:134:21
      |vpiParent:
      \_range: , line:134:9, endln:134:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (REGISTERS), line:134:10, endln:134:19
        |vpiParent:
        \_operation: , line:134:10, endln:134:21
        |vpiName:REGISTERS
      |vpiOperand:
      \_constant: , line:134:20, endln:134:21
        |vpiParent:
        \_operation: , line:134:10, endln:134:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:134:22, endln:134:23
      |vpiParent:
      \_range: , line:134:9, endln:134:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:134:24, endln:134:44
    |vpiParent:
    \_logic_typespec: , line:134:3, endln:134:24
    |vpiLeftRange:
    \_operation: , line:134:25, endln:134:41
      |vpiParent:
      \_range: , line:134:24, endln:134:44
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RESPONSE_WIDTH), line:134:25, endln:134:39
        |vpiParent:
        \_operation: , line:134:25, endln:134:41
        |vpiName:RESPONSE_WIDTH
      |vpiOperand:
      \_constant: , line:134:40, endln:134:41
        |vpiParent:
        \_operation: , line:134:25, endln:134:41
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:134:42, endln:134:43
      |vpiParent:
      \_range: , line:134:24, endln:134:44
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:135:3, endln:135:29
  |vpiRange:
  \_range: , line:135:9, endln:135:29
    |vpiParent:
    \_logic_typespec: , line:135:3, endln:135:29
    |vpiLeftRange:
    \_operation: , line:135:10, endln:135:26
      |vpiParent:
      \_range: , line:135:9, endln:135:29
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (RESPONSE_WIDTH), line:135:10, endln:135:24
        |vpiParent:
        \_operation: , line:135:10, endln:135:26
        |vpiName:RESPONSE_WIDTH
      |vpiOperand:
      \_constant: , line:135:25, endln:135:26
        |vpiParent:
        \_operation: , line:135:10, endln:135:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:135:27, endln:135:28
      |vpiParent:
      \_range: , line:135:9, endln:135:29
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:136:3, endln:136:8
\_logic_typespec: , line:138:3, endln:138:24
  |vpiRange:
  \_range: , line:138:9, endln:138:24
    |vpiParent:
    \_logic_typespec: , line:138:3, endln:138:24
    |vpiLeftRange:
    \_operation: , line:138:10, endln:138:21
      |vpiParent:
      \_range: , line:138:9, endln:138:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:138:10, endln:138:19
        |vpiParent:
        \_operation: , line:138:10, endln:138:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:138:20, endln:138:21
        |vpiParent:
        \_operation: , line:138:10, endln:138:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:138:22, endln:138:23
      |vpiParent:
      \_range: , line:138:9, endln:138:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:11, endln:11:28
  |vpiRange:
  \_range: , line:11:17, endln:11:28
    |vpiParent:
    \_logic_typespec: , line:11:11, endln:11:28
    |vpiLeftRange:
    \_operation: , line:11:18, endln:11:25
      |vpiParent:
      \_range: , line:11:17, endln:11:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:11:18, endln:11:23
        |vpiParent:
        \_operation: , line:11:18, endln:11:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:11:24, endln:11:25
        |vpiParent:
        \_operation: , line:11:18, endln:11:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:26, endln:11:27
      |vpiParent:
      \_range: , line:11:17, endln:11:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:13:11, endln:13:16
\_logic_typespec: , line:14:11, endln:14:16
\_logic_typespec: , line:29:3, endln:29:8
\_logic_typespec: , line:30:3, endln:30:8
\_logic_typespec: , line:15:9, endln:15:14
\_logic_typespec: , line:16:9, endln:16:14
\_interface_typespec: (slave), line:17:16, endln:17:21
  |vpiParent:
  \_interface_typespec: (rggen_apb_if), line:17:3, endln:17:15
  |vpiName:slave
  |vpiIsModPort:1
\_interface_typespec: (rggen_apb_if), line:17:3, endln:17:15
  |vpiName:rggen_apb_if
\_array_typespec: , line:18:3, endln:18:48
  |vpiParent:
  \_port: (register_if), line:18:27, endln:18:38
  |vpiArrayType:1
  |vpiRange:
  \_range: , line:18:39, endln:18:48
    |vpiParent:
    \_array_typespec: , line:18:3, endln:18:48
    |vpiLeftRange:
    \_constant: 
      |vpiParent:
      \_range: , line:18:39, endln:18:48
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
    |vpiRightRange:
    \_operation: , line:18:39, endln:18:48
      |vpiParent:
      \_range: , line:18:39, endln:18:48
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (work@rggen_apb_adapter.register_if.REGISTERS), line:18:39, endln:18:48
        |vpiParent:
        \_operation: , line:18:39, endln:18:48
        |vpiName:REGISTERS
        |vpiFullName:work@rggen_apb_adapter.register_if.REGISTERS
      |vpiOperand:
      \_constant: 
        |vpiSize:64
        |INT:1
        |vpiConstType:7
  |vpiElemTypespec:
  \_ref_typespec: (work@rggen_apb_adapter.register_if)
    |vpiParent:
    \_array_typespec: , line:18:3, endln:18:48
    |vpiFullName:work@rggen_apb_adapter.register_if
    |vpiActual:
    \_interface_typespec: (host), line:18:21, endln:18:25
\_interface_typespec: (host), line:18:21, endln:18:25
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:18:3, endln:18:20
  |vpiName:host
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:18:3, endln:18:20
  |vpiName:rggen_register_if
\_logic_typespec: , line:6:9, endln:6:14
\_logic_typespec: , line:7:9, endln:7:14
\_interface_typespec: (slave), line:8:16, endln:8:21
  |vpiParent:
  \_interface_typespec: (rggen_bus_if), line:8:3, endln:8:15
  |vpiName:slave
  |vpiIsModPort:1
\_interface_typespec: (rggen_bus_if), line:8:3, endln:8:15
  |vpiName:rggen_bus_if
\_interface_typespec: (master), line:9:16, endln:9:22
  |vpiParent:
  \_interface_typespec: (rggen_apb_if), line:9:3, endln:9:15
  |vpiName:master
  |vpiIsModPort:1
\_interface_typespec: (rggen_apb_if), line:9:3, endln:9:15
  |vpiName:rggen_apb_if
\_logic_typespec: , line:17:3, endln:17:8
\_logic_typespec: , line:18:11, endln:18:16
\_logic_typespec: , line:19:11, endln:19:16
\_interface_typespec: (bit_field), line:20:22, endln:20:31
  |vpiParent:
  \_interface_typespec: (rggen_bit_field_if), line:20:3, endln:20:21
  |vpiName:bit_field
  |vpiIsModPort:1
\_interface_typespec: (rggen_bit_field_if), line:20:3, endln:20:21
  |vpiName:rggen_bit_field_if
\_logic_typespec: , line:21:11, endln:21:16
\_logic_typespec: , line:22:11, endln:22:16
\_logic_typespec: , line:23:11, endln:23:16
\_logic_typespec: , line:24:11, endln:24:16
\_logic_typespec: , line:25:11, endln:25:28
  |vpiRange:
  \_range: , line:25:17, endln:25:28
    |vpiParent:
    \_logic_typespec: , line:25:11, endln:25:28
    |vpiLeftRange:
    \_operation: , line:25:18, endln:25:25
      |vpiParent:
      \_range: , line:25:17, endln:25:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:25:18, endln:25:23
        |vpiParent:
        \_operation: , line:25:18, endln:25:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:25:24, endln:25:25
        |vpiParent:
        \_operation: , line:25:18, endln:25:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:25:26, endln:25:27
      |vpiParent:
      \_range: , line:25:17, endln:25:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:26:11, endln:26:35
  |vpiRange:
  \_range: , line:26:17, endln:26:35
    |vpiParent:
    \_logic_typespec: , line:26:11, endln:26:35
    |vpiLeftRange:
    \_operation: , line:26:18, endln:26:32
      |vpiParent:
      \_range: , line:26:17, endln:26:35
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_SET_WIDTH), line:26:18, endln:26:30
        |vpiParent:
        \_operation: , line:26:18, endln:26:32
        |vpiName:HW_SET_WIDTH
      |vpiOperand:
      \_constant: , line:26:31, endln:26:32
        |vpiParent:
        \_operation: , line:26:18, endln:26:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:33, endln:26:34
      |vpiParent:
      \_range: , line:26:17, endln:26:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:11, endln:27:37
  |vpiRange:
  \_range: , line:27:17, endln:27:37
    |vpiParent:
    \_logic_typespec: , line:27:11, endln:27:37
    |vpiLeftRange:
    \_operation: , line:27:18, endln:27:34
      |vpiParent:
      \_range: , line:27:17, endln:27:37
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (HW_CLEAR_WIDTH), line:27:18, endln:27:32
        |vpiParent:
        \_operation: , line:27:18, endln:27:34
        |vpiName:HW_CLEAR_WIDTH
      |vpiOperand:
      \_constant: , line:27:33, endln:27:34
        |vpiParent:
        \_operation: , line:27:18, endln:27:34
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:27:35, endln:27:36
      |vpiParent:
      \_range: , line:27:17, endln:27:37
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:28:11, endln:28:28
  |vpiRange:
  \_range: , line:28:17, endln:28:28
    |vpiParent:
    \_logic_typespec: , line:28:11, endln:28:28
    |vpiLeftRange:
    \_operation: , line:28:18, endln:28:25
      |vpiParent:
      \_range: , line:28:17, endln:28:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:28:18, endln:28:23
        |vpiParent:
        \_operation: , line:28:18, endln:28:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:28:24, endln:28:25
        |vpiParent:
        \_operation: , line:28:18, endln:28:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:28:26, endln:28:27
      |vpiParent:
      \_range: , line:28:17, endln:28:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:29:11, endln:29:28
  |vpiRange:
  \_range: , line:29:17, endln:29:28
    |vpiParent:
    \_logic_typespec: , line:29:11, endln:29:28
    |vpiLeftRange:
    \_operation: , line:29:18, endln:29:25
      |vpiParent:
      \_range: , line:29:17, endln:29:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:29:18, endln:29:23
        |vpiParent:
        \_operation: , line:29:18, endln:29:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:29:24, endln:29:25
        |vpiParent:
        \_operation: , line:29:18, endln:29:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:29:26, endln:29:27
      |vpiParent:
      \_range: , line:29:17, endln:29:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:30:11, endln:30:28
  |vpiRange:
  \_range: , line:30:17, endln:30:28
    |vpiParent:
    \_logic_typespec: , line:30:11, endln:30:28
    |vpiLeftRange:
    \_operation: , line:30:18, endln:30:25
      |vpiParent:
      \_range: , line:30:17, endln:30:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:30:18, endln:30:23
        |vpiParent:
        \_operation: , line:30:18, endln:30:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:30:24, endln:30:25
        |vpiParent:
        \_operation: , line:30:18, endln:30:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:30:26, endln:30:27
      |vpiParent:
      \_range: , line:30:17, endln:30:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:31:11, endln:31:28
  |vpiRange:
  \_range: , line:31:17, endln:31:28
    |vpiParent:
    \_logic_typespec: , line:31:11, endln:31:28
    |vpiLeftRange:
    \_operation: , line:31:18, endln:31:25
      |vpiParent:
      \_range: , line:31:17, endln:31:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:31:18, endln:31:23
        |vpiParent:
        \_operation: , line:31:18, endln:31:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:31:24, endln:31:25
        |vpiParent:
        \_operation: , line:31:18, endln:31:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:31:26, endln:31:27
      |vpiParent:
      \_range: , line:31:17, endln:31:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:183:3, endln:183:14
  |vpiRange:
  \_range: , line:183:9, endln:183:14
    |vpiParent:
    \_logic_typespec: , line:183:3, endln:183:14
    |vpiLeftRange:
    \_constant: , line:183:10, endln:183:11
      |vpiParent:
      \_range: , line:183:9, endln:183:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:183:12, endln:183:13
      |vpiParent:
      \_range: , line:183:9, endln:183:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:184:3, endln:184:8
\_logic_typespec: , line:185:3, endln:185:8
\_logic_typespec: , line:186:3, endln:186:14
  |vpiRange:
  \_range: , line:186:9, endln:186:14
    |vpiParent:
    \_logic_typespec: , line:186:3, endln:186:14
    |vpiLeftRange:
    \_constant: , line:186:10, endln:186:11
      |vpiParent:
      \_range: , line:186:9, endln:186:14
      |vpiDecompile:1
      |vpiSize:64
      |UINT:1
      |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:186:12, endln:186:13
      |vpiParent:
      \_range: , line:186:9, endln:186:14
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:187:3, endln:187:20
  |vpiRange:
  \_range: , line:187:9, endln:187:20
    |vpiParent:
    \_logic_typespec: , line:187:3, endln:187:20
    |vpiLeftRange:
    \_operation: , line:187:10, endln:187:17
      |vpiParent:
      \_range: , line:187:9, endln:187:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:187:10, endln:187:15
        |vpiParent:
        \_operation: , line:187:10, endln:187:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:187:16, endln:187:17
        |vpiParent:
        \_operation: , line:187:10, endln:187:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:187:18, endln:187:19
      |vpiParent:
      \_range: , line:187:9, endln:187:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:188:3, endln:188:20
  |vpiRange:
  \_range: , line:188:9, endln:188:20
    |vpiParent:
    \_logic_typespec: , line:188:3, endln:188:20
    |vpiLeftRange:
    \_operation: , line:188:10, endln:188:17
      |vpiParent:
      \_range: , line:188:9, endln:188:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:188:10, endln:188:15
        |vpiParent:
        \_operation: , line:188:10, endln:188:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:188:16, endln:188:17
        |vpiParent:
        \_operation: , line:188:10, endln:188:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:188:18, endln:188:19
      |vpiParent:
      \_range: , line:188:9, endln:188:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:11, endln:5:16
\_logic_typespec: , line:6:11, endln:6:16
\_interface_typespec: (bit_field), line:7:22, endln:7:31
  |vpiParent:
  \_interface_typespec: (rggen_bit_field_if), line:7:3, endln:7:21
  |vpiName:bit_field
  |vpiIsModPort:1
\_interface_typespec: (rggen_bit_field_if), line:7:3, endln:7:21
  |vpiName:rggen_bit_field_if
\_logic_typespec: , line:8:11, endln:8:28
  |vpiRange:
  \_range: , line:8:17, endln:8:28
    |vpiParent:
    \_logic_typespec: , line:8:11, endln:8:28
    |vpiLeftRange:
    \_operation: , line:8:18, endln:8:25
      |vpiParent:
      \_range: , line:8:17, endln:8:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:8:18, endln:8:23
        |vpiParent:
        \_operation: , line:8:18, endln:8:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:8:24, endln:8:25
        |vpiParent:
        \_operation: , line:8:18, endln:8:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:8:26, endln:8:27
      |vpiParent:
      \_range: , line:8:17, endln:8:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:9:11, endln:9:28
  |vpiRange:
  \_range: , line:9:17, endln:9:28
    |vpiParent:
    \_logic_typespec: , line:9:11, endln:9:28
    |vpiLeftRange:
    \_operation: , line:9:18, endln:9:25
      |vpiParent:
      \_range: , line:9:17, endln:9:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:9:18, endln:9:23
        |vpiParent:
        \_operation: , line:9:18, endln:9:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:9:24, endln:9:25
        |vpiParent:
        \_operation: , line:9:18, endln:9:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:9:26, endln:9:27
      |vpiParent:
      \_range: , line:9:17, endln:9:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:11:3, endln:11:20
  |vpiRange:
  \_range: , line:11:9, endln:11:20
    |vpiParent:
    \_logic_typespec: , line:11:3, endln:11:20
    |vpiLeftRange:
    \_operation: , line:11:10, endln:11:17
      |vpiParent:
      \_range: , line:11:9, endln:11:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:11:10, endln:11:15
        |vpiParent:
        \_operation: , line:11:10, endln:11:17
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:11:16, endln:11:17
        |vpiParent:
        \_operation: , line:11:10, endln:11:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:11:18, endln:11:19
      |vpiParent:
      \_range: , line:11:9, endln:11:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:10:9, endln:10:14
\_logic_typespec: , line:11:9, endln:11:14
\_interface_typespec: (register), line:12:21, endln:12:29
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:12:3, endln:12:20
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:12:3, endln:12:20
  |vpiName:rggen_register_if
\_interface_typespec: (register), line:13:22, endln:13:30
  |vpiParent:
  \_interface_typespec: (rggen_bit_field_if), line:13:3, endln:13:21
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_bit_field_if), line:13:3, endln:13:21
  |vpiName:rggen_bit_field_if
\_logic_typespec: , line:10:9, endln:10:14
\_logic_typespec: , line:11:9, endln:11:14
\_interface_typespec: (register), line:12:21, endln:12:29
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:12:3, endln:12:20
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:12:3, endln:12:20
  |vpiName:rggen_register_if
\_interface_typespec: (master), line:13:16, endln:13:22
  |vpiParent:
  \_interface_typespec: (rggen_bus_if), line:13:3, endln:13:15
  |vpiName:master
  |vpiIsModPort:1
\_interface_typespec: (rggen_bus_if), line:13:3, endln:13:15
  |vpiName:rggen_bus_if
\_logic_typespec: , line:16:3, endln:16:8
\_logic_typespec: , line:12:9, endln:12:14
\_logic_typespec: , line:13:9, endln:13:14
\_interface_typespec: (register), line:14:21, endln:14:29
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:14:3, endln:14:20
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:14:3, endln:14:20
  |vpiName:rggen_register_if
\_logic_typespec: , line:15:9, endln:15:41
  |vpiRange:
  \_range: , line:15:15, endln:15:41
    |vpiParent:
    \_logic_typespec: , line:15:9, endln:15:41
    |vpiLeftRange:
    \_operation: , line:15:16, endln:15:38
      |vpiParent:
      \_range: , line:15:15, endln:15:41
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (INDIRECT_INDEX_WIDTH), line:15:16, endln:15:36
        |vpiParent:
        \_operation: , line:15:16, endln:15:38
        |vpiName:INDIRECT_INDEX_WIDTH
      |vpiOperand:
      \_constant: , line:15:37, endln:15:38
        |vpiParent:
        \_operation: , line:15:16, endln:15:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:15:39, endln:15:40
      |vpiParent:
      \_range: , line:15:15, endln:15:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_interface_typespec: (register), line:16:22, endln:16:30
  |vpiParent:
  \_interface_typespec: (rggen_bit_field_if), line:16:3, endln:16:21
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_bit_field_if), line:16:3, endln:16:21
  |vpiName:rggen_bit_field_if
\_logic_typespec: , line:18:3, endln:18:8
\_logic_typespec: , line:5:11, endln:5:30
  |vpiRange:
  \_range: , line:5:17, endln:5:30
    |vpiParent:
    \_logic_typespec: , line:5:11, endln:5:30
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:27
      |vpiParent:
      \_range: , line:5:17, endln:5:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ENTRIES), line:5:18, endln:5:25
        |vpiParent:
        \_operation: , line:5:18, endln:5:27
        |vpiName:ENTRIES
      |vpiOperand:
      \_constant: , line:5:26, endln:5:27
        |vpiParent:
        \_operation: , line:5:18, endln:5:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:28, endln:5:29
      |vpiParent:
      \_range: , line:5:17, endln:5:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:11, endln:6:41
  |vpiRange:
  \_range: , line:6:17, endln:6:30
    |vpiParent:
    \_logic_typespec: , line:6:11, endln:6:41
    |vpiLeftRange:
    \_operation: , line:6:18, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:30
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (ENTRIES), line:6:18, endln:6:25
        |vpiParent:
        \_operation: , line:6:18, endln:6:27
        |vpiName:ENTRIES
      |vpiOperand:
      \_constant: , line:6:26, endln:6:27
        |vpiParent:
        \_operation: , line:6:18, endln:6:27
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:28, endln:6:29
      |vpiParent:
      \_range: , line:6:17, endln:6:30
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:6:30, endln:6:41
    |vpiParent:
    \_logic_typespec: , line:6:11, endln:6:41
    |vpiLeftRange:
    \_operation: , line:6:31, endln:6:38
      |vpiParent:
      \_range: , line:6:30, endln:6:41
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:6:31, endln:6:36
        |vpiParent:
        \_operation: , line:6:31, endln:6:38
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:6:37, endln:6:38
        |vpiParent:
        \_operation: , line:6:31, endln:6:38
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:39, endln:6:40
      |vpiParent:
      \_range: , line:6:30, endln:6:41
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:7:11, endln:7:28
  |vpiRange:
  \_range: , line:7:17, endln:7:28
    |vpiParent:
    \_logic_typespec: , line:7:11, endln:7:28
    |vpiLeftRange:
    \_operation: , line:7:18, endln:7:25
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:7:18, endln:7:23
        |vpiParent:
        \_operation: , line:7:18, endln:7:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:7:24, endln:7:25
        |vpiParent:
        \_operation: , line:7:18, endln:7:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:7:26, endln:7:27
      |vpiParent:
      \_range: , line:7:17, endln:7:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:5:11, endln:5:35
  |vpiRange:
  \_range: , line:5:17, endln:5:24
    |vpiParent:
    \_logic_typespec: , line:5:11, endln:5:35
    |vpiLeftRange:
    \_operation: , line:5:18, endln:5:21
      |vpiParent:
      \_range: , line:5:17, endln:5:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (N), line:5:18, endln:5:19
        |vpiParent:
        \_operation: , line:5:18, endln:5:21
        |vpiName:N
      |vpiOperand:
      \_constant: , line:5:20, endln:5:21
        |vpiParent:
        \_operation: , line:5:18, endln:5:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:22, endln:5:23
      |vpiParent:
      \_range: , line:5:17, endln:5:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:5:24, endln:5:35
    |vpiParent:
    \_logic_typespec: , line:5:11, endln:5:35
    |vpiLeftRange:
    \_operation: , line:5:25, endln:5:32
      |vpiParent:
      \_range: , line:5:24, endln:5:35
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:5:25, endln:5:30
        |vpiParent:
        \_operation: , line:5:25, endln:5:32
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:5:31, endln:5:32
        |vpiParent:
        \_operation: , line:5:25, endln:5:32
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:5:33, endln:5:34
      |vpiParent:
      \_range: , line:5:24, endln:5:35
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:6:11, endln:6:28
  |vpiRange:
  \_range: , line:6:17, endln:6:28
    |vpiParent:
    \_logic_typespec: , line:6:11, endln:6:28
    |vpiLeftRange:
    \_operation: , line:6:18, endln:6:25
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:6:18, endln:6:23
        |vpiParent:
        \_operation: , line:6:18, endln:6:25
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:6:24, endln:6:25
        |vpiParent:
        \_operation: , line:6:18, endln:6:25
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:6:26, endln:6:27
      |vpiParent:
      \_range: , line:6:17, endln:6:28
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:66:3, endln:66:21
  |vpiRange:
  \_range: , line:66:9, endln:66:21
    |vpiParent:
    \_logic_typespec: , line:66:3, endln:66:21
    |vpiLeftRange:
    \_operation: , line:66:10, endln:66:18
      |vpiParent:
      \_range: , line:66:9, endln:66:21
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (NEXT_N), line:66:10, endln:66:16
        |vpiParent:
        \_operation: , line:66:10, endln:66:18
        |vpiName:NEXT_N
      |vpiOperand:
      \_constant: , line:66:17, endln:66:18
        |vpiParent:
        \_operation: , line:66:10, endln:66:18
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:19, endln:66:20
      |vpiParent:
      \_range: , line:66:9, endln:66:21
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
  |vpiRange:
  \_range: , line:66:21, endln:66:32
    |vpiParent:
    \_logic_typespec: , line:66:3, endln:66:21
    |vpiLeftRange:
    \_operation: , line:66:22, endln:66:29
      |vpiParent:
      \_range: , line:66:21, endln:66:32
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WIDTH), line:66:22, endln:66:27
        |vpiParent:
        \_operation: , line:66:22, endln:66:29
        |vpiName:WIDTH
      |vpiOperand:
      \_constant: , line:66:28, endln:66:29
        |vpiParent:
        \_operation: , line:66:22, endln:66:29
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:66:30, endln:66:31
      |vpiParent:
      \_range: , line:66:21, endln:66:32
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:12:9, endln:12:14
\_logic_typespec: , line:13:9, endln:13:14
\_interface_typespec: (register), line:14:21, endln:14:29
  |vpiParent:
  \_interface_typespec: (rggen_register_if), line:14:3, endln:14:20
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_register_if), line:14:3, endln:14:20
  |vpiName:rggen_register_if
\_logic_typespec: , line:15:9, endln:15:14
\_interface_typespec: (register), line:16:22, endln:16:30
  |vpiParent:
  \_interface_typespec: (rggen_bit_field_if), line:16:3, endln:16:21
  |vpiName:register
  |vpiIsModPort:1
\_interface_typespec: (rggen_bit_field_if), line:16:3, endln:16:21
  |vpiName:rggen_bit_field_if
\_logic_typespec: , line:26:3, endln:26:20
  |vpiRange:
  \_range: , line:26:9, endln:26:20
    |vpiParent:
    \_logic_typespec: , line:26:3, endln:26:20
    |vpiLeftRange:
    \_operation: , line:26:10, endln:26:17
      |vpiParent:
      \_range: , line:26:9, endln:26:20
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (WORDS), line:26:10, endln:26:15
        |vpiParent:
        \_operation: , line:26:10, endln:26:17
        |vpiName:WORDS
      |vpiOperand:
      \_constant: , line:26:16, endln:26:17
        |vpiParent:
        \_operation: , line:26:10, endln:26:17
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:26:18, endln:26:19
      |vpiParent:
      \_range: , line:26:9, endln:26:20
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:27:3, endln:27:8
\_logic_typespec: , line:53:3, endln:53:8
\_logic_typespec: , line:54:3, endln:54:8
\_logic_typespec: , line:55:3, endln:55:8
\_logic_typespec: , line:56:3, endln:56:39
  |vpiRange:
  \_range: , line:56:9, endln:56:25
    |vpiParent:
    \_logic_typespec: , line:56:3, endln:56:39
    |vpiLeftRange:
    \_operation: , line:56:10, endln:56:22
      |vpiParent:
      \_range: , line:56:9, endln:56:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:56:10, endln:56:20
        |vpiParent:
        \_operation: , line:56:10, endln:56:22
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:56:21, endln:56:22
        |vpiParent:
        \_operation: , line:56:10, endln:56:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:56:23, endln:56:24
      |vpiParent:
      \_range: , line:56:9, endln:56:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:57:3, endln:57:40
  |vpiRange:
  \_range: , line:57:9, endln:57:25
    |vpiParent:
    \_logic_typespec: , line:57:3, endln:57:40
    |vpiLeftRange:
    \_operation: , line:57:10, endln:57:22
      |vpiParent:
      \_range: , line:57:9, endln:57:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:57:10, endln:57:20
        |vpiParent:
        \_operation: , line:57:10, endln:57:22
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:57:21, endln:57:22
        |vpiParent:
        \_operation: , line:57:10, endln:57:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:57:23, endln:57:24
      |vpiParent:
      \_range: , line:57:9, endln:57:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:58:3, endln:58:40
  |vpiRange:
  \_range: , line:58:9, endln:58:25
    |vpiParent:
    \_logic_typespec: , line:58:3, endln:58:40
    |vpiLeftRange:
    \_operation: , line:58:10, endln:58:22
      |vpiParent:
      \_range: , line:58:9, endln:58:25
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (DATA_WIDTH), line:58:10, endln:58:20
        |vpiParent:
        \_operation: , line:58:10, endln:58:22
        |vpiName:DATA_WIDTH
      |vpiOperand:
      \_constant: , line:58:21, endln:58:22
        |vpiParent:
        \_operation: , line:58:10, endln:58:22
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:58:23, endln:58:24
      |vpiParent:
      \_range: , line:58:9, endln:58:25
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
\_logic_typespec: , line:91:3, endln:91:24
  |vpiRange:
  \_range: , line:91:9, endln:91:24
    |vpiParent:
    \_logic_typespec: , line:91:3, endln:91:24
    |vpiLeftRange:
    \_operation: , line:91:10, endln:91:21
      |vpiParent:
      \_range: , line:91:9, endln:91:24
      |vpiOpType:11
      |vpiOperand:
      \_ref_obj: (BUS_WIDTH), line:91:10, endln:91:19
        |vpiParent:
        \_operation: , line:91:10, endln:91:21
        |vpiName:BUS_WIDTH
      |vpiOperand:
      \_constant: , line:91:20, endln:91:21
        |vpiParent:
        \_operation: , line:91:10, endln:91:21
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiRightRange:
    \_constant: , line:91:22, endln:91:23
      |vpiParent:
      \_range: , line:91:9, endln:91:24
      |vpiDecompile:0
      |vpiSize:64
      |UINT:0
      |vpiConstType:9
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 20
[   NOTE] : 0
