// Seed: 2837645955
module module_0 (
    output uwire id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    input supply0 id_4
);
  logic id_6;
  ;
  assign module_1.id_4 = 0;
  wor id_7 = -1;
  union packed {logic [-1 'd0 : 1 'b0] id_8;} id_9;
endmodule
module module_1 #(
    parameter id_14 = 32'd13
) (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    input tri0 id_7,
    input uwire id_8,
    input supply1 id_9,
    output tri id_10,
    output tri0 id_11,
    input tri id_12,
    input wor id_13,
    input tri0 _id_14,
    output tri0 id_15,
    input tri0 id_16,
    input wire id_17,
    input tri1 id_18,
    output supply0 id_19,
    output wand id_20,
    output wand id_21,
    input supply1 id_22,
    output tri0 id_23
);
  logic [-1 : id_14  ==  id_14] id_25;
  ;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_13,
      id_5,
      id_17
  );
endmodule
