strict digraph "compose( ,  )" {
	node [label="\N"];
	"263:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32abd0>",
		fillcolor=firebrick,
		label="263:NS
grand_dividend <= subtract_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32abd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_230:AL"	 [def_var="['done_o', 'divide_count', 'quotient_reg', 'grand_divisor', 'grand_dividend', 'quotient']",
		label="Leaf_230:AL"];
	"263:NS" -> "Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"230:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79bdf5f790>",
		clk_sens=True,
		fillcolor=gold,
		label="230:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['divide_i', 'done_o', 'divisor_node', 'rst_i', 'dividend_i', 'divisor_i', 'S_PP', 'divide_count', 'clk_en_i', 'quotient_node', '\
R_PP', 'subtract_node', 'N_PP', 'M_PP']"];
	"Leaf_230:AL" -> "230:AL";
	"276:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32f950>",
		def_var="['quotient_node']",
		fillcolor=deepskyblue,
		label="276:AS
quotient_node = { quotient[M_PP+R_PP-S_PP-2:0], ~subtract_node[M_PP + N_PP + R_PP - 1] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['quotient', 'subtract_node', 'N_PP', 'R_PP']"];
	"Leaf_230:AL" -> "276:AS";
	"278:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32fc50>",
		def_var="['divisor_node']",
		fillcolor=deepskyblue,
		label="278:AS
divisor_node = { 1'b0, grand_divisor[M_PP+N_PP+R_PP-2:1] };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['grand_divisor', 'N_PP']"];
	"Leaf_230:AL" -> "278:AS";
	"280:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be335050>",
		def_var="['quotient_o']",
		fillcolor=deepskyblue,
		label="280:AS
quotient_o = (HELD_OUTPUT_PP == 0)? quotient : quotient_reg;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['quotient', 'quotient_reg']"];
	"Leaf_230:AL" -> "280:AS";
	"275:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f79be32f210>",
		def_var="['subtract_node']",
		fillcolor=deepskyblue,
		label="275:AS
subtract_node = { 1'b0, grand_dividend } - { 1'b0, grand_divisor };",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['grand_dividend', 'grand_divisor']"];
	"Leaf_230:AL" -> "275:AS";
	"231:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdf5f810>",
		fillcolor=turquoise,
		label="231:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"230:AL" -> "231:BL"	 [cond="[]",
		lineno=None];
	"257:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a550>",
		fillcolor=firebrick,
		label="257:NS
quotient_reg <= quotient_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a550>]",
		style=filled,
		typ=NonblockingSubstitution];
	"257:NS" -> "Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"240:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be338110>",
		fillcolor=springgreen,
		label="240:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"241:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be3382d0>",
		fillcolor=turquoise,
		label="241:BL
done_o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338250>]",
		style=filled,
		typ=Block];
	"240:IF" -> "241:BL"	 [cond="['clk_en_i']",
		label=clk_en_i,
		lineno=240];
	"256:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a190>",
		fillcolor=springgreen,
		label="256:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"256:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a2d0>",
		fillcolor=firebrick,
		label="256:NS
quotient <= quotient_node;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a2d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"256:IF" -> "256:NS"	 [cond="['done_o']",
		label="(~done_o)",
		lineno=256];
	"244:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be338850>",
		fillcolor=turquoise,
		label="244:BL
quotient <= 0;
divide_count <= 0;
grand_dividend <= dividend_i << R_PP;
grand_divisor <= divisor_i << N_PP + R_PP - S_PP \
- 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be3384d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79be338690>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be338890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f79be338c50>]",
		style=filled,
		typ=Block];
	"244:BL" -> "Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"257:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a410>",
		fillcolor=springgreen,
		label="257:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"257:IF" -> "257:NS"	 [cond="['done_o']",
		label="(~done_o)",
		lineno=257];
	"276:AS" -> "230:AL";
	"263:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32aa90>",
		fillcolor=springgreen,
		label="263:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"263:IF" -> "263:NS"	 [cond="['subtract_node', 'M_PP', 'N_PP', 'R_PP']",
		label="(~subtract_node[M_PP + N_PP + R_PP - 1])",
		lineno=263];
	"261:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be32ae50>",
		fillcolor=turquoise,
		label="261:BL
quotient <= quotient_node;
grand_divisor <= divisor_node;
divide_count <= divide_count + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32acd0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79be32ae90>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32f110>]",
		style=filled,
		typ=Block];
	"261:BL" -> "263:IF"	 [cond="[]",
		lineno=None];
	"243:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be338b50>",
		fillcolor=springgreen,
		label="243:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"243:IF" -> "244:BL"	 [cond="['divide_i']",
		label=divide_i,
		lineno=243];
	"254:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79be32a690>",
		fillcolor=springgreen,
		label="254:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"243:IF" -> "254:IF"	 [cond="['divide_i']",
		label="!(divide_i)",
		lineno=243];
	"278:AS" -> "230:AL";
	"256:NS" -> "Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"232:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdf5ffd0>",
		fillcolor=springgreen,
		label="232:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"232:IF" -> "240:IF"	 [cond="['rst_i']",
		label="!(rst_i)",
		lineno=232];
	"233:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdf5fdd0>",
		fillcolor=turquoise,
		label="233:BL
grand_dividend <= 0;
grand_divisor <= 0;
divide_count <= 0;
quotient <= 0;
done_o <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5f9d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f79bdf5fb50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5fcd0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f79bdf5fe10>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79bdf5ff50>]",
		style=filled,
		typ=Block];
	"232:IF" -> "233:BL"	 [cond="['rst_i']",
		label=rst_i,
		lineno=232];
	"231:BL" -> "232:IF"	 [cond="[]",
		lineno=None];
	"233:BL" -> "Leaf_230:AL"	 [cond="[]",
		lineno=None];
	"275:AS" -> "230:AL";
	"275:AS" -> "276:AS";
	"255:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79be32a050>",
		fillcolor=turquoise,
		label="255:BL
done_o <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79be32a610>]",
		style=filled,
		typ=Block];
	"255:BL" -> "256:IF"	 [cond="[]",
		lineno=None];
	"255:BL" -> "257:IF"	 [cond="[]",
		lineno=None];
	"241:BL" -> "243:IF"	 [cond="[]",
		lineno=None];
	"254:IF" -> "261:BL"	 [cond="['divide_count', 'M_PP', 'R_PP', 'S_PP']",
		label="!((divide_count == M_PP + R_PP - S_PP - 1))",
		lineno=254];
	"254:IF" -> "255:BL"	 [cond="['divide_count', 'M_PP', 'R_PP', 'S_PP']",
		label="(divide_count == M_PP + R_PP - S_PP - 1)",
		lineno=254];
}
