Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 112fc70f6c094c2ab6475b143a0dcc3c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SystolicArray_tb_behav xil_defaultlib.SystolicArray_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PE
Compiling module xil_defaultlib.PERow_default
Compiling module xil_defaultlib.SystolicArray_default
Compiling module xil_defaultlib.SystolicArray_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SystolicArray_tb_behav
