

================================================================
== Vitis HLS Report for 'nn_inference'
================================================================
* Date:           Mon Dec 12 20:35:54 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        Neural_net_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.285 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    13630|    13630|  0.136 ms|  0.136 ms|  13631|  13631|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_5_1  |      402|      402|         4|          1|          1|   400|       yes|
        |- col             |    13056|    13056|       204|          -|          -|    64|        no|
        | + prod           |      201|      201|         3|          1|          1|   200|       yes|
        |- loop1           |       66|       66|         4|          1|          1|    64|       yes|
        |- col             |       29|       29|        15|          1|          1|    16|       yes|
        |- loop1           |       18|       18|         4|          1|          1|    16|       yes|
        |- col             |        4|        4|         4|          1|          1|     2|       yes|
        |- loop1           |        2|        2|         1|          1|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 4
  * Pipeline-3: initiation interval (II) = 1, depth = 15
  * Pipeline-4: initiation interval (II) = 1, depth = 4
  * Pipeline-5: initiation interval (II) = 1, depth = 4
  * Pipeline-6: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 84
* Pipeline : 7
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
  Pipeline-1 : II = 1, D = 3, States = { 8 9 10 }
  Pipeline-2 : II = 1, D = 4, States = { 12 13 14 15 }
  Pipeline-3 : II = 1, D = 15, States = { 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 }
  Pipeline-4 : II = 1, D = 4, States = { 65 66 67 68 }
  Pipeline-5 : II = 1, D = 4, States = { 78 79 80 81 }
  Pipeline-6 : II = 1, D = 1, States = { 83 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 7 
7 --> 8 12 
8 --> 9 
9 --> 11 10 
10 --> 8 
11 --> 7 
12 --> 16 13 
13 --> 14 
14 --> 15 
15 --> 12 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 64 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 49 
64 --> 65 
65 --> 69 66 
66 --> 67 
67 --> 68 
68 --> 65 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 82 79 
79 --> 80 
80 --> 81 
81 --> 78 
82 --> 83 
83 --> 84 83 
84 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 86 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_img, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_img"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%fp_input_img_V = alloca i64 1" [src/hls/matmul.cpp:130]   --->   Operation 89 'alloca' 'fp_input_img_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%temp_output_0_V = alloca i64 1" [src/hls/matmul.cpp:133]   --->   Operation 90 'alloca' 'temp_output_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%temp_output2_0_V = alloca i64 1" [src/hls/matmul.cpp:134]   --->   Operation 91 'alloca' 'temp_output2_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%fp_input_img_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 0"   --->   Operation 92 'getelementptr' 'fp_input_img_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (1.35ns)   --->   "%store_ln586 = store i32 256, i9 %fp_input_img_V_addr"   --->   Operation 93 'store' 'store_ln586' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_1 : Operation 94 [1/1] (0.48ns)   --->   "%br_ln5 = br void" [src/hls/matmul.cpp:5]   --->   Operation 94 'br' 'br_ln5' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%i = phi i9 %add_ln5, void %.split41_ifconv, i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [src/hls/matmul.cpp:5]   --->   Operation 95 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.92ns)   --->   "%add_ln5 = add i9 %i, i9 1" [src/hls/matmul.cpp:5]   --->   Operation 96 'add' 'add_ln5' <Predicate = true> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 97 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.85ns)   --->   "%icmp_ln5 = icmp_eq  i9 %i, i9 400" [src/hls/matmul.cpp:5]   --->   Operation 98 'icmp' 'icmp_ln5' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 400, i64 400, i64 400"   --->   Operation 99 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln5 = br i1 %icmp_ln5, void %.split41_ifconv, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [src/hls/matmul.cpp:5]   --->   Operation 100 'br' 'br_ln5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%i_cast = zext i9 %i" [src/hls/matmul.cpp:5]   --->   Operation 101 'zext' 'i_cast' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%input_img_addr = getelementptr i32 %input_img, i64 0, i64 %i_cast" [src/hls/matmul.cpp:6]   --->   Operation 102 'getelementptr' 'input_img_addr' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_2 : Operation 103 [2/2] (1.35ns)   --->   "%input_img_load = load i9 %input_img_addr" [src/hls/matmul.cpp:6]   --->   Operation 103 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 104 [1/2] (1.35ns)   --->   "%input_img_load = load i9 %input_img_addr" [src/hls/matmul.cpp:6]   --->   Operation 104 'load' 'input_img_load' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%bitcast_ln6 = bitcast i32 %input_img_load" [src/hls/matmul.cpp:6]   --->   Operation 105 'bitcast' 'bitcast_ln6' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_3 : Operation 106 [2/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 106 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.25>
ST_4 : Operation 107 [1/2] (2.78ns)   --->   "%d = fpext i32 %bitcast_ln6"   --->   Operation 107 'fpext' 'd' <Predicate = (!icmp_ln5)> <Delay = 2.78> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %d"   --->   Operation 108 'bitcast' 'ireg' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln555 = trunc i64 %ireg"   --->   Operation 109 'trunc' 'trunc_ln555' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 110 'bitselect' 'p_Result_8' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 111 'partselect' 'exp_tmp' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln455 = zext i11 %exp_tmp"   --->   Operation 112 'zext' 'zext_ln455' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln565 = trunc i64 %ireg"   --->   Operation 113 'trunc' 'trunc_ln565' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.46ns)   --->   "%icmp_ln571 = icmp_eq  i63 %trunc_ln555, i63 0"   --->   Operation 114 'icmp' 'icmp_ln571' <Predicate = (!icmp_ln5)> <Delay = 1.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln455"   --->   Operation 115 'sub' 'F2' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/hls/matmul.cpp:5]   --->   Operation 116 'specloopname' 'specloopname_ln5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln565"   --->   Operation 117 'bitconcatenate' 'p_Result_9' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln569 = zext i53 %p_Result_9"   --->   Operation 118 'zext' 'zext_ln569' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (1.32ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln569"   --->   Operation 119 'sub' 'man_V_1' <Predicate = (!icmp_ln5 & p_Result_8)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_8, i54 %man_V_1, i54 %zext_ln569"   --->   Operation 120 'select' 'man_V_2' <Predicate = (!icmp_ln5)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.86ns)   --->   "%icmp_ln581 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 121 'icmp' 'icmp_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.96ns)   --->   "%add_ln581 = add i12 %F2, i12 4088"   --->   Operation 122 'add' 'add_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.96ns)   --->   "%sub_ln581 = sub i12 8, i12 %F2"   --->   Operation 123 'sub' 'sub_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp_ln581, i12 %add_ln581, i12 %sub_ln581"   --->   Operation 124 'select' 'sh_amt' <Predicate = (!icmp_ln5)> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln581 = sext i12 %sh_amt"   --->   Operation 125 'sext' 'sext_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.86ns)   --->   "%icmp_ln582 = icmp_eq  i12 %F2, i12 8"   --->   Operation 126 'icmp' 'icmp_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln583 = trunc i54 %man_V_2"   --->   Operation 127 'trunc' 'trunc_ln583' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i7 @_ssdm_op_PartSelect.i7.i12.i32.i32, i12 %sh_amt, i32 5, i32 11"   --->   Operation 128 'partselect' 'tmp_5' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.86ns)   --->   "%icmp_ln603 = icmp_eq  i7 %tmp_5, i7 0"   --->   Operation 129 'icmp' 'icmp_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%zext_ln586 = zext i32 %sext_ln581"   --->   Operation 130 'zext' 'zext_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%ashr_ln586 = ashr i54 %man_V_2, i54 %zext_ln586"   --->   Operation 131 'ashr' 'ashr_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%trunc_ln586 = trunc i54 %ashr_ln586"   --->   Operation 132 'trunc' 'trunc_ln586' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%tmp_88 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %input_img_load, i32 31"   --->   Operation 133 'bitselect' 'tmp_88' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%select_ln588 = select i1 %tmp_88, i32 4294967295, i32 0"   --->   Operation 134 'select' 'select_ln588' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%shl_ln604 = shl i32 %trunc_ln583, i32 %sext_ln581"   --->   Operation 135 'shl' 'shl_ln604' <Predicate = (!icmp_ln5 & !icmp_ln571)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%xor_ln571 = xor i1 %icmp_ln571, i1 1"   --->   Operation 136 'xor' 'xor_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_2)   --->   "%and_ln582 = and i1 %icmp_ln582, i1 %xor_ln571"   --->   Operation 137 'and' 'and_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.33ns)   --->   "%or_ln582 = or i1 %icmp_ln571, i1 %icmp_ln582"   --->   Operation 138 'or' 'or_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node and_ln581)   --->   "%xor_ln582 = xor i1 %or_ln582, i1 1"   --->   Operation 139 'xor' 'xor_ln582' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln581 = and i1 %icmp_ln581, i1 %xor_ln582"   --->   Operation 140 'and' 'and_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.86ns)   --->   "%icmp_ln585 = icmp_ugt  i12 %sh_amt, i12 53"   --->   Operation 141 'icmp' 'icmp_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_1)   --->   "%and_ln585 = and i1 %and_ln581, i1 %icmp_ln585"   --->   Operation 142 'and' 'and_ln585' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%or_ln581 = or i1 %or_ln582, i1 %icmp_ln581"   --->   Operation 143 'or' 'or_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%xor_ln581 = xor i1 %or_ln581, i1 1"   --->   Operation 144 'xor' 'xor_ln581' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln571)   --->   "%and_ln603 = and i1 %icmp_ln603, i1 %xor_ln581"   --->   Operation 145 'and' 'and_ln603' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_3)   --->   "%select_ln571 = select i1 %icmp_ln571, i32 0, i32 %shl_ln604"   --->   Operation 146 'select' 'select_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln571 = or i1 %icmp_ln571, i1 %and_ln603"   --->   Operation 147 'or' 'or_ln571' <Predicate = (!icmp_ln5)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (1.69ns) (out node of the LUT)   --->   "%select_ln571_1 = select i1 %and_ln585, i32 %select_ln588, i32 %trunc_ln586"   --->   Operation 148 'select' 'select_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 1.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_2 = select i1 %and_ln582, i32 %trunc_ln583, i32 0"   --->   Operation 149 'select' 'select_ln571_2' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (1.45ns) (out node of the LUT)   --->   "%select_ln571_3 = select i1 %or_ln571, i32 %select_ln571, i32 %select_ln571_1"   --->   Operation 150 'select' 'select_ln571_3' <Predicate = (!icmp_ln5)> <Delay = 1.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln571_4)   --->   "%or_ln571_1 = or i1 %or_ln571, i1 %and_ln581"   --->   Operation 151 'or' 'or_ln571_1' <Predicate = (!icmp_ln5)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.52ns) (out node of the LUT)   --->   "%select_ln571_4 = select i1 %or_ln571_1, i32 %select_ln571_3, i32 %select_ln571_2"   --->   Operation 152 'select' 'select_ln571_4' <Predicate = (!icmp_ln5)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%input_V_addr_2 = getelementptr i32 %fp_input_img_V, i64 0, i64 %i_cast" [src/hls/matmul.cpp:6]   --->   Operation 153 'getelementptr' 'input_V_addr_2' <Predicate = (!icmp_ln5)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.35ns)   --->   "%store_ln6 = store i32 %select_ln571_4, i9 %input_V_addr_2" [src/hls/matmul.cpp:6]   --->   Operation 154 'store' 'store_ln6' <Predicate = (!icmp_ln5)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln5)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.35>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr = getelementptr i32 %temp_output_0_V, i64 0, i64 0"   --->   Operation 156 'getelementptr' 'temp_output_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [1/1] (1.35ns)   --->   "%store_ln731 = store i32 256, i6 %temp_output_0_V_addr"   --->   Operation 157 'store' 'store_ln731' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr = getelementptr i32 %temp_output2_0_V, i64 0, i64 0"   --->   Operation 158 'getelementptr' 'temp_output2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.79ns)   --->   "%store_ln731 = store i32 256, i4 %temp_output2_0_V_addr"   --->   Operation 159 'store' 'store_ln731' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/1] (0.48ns)   --->   "%br_ln21 = br void" [src/hls/matmul.cpp:21]   --->   Operation 160 'br' 'br_ln21' <Predicate = true> <Delay = 0.48>

State 7 <SV = 3> <Delay = 0.89>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln21, void, i7 0, void %_Z14float_to_fixedPfP8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit" [src/hls/matmul.cpp:21]   --->   Operation 161 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.89ns)   --->   "%add_ln21 = add i7 %j, i7 1" [src/hls/matmul.cpp:21]   --->   Operation 162 'add' 'add_ln21' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.86ns)   --->   "%icmp_ln21 = icmp_eq  i7 %j, i7 64" [src/hls/matmul.cpp:21]   --->   Operation 163 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 164 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split39, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader" [src/hls/matmul.cpp:21]   --->   Operation 165 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i7 %j" [src/hls/matmul.cpp:21]   --->   Operation 166 'zext' 'zext_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i7 %j" [src/hls/matmul.cpp:21]   --->   Operation 167 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls/matmul.cpp:21]   --->   Operation 168 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_7 : Operation 169 [1/1] (0.48ns)   --->   "%br_ln25 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i" [src/hls/matmul.cpp:25]   --->   Operation 169 'br' 'br_ln25' <Predicate = (!icmp_ln21)> <Delay = 0.48>
ST_7 : Operation 170 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit"   --->   Operation 170 'br' 'br_ln0' <Predicate = (icmp_ln21)> <Delay = 0.48>

State 8 <SV = 4> <Delay = 2.35>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%k = phi i9 %add_ln25, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i9 0, void %.split39" [src/hls/matmul.cpp:25]   --->   Operation 171 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (0.85ns)   --->   "%icmp_ln25 = icmp_ult  i9 %k, i9 400" [src/hls/matmul.cpp:25]   --->   Operation 172 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split" [src/hls/matmul.cpp:25]   --->   Operation 173 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.92ns)   --->   "%add_ln25 = add i9 %k, i9 2" [src/hls/matmul.cpp:25]   --->   Operation 174 'add' 'add_ln25' <Predicate = (icmp_ln25)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%k_cast60 = zext i9 %k" [src/hls/matmul.cpp:25]   --->   Operation 175 'zext' 'k_cast60' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %k, i32 1, i32 8"   --->   Operation 176 'partselect' 'tmp_6' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %tmp_6, i7 %j"   --->   Operation 177 'bitconcatenate' 'tmp_7' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i15 %tmp_7"   --->   Operation 178 'zext' 'zext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr = getelementptr i7 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118"   --->   Operation 179 'getelementptr' 'weights_layer1_weights_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%input_V_addr = getelementptr i32 %fp_input_img_V, i64 0, i64 %k_cast60"   --->   Operation 180 'getelementptr' 'input_V_addr' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 181 [2/2] (1.35ns)   --->   "%r_V = load i9 %input_V_addr"   --->   Operation 181 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 182 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i15 %weights_layer1_weights_V_addr"   --->   Operation 182 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 25600> <ROM>
ST_8 : Operation 183 [1/1] (0.00ns)   --->   "%or_ln25 = or i9 %k, i9 1" [src/hls/matmul.cpp:25]   --->   Operation 183 'or' 'or_ln25' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i9 %or_ln25" [src/hls/matmul.cpp:23]   --->   Operation 184 'zext' 'zext_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i9.i6, i9 %or_ln25, i6 0"   --->   Operation 185 'bitconcatenate' 'tmp_8' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 186 [1/1] (1.00ns)   --->   "%add_ln1118 = add i15 %tmp_8, i15 %zext_ln21_1"   --->   Operation 186 'add' 'add_ln1118' <Predicate = (icmp_ln25)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 187 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i15 %add_ln1118"   --->   Operation 187 'zext' 'zext_ln1118_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 188 [1/1] (0.00ns)   --->   "%weights_layer1_weights_V_addr_1 = getelementptr i7 %weights_layer1_weights_V, i64 0, i64 %zext_ln1118_1"   --->   Operation 188 'getelementptr' 'weights_layer1_weights_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 189 [1/1] (0.00ns)   --->   "%input_V_addr_1 = getelementptr i32 %fp_input_img_V, i64 0, i64 %zext_ln23"   --->   Operation 189 'getelementptr' 'input_V_addr_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_8 : Operation 190 [2/2] (1.35ns)   --->   "%r_V_2 = load i9 %input_V_addr_1"   --->   Operation 190 'load' 'r_V_2' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_8 : Operation 191 [2/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i15 %weights_layer1_weights_V_addr_1"   --->   Operation 191 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 25600> <ROM>

State 9 <SV = 5> <Delay = 1.35>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%sum_V_2 = phi i32 %sum_V, void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i.split, i32 0, void %.split39"   --->   Operation 192 'phi' 'sum_V_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 193 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (0.00ns)   --->   "%empty_24 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 200, i64 200, i64 200"   --->   Operation 194 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 195 [1/2] (1.35ns)   --->   "%r_V = load i9 %input_V_addr"   --->   Operation 195 'load' 'r_V' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 196 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load = load i15 %weights_layer1_weights_V_addr"   --->   Operation 196 'load' 'weights_layer1_weights_V_load' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 25600> <ROM>
ST_9 : Operation 197 [1/2] (1.35ns)   --->   "%r_V_2 = load i9 %input_V_addr_1"   --->   Operation 197 'load' 'r_V_2' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 400> <RAM>
ST_9 : Operation 198 [1/2] (1.35ns)   --->   "%weights_layer1_weights_V_load_1 = load i15 %weights_layer1_weights_V_addr_1"   --->   Operation 198 'load' 'weights_layer1_weights_V_load_1' <Predicate = (icmp_ln25)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 25600> <ROM>

State 10 <SV = 6> <Delay = 6.34>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [src/hls/matmul.cpp:23]   --->   Operation 199 'specloopname' 'specloopname_ln23' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%sext_ln1115 = sext i32 %r_V"   --->   Operation 200 'sext' 'sext_ln1115' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i7 %weights_layer1_weights_V_load"   --->   Operation 201 'sext' 'sext_ln1118' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (3.88ns)   --->   "%r_V_1 = mul i39 %sext_ln1118, i39 %sext_ln1115"   --->   Operation 202 'mul' 'r_V_1' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%lhs_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %sum_V_2, i8 0"   --->   Operation 203 'bitconcatenate' 'lhs_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i39 %r_V_1"   --->   Operation 204 'sext' 'sext_ln703' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 205 [1/1] (1.23ns)   --->   "%ret_V = add i40 %lhs_1, i40 %sext_ln703"   --->   Operation 205 'add' 'ret_V' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln1115_1 = sext i32 %r_V_2"   --->   Operation 206 'sext' 'sext_ln1115_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i7 %weights_layer1_weights_V_load_1"   --->   Operation 207 'sext' 'sext_ln1118_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (3.88ns)   --->   "%r_V_3 = mul i39 %sext_ln1118_1, i39 %sext_ln1115_1"   --->   Operation 208 'mul' 'r_V_3' <Predicate = (icmp_ln25)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 209 'partselect' 'tmp_9' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%lhs_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_9, i8 0"   --->   Operation 210 'bitconcatenate' 'lhs_2' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i39 %r_V_3"   --->   Operation 211 'sext' 'sext_ln703_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 212 [1/1] (1.23ns)   --->   "%ret_V_1 = add i40 %lhs_2, i40 %sext_ln703_1"   --->   Operation 212 'add' 'ret_V_1' <Predicate = (icmp_ln25)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%sum_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_1, i32 8, i32 39"   --->   Operation 213 'partselect' 'sum_V' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi65ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.i"   --->   Operation 214 'br' 'br_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 1.35>
ST_11 : Operation 215 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_65 = getelementptr i32 %temp_output_0_V, i64 0, i64 %zext_ln21" [src/hls/matmul.cpp:29]   --->   Operation 215 'getelementptr' 'temp_output_0_V_addr_65' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 216 [1/1] (1.35ns)   --->   "%store_ln29 = store i32 %sum_V_2, i6 %temp_output_0_V_addr_65" [src/hls/matmul.cpp:29]   --->   Operation 216 'store' 'store_ln29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 217 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 12 <SV = 4> <Delay = 1.35>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln77, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, i7 0, void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit.preheader" [src/hls/matmul.cpp:77]   --->   Operation 218 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.89ns)   --->   "%add_ln77 = add i7 %i_1, i7 1" [src/hls/matmul.cpp:77]   --->   Operation 219 'add' 'add_ln77' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 220 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 220 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 221 [1/1] (0.86ns)   --->   "%icmp_ln77 = icmp_eq  i7 %i_1, i7 64" [src/hls/matmul.cpp:77]   --->   Operation 221 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.00ns)   --->   "%empty_25 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 222 'speclooptripcount' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %icmp_ln77, void %.split36, void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:77]   --->   Operation 223 'br' 'br_ln77' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%i_1_cast = zext i7 %i_1" [src/hls/matmul.cpp:77]   --->   Operation 224 'zext' 'i_1_cast' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_1 = getelementptr i32 %temp_output_0_V, i64 0, i64 %i_1_cast"   --->   Operation 225 'getelementptr' 'temp_output_0_V_addr_1' <Predicate = (!icmp_ln77)> <Delay = 0.00>
ST_12 : Operation 226 [2/2] (1.35ns)   --->   "%p_Val2_1 = load i6 %temp_output_0_V_addr_1"   --->   Operation 226 'load' 'p_Val2_1' <Predicate = (!icmp_ln77)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer1P8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_KS2_PA64_S2_.exit"   --->   Operation 227 'br' 'br_ln0' <Predicate = (!icmp_ln77)> <Delay = 0.00>

State 13 <SV = 5> <Delay = 7.27>
ST_13 : Operation 228 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:77]   --->   Operation 228 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 229 [1/2] (1.35ns)   --->   "%p_Val2_1 = load i6 %temp_output_0_V_addr_1"   --->   Operation 229 'load' 'p_Val2_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 230 [1/1] (1.11ns)   --->   "%icmp_ln885 = icmp_eq  i32 %p_Val2_1, i32 0"   --->   Operation 230 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885, void %_ifconv, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread"   --->   Operation 231 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_1, i32 31"   --->   Operation 232 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (1.20ns)   --->   "%tmp_V = sub i32 0, i32 %p_Val2_1"   --->   Operation 233 'sub' 'tmp_V' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 234 [1/1] (0.52ns)   --->   "%tmp_V_4 = select i1 %p_Result_10, i32 %tmp_V, i32 %p_Val2_1"   --->   Operation 234 'select' 'tmp_V_4' <Predicate = (!icmp_ln885)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (0.00ns)   --->   "%p_Result_11 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_4, i32 31, i32 0"   --->   Operation 235 'partselect' 'p_Result_11' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%l = cttz i32 @llvm.cttz.i32, i32 %p_Result_11, i1 1"   --->   Operation 236 'cttz' 'l' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (1.20ns)   --->   "%sub_ln894 = sub i32 32, i32 %l"   --->   Operation 237 'sub' 'sub_ln894' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 238 [1/1] (1.20ns)   --->   "%lsb_index = add i32 %sub_ln894, i32 4294967243"   --->   Operation 238 'add' 'lsb_index' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index, i32 1, i32 31"   --->   Operation 239 'partselect' 'tmp_90' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (1.09ns)   --->   "%icmp_ln896 = icmp_sgt  i31 %tmp_90, i31 0"   --->   Operation 240 'icmp' 'icmp_ln896' <Predicate = (!icmp_ln885)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894"   --->   Operation 241 'trunc' 'trunc_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 242 [1/1] (0.88ns)   --->   "%sub_ln897 = sub i6 22, i6 %trunc_ln897"   --->   Operation 242 'sub' 'sub_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%zext_ln897 = zext i6 %sub_ln897"   --->   Operation 243 'zext' 'zext_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%lshr_ln897 = lshr i32 4294967295, i32 %zext_ln897"   --->   Operation 244 'lshr' 'lshr_ln897' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%shl_ln899 = shl i32 1, i32 %lsb_index"   --->   Operation 245 'shl' 'shl_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%or_ln899_2 = or i32 %lshr_ln897, i32 %shl_ln899"   --->   Operation 246 'or' 'or_ln899_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899)   --->   "%and_ln899 = and i32 %tmp_V_4, i32 %or_ln899_2"   --->   Operation 247 'and' 'and_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 248 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899 = icmp_ne  i32 %and_ln899, i32 0"   --->   Operation 248 'icmp' 'icmp_ln899' <Predicate = (!icmp_ln885)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%tmp_91 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index, i32 31"   --->   Operation 249 'bitselect' 'tmp_91' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%xor_ln899 = xor i1 %tmp_91, i1 1"   --->   Operation 250 'xor' 'xor_ln899' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 251 [1/1] (0.00ns)   --->   "%p_Result_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_4, i32 %lsb_index"   --->   Operation 251 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_13 : Operation 252 [1/1] (1.11ns)   --->   "%icmp_ln908 = icmp_sgt  i32 %lsb_index, i32 0"   --->   Operation 252 'icmp' 'icmp_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%select_ln896 = select i1 %icmp_ln896, i1 %icmp_ln899, i1 %p_Result_12"   --->   Operation 253 'select' 'select_ln896' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 254 [1/1] (1.20ns)   --->   "%add_ln908 = add i32 %sub_ln894, i32 4294967242"   --->   Operation 254 'add' 'add_ln908' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln908)   --->   "%and_ln899_1 = and i1 %p_Result_12, i1 %xor_ln899"   --->   Operation 255 'and' 'and_ln899_1' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [1/1] (1.20ns)   --->   "%sub_ln909 = sub i32 54, i32 %sub_ln894"   --->   Operation 256 'sub' 'sub_ln909' <Predicate = (!icmp_ln885)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908 = select i1 %icmp_ln908, i1 %select_ln896, i1 %and_ln899_1"   --->   Operation 257 'select' 'select_ln908' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l"   --->   Operation 258 'trunc' 'trunc_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.00>

State 14 <SV = 6> <Delay = 6.60>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln907 = zext i32 %tmp_V_4"   --->   Operation 259 'zext' 'zext_ln907' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln908 = zext i32 %add_ln908"   --->   Operation 260 'zext' 'zext_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln908 = lshr i64 %zext_ln907, i64 %zext_ln908"   --->   Operation 261 'lshr' 'lshr_ln908' <Predicate = (!icmp_ln885 & icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln909 = zext i32 %sub_ln909"   --->   Operation 262 'zext' 'zext_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln909 = shl i64 %zext_ln907, i64 %zext_ln909"   --->   Operation 263 'shl' 'shl_ln909' <Predicate = (!icmp_ln885 & !icmp_ln908)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln908, i64 %lshr_ln908, i64 %shl_ln909"   --->   Operation 264 'select' 'm_2' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%zext_ln911 = zext i1 %select_ln908"   --->   Operation 265 'zext' 'zext_ln911' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_3 = add i64 %m_2, i64 %zext_ln911"   --->   Operation 266 'add' 'm_3' <Predicate = (!icmp_ln885)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%m_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_3, i32 1, i32 63"   --->   Operation 267 'partselect' 'm_8' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln912 = zext i63 %m_8"   --->   Operation 268 'zext' 'zext_ln912' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_3, i32 54"   --->   Operation 269 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.45ns)   --->   "%select_ln893 = select i1 %p_Result_s, i11 1023, i11 1022"   --->   Operation 270 'select' 'select_ln893' <Predicate = (!icmp_ln885)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 24, i11 %trunc_ln893"   --->   Operation 271 'sub' 'sub_ln915' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 272 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, i11 %select_ln893"   --->   Operation 272 'add' 'add_ln915' <Predicate = (!icmp_ln885)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_10, i11 %add_ln915"   --->   Operation 273 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_13 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912, i12 %tmp_1, i32 52, i32 63"   --->   Operation 274 'partset' 'p_Result_13' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%bitcast_ln734 = bitcast i64 %p_Result_13"   --->   Operation 275 'bitcast' 'bitcast_ln734' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_3, i32 1, i32 52"   --->   Operation 276 'partselect' 'trunc_ln6' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.85ns)   --->   "%icmp_ln1506 = icmp_ne  i11 %add_ln915, i11 2047"   --->   Operation 277 'icmp' 'icmp_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/1] (1.34ns)   --->   "%icmp_ln1506_1 = icmp_eq  i52 %trunc_ln6, i52 0"   --->   Operation 278 'icmp' 'icmp_ln1506_1' <Predicate = (!icmp_ln885)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [2/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 279 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 5.29>
ST_15 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506)   --->   "%or_ln1506 = or i1 %icmp_ln1506_1, i1 %icmp_ln1506"   --->   Operation 280 'or' 'or_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 281 [1/2] (3.61ns)   --->   "%tmp = fcmp_olt  i64 %bitcast_ln734, i64 0"   --->   Operation 281 'dcmp' 'tmp' <Predicate = (!icmp_ln885)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 282 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506 = and i1 %or_ln1506, i1 %tmp"   --->   Operation 282 'and' 'and_ln1506' <Predicate = (!icmp_ln885)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %and_ln1506, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread, void" [src/hls/matmul.cpp:79]   --->   Operation 283 'br' 'br_ln79' <Predicate = (!icmp_ln885)> <Delay = 0.00>
ST_15 : Operation 284 [1/1] (1.35ns)   --->   "%store_ln80 = store i32 0, i6 %temp_output_0_V_addr_1" [src/hls/matmul.cpp:80]   --->   Operation 284 'store' 'store_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln80 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i.thread" [src/hls/matmul.cpp:80]   --->   Operation 285 'br' 'br_ln80' <Predicate = (!icmp_ln885 & and_ln1506)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 1.35>
ST_16 : Operation 286 [2/2] (1.35ns)   --->   "%temp_output_0_V_load = load i6 %temp_output_0_V_addr"   --->   Operation 286 'load' 'temp_output_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_2 = getelementptr i32 %temp_output_0_V, i64 0, i64 1"   --->   Operation 287 'getelementptr' 'temp_output_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_1 = load i6 %temp_output_0_V_addr_2"   --->   Operation 288 'load' 'temp_output_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 17 <SV = 6> <Delay = 1.35>
ST_17 : Operation 289 [1/2] (1.35ns)   --->   "%temp_output_0_V_load = load i6 %temp_output_0_V_addr"   --->   Operation 289 'load' 'temp_output_0_V_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 290 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_1 = load i6 %temp_output_0_V_addr_2"   --->   Operation 290 'load' 'temp_output_0_V_load_1' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_3 = getelementptr i32 %temp_output_0_V, i64 0, i64 2"   --->   Operation 291 'getelementptr' 'temp_output_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 292 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_2 = load i6 %temp_output_0_V_addr_3"   --->   Operation 292 'load' 'temp_output_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_4 = getelementptr i32 %temp_output_0_V, i64 0, i64 3"   --->   Operation 293 'getelementptr' 'temp_output_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 294 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_3 = load i6 %temp_output_0_V_addr_4"   --->   Operation 294 'load' 'temp_output_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 18 <SV = 7> <Delay = 1.35>
ST_18 : Operation 295 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_2 = load i6 %temp_output_0_V_addr_3"   --->   Operation 295 'load' 'temp_output_0_V_load_2' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 296 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_3 = load i6 %temp_output_0_V_addr_4"   --->   Operation 296 'load' 'temp_output_0_V_load_3' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 297 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_5 = getelementptr i32 %temp_output_0_V, i64 0, i64 4"   --->   Operation 297 'getelementptr' 'temp_output_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 298 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_4 = load i6 %temp_output_0_V_addr_5"   --->   Operation 298 'load' 'temp_output_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 299 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_6 = getelementptr i32 %temp_output_0_V, i64 0, i64 5"   --->   Operation 299 'getelementptr' 'temp_output_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 300 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_5 = load i6 %temp_output_0_V_addr_6"   --->   Operation 300 'load' 'temp_output_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 19 <SV = 8> <Delay = 1.35>
ST_19 : Operation 301 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_4 = load i6 %temp_output_0_V_addr_5"   --->   Operation 301 'load' 'temp_output_0_V_load_4' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 302 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_5 = load i6 %temp_output_0_V_addr_6"   --->   Operation 302 'load' 'temp_output_0_V_load_5' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 303 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_7 = getelementptr i32 %temp_output_0_V, i64 0, i64 6"   --->   Operation 303 'getelementptr' 'temp_output_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 304 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_6 = load i6 %temp_output_0_V_addr_7"   --->   Operation 304 'load' 'temp_output_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 305 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_8 = getelementptr i32 %temp_output_0_V, i64 0, i64 7"   --->   Operation 305 'getelementptr' 'temp_output_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 306 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_7 = load i6 %temp_output_0_V_addr_8"   --->   Operation 306 'load' 'temp_output_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 20 <SV = 9> <Delay = 1.35>
ST_20 : Operation 307 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_6 = load i6 %temp_output_0_V_addr_7"   --->   Operation 307 'load' 'temp_output_0_V_load_6' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 308 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_7 = load i6 %temp_output_0_V_addr_8"   --->   Operation 308 'load' 'temp_output_0_V_load_7' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 309 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_9 = getelementptr i32 %temp_output_0_V, i64 0, i64 8"   --->   Operation 309 'getelementptr' 'temp_output_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 310 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_8 = load i6 %temp_output_0_V_addr_9"   --->   Operation 310 'load' 'temp_output_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 311 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_10 = getelementptr i32 %temp_output_0_V, i64 0, i64 9"   --->   Operation 311 'getelementptr' 'temp_output_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 312 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_9 = load i6 %temp_output_0_V_addr_10"   --->   Operation 312 'load' 'temp_output_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 10> <Delay = 1.35>
ST_21 : Operation 313 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_8 = load i6 %temp_output_0_V_addr_9"   --->   Operation 313 'load' 'temp_output_0_V_load_8' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 314 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_9 = load i6 %temp_output_0_V_addr_10"   --->   Operation 314 'load' 'temp_output_0_V_load_9' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 315 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_11 = getelementptr i32 %temp_output_0_V, i64 0, i64 10"   --->   Operation 315 'getelementptr' 'temp_output_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 316 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_10 = load i6 %temp_output_0_V_addr_11"   --->   Operation 316 'load' 'temp_output_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 317 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_12 = getelementptr i32 %temp_output_0_V, i64 0, i64 11"   --->   Operation 317 'getelementptr' 'temp_output_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 318 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_11 = load i6 %temp_output_0_V_addr_12"   --->   Operation 318 'load' 'temp_output_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 22 <SV = 11> <Delay = 1.35>
ST_22 : Operation 319 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_10 = load i6 %temp_output_0_V_addr_11"   --->   Operation 319 'load' 'temp_output_0_V_load_10' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 320 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_11 = load i6 %temp_output_0_V_addr_12"   --->   Operation 320 'load' 'temp_output_0_V_load_11' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 321 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_13 = getelementptr i32 %temp_output_0_V, i64 0, i64 12"   --->   Operation 321 'getelementptr' 'temp_output_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 322 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_12 = load i6 %temp_output_0_V_addr_13"   --->   Operation 322 'load' 'temp_output_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 323 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_14 = getelementptr i32 %temp_output_0_V, i64 0, i64 13"   --->   Operation 323 'getelementptr' 'temp_output_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 324 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_13 = load i6 %temp_output_0_V_addr_14"   --->   Operation 324 'load' 'temp_output_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 23 <SV = 12> <Delay = 1.35>
ST_23 : Operation 325 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_12 = load i6 %temp_output_0_V_addr_13"   --->   Operation 325 'load' 'temp_output_0_V_load_12' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 326 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_13 = load i6 %temp_output_0_V_addr_14"   --->   Operation 326 'load' 'temp_output_0_V_load_13' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 327 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_15 = getelementptr i32 %temp_output_0_V, i64 0, i64 14"   --->   Operation 327 'getelementptr' 'temp_output_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 328 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_14 = load i6 %temp_output_0_V_addr_15"   --->   Operation 328 'load' 'temp_output_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 329 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_16 = getelementptr i32 %temp_output_0_V, i64 0, i64 15"   --->   Operation 329 'getelementptr' 'temp_output_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 330 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_15 = load i6 %temp_output_0_V_addr_16"   --->   Operation 330 'load' 'temp_output_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 24 <SV = 13> <Delay = 1.35>
ST_24 : Operation 331 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_14 = load i6 %temp_output_0_V_addr_15"   --->   Operation 331 'load' 'temp_output_0_V_load_14' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 332 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_15 = load i6 %temp_output_0_V_addr_16"   --->   Operation 332 'load' 'temp_output_0_V_load_15' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_17 = getelementptr i32 %temp_output_0_V, i64 0, i64 16"   --->   Operation 333 'getelementptr' 'temp_output_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 334 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_16 = load i6 %temp_output_0_V_addr_17"   --->   Operation 334 'load' 'temp_output_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 335 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_18 = getelementptr i32 %temp_output_0_V, i64 0, i64 17"   --->   Operation 335 'getelementptr' 'temp_output_0_V_addr_18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 336 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_17 = load i6 %temp_output_0_V_addr_18"   --->   Operation 336 'load' 'temp_output_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 25 <SV = 14> <Delay = 1.35>
ST_25 : Operation 337 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_16 = load i6 %temp_output_0_V_addr_17"   --->   Operation 337 'load' 'temp_output_0_V_load_16' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 338 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_17 = load i6 %temp_output_0_V_addr_18"   --->   Operation 338 'load' 'temp_output_0_V_load_17' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 339 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_19 = getelementptr i32 %temp_output_0_V, i64 0, i64 18"   --->   Operation 339 'getelementptr' 'temp_output_0_V_addr_19' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 340 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_18 = load i6 %temp_output_0_V_addr_19"   --->   Operation 340 'load' 'temp_output_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 341 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_20 = getelementptr i32 %temp_output_0_V, i64 0, i64 19"   --->   Operation 341 'getelementptr' 'temp_output_0_V_addr_20' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 342 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_19 = load i6 %temp_output_0_V_addr_20"   --->   Operation 342 'load' 'temp_output_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 26 <SV = 15> <Delay = 1.35>
ST_26 : Operation 343 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_18 = load i6 %temp_output_0_V_addr_19"   --->   Operation 343 'load' 'temp_output_0_V_load_18' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 344 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_19 = load i6 %temp_output_0_V_addr_20"   --->   Operation 344 'load' 'temp_output_0_V_load_19' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 345 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_21 = getelementptr i32 %temp_output_0_V, i64 0, i64 20"   --->   Operation 345 'getelementptr' 'temp_output_0_V_addr_21' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 346 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_20 = load i6 %temp_output_0_V_addr_21"   --->   Operation 346 'load' 'temp_output_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 347 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_22 = getelementptr i32 %temp_output_0_V, i64 0, i64 21"   --->   Operation 347 'getelementptr' 'temp_output_0_V_addr_22' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 348 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_21 = load i6 %temp_output_0_V_addr_22"   --->   Operation 348 'load' 'temp_output_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 27 <SV = 16> <Delay = 1.35>
ST_27 : Operation 349 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_20 = load i6 %temp_output_0_V_addr_21"   --->   Operation 349 'load' 'temp_output_0_V_load_20' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 350 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_21 = load i6 %temp_output_0_V_addr_22"   --->   Operation 350 'load' 'temp_output_0_V_load_21' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 351 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_23 = getelementptr i32 %temp_output_0_V, i64 0, i64 22"   --->   Operation 351 'getelementptr' 'temp_output_0_V_addr_23' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 352 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_22 = load i6 %temp_output_0_V_addr_23"   --->   Operation 352 'load' 'temp_output_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 353 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_24 = getelementptr i32 %temp_output_0_V, i64 0, i64 23"   --->   Operation 353 'getelementptr' 'temp_output_0_V_addr_24' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 354 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_23 = load i6 %temp_output_0_V_addr_24"   --->   Operation 354 'load' 'temp_output_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 28 <SV = 17> <Delay = 1.35>
ST_28 : Operation 355 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_22 = load i6 %temp_output_0_V_addr_23"   --->   Operation 355 'load' 'temp_output_0_V_load_22' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 356 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_23 = load i6 %temp_output_0_V_addr_24"   --->   Operation 356 'load' 'temp_output_0_V_load_23' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 357 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_25 = getelementptr i32 %temp_output_0_V, i64 0, i64 24"   --->   Operation 357 'getelementptr' 'temp_output_0_V_addr_25' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 358 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_24 = load i6 %temp_output_0_V_addr_25"   --->   Operation 358 'load' 'temp_output_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_28 : Operation 359 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_26 = getelementptr i32 %temp_output_0_V, i64 0, i64 25"   --->   Operation 359 'getelementptr' 'temp_output_0_V_addr_26' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 360 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_25 = load i6 %temp_output_0_V_addr_26"   --->   Operation 360 'load' 'temp_output_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 29 <SV = 18> <Delay = 1.35>
ST_29 : Operation 361 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_24 = load i6 %temp_output_0_V_addr_25"   --->   Operation 361 'load' 'temp_output_0_V_load_24' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 362 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_25 = load i6 %temp_output_0_V_addr_26"   --->   Operation 362 'load' 'temp_output_0_V_load_25' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 363 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_27 = getelementptr i32 %temp_output_0_V, i64 0, i64 26"   --->   Operation 363 'getelementptr' 'temp_output_0_V_addr_27' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 364 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_26 = load i6 %temp_output_0_V_addr_27"   --->   Operation 364 'load' 'temp_output_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_29 : Operation 365 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_28 = getelementptr i32 %temp_output_0_V, i64 0, i64 27"   --->   Operation 365 'getelementptr' 'temp_output_0_V_addr_28' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 366 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_27 = load i6 %temp_output_0_V_addr_28"   --->   Operation 366 'load' 'temp_output_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 30 <SV = 19> <Delay = 1.35>
ST_30 : Operation 367 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_26 = load i6 %temp_output_0_V_addr_27"   --->   Operation 367 'load' 'temp_output_0_V_load_26' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 368 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_27 = load i6 %temp_output_0_V_addr_28"   --->   Operation 368 'load' 'temp_output_0_V_load_27' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 369 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_29 = getelementptr i32 %temp_output_0_V, i64 0, i64 28"   --->   Operation 369 'getelementptr' 'temp_output_0_V_addr_29' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 370 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_28 = load i6 %temp_output_0_V_addr_29"   --->   Operation 370 'load' 'temp_output_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_30 : Operation 371 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_30 = getelementptr i32 %temp_output_0_V, i64 0, i64 29"   --->   Operation 371 'getelementptr' 'temp_output_0_V_addr_30' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 372 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_29 = load i6 %temp_output_0_V_addr_30"   --->   Operation 372 'load' 'temp_output_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 31 <SV = 20> <Delay = 1.35>
ST_31 : Operation 373 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_28 = load i6 %temp_output_0_V_addr_29"   --->   Operation 373 'load' 'temp_output_0_V_load_28' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 374 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_29 = load i6 %temp_output_0_V_addr_30"   --->   Operation 374 'load' 'temp_output_0_V_load_29' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 375 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_31 = getelementptr i32 %temp_output_0_V, i64 0, i64 30"   --->   Operation 375 'getelementptr' 'temp_output_0_V_addr_31' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 376 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_30 = load i6 %temp_output_0_V_addr_31"   --->   Operation 376 'load' 'temp_output_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_31 : Operation 377 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_32 = getelementptr i32 %temp_output_0_V, i64 0, i64 31"   --->   Operation 377 'getelementptr' 'temp_output_0_V_addr_32' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 378 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_31 = load i6 %temp_output_0_V_addr_32"   --->   Operation 378 'load' 'temp_output_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 32 <SV = 21> <Delay = 1.35>
ST_32 : Operation 379 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_30 = load i6 %temp_output_0_V_addr_31"   --->   Operation 379 'load' 'temp_output_0_V_load_30' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 380 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_31 = load i6 %temp_output_0_V_addr_32"   --->   Operation 380 'load' 'temp_output_0_V_load_31' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 381 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_33 = getelementptr i32 %temp_output_0_V, i64 0, i64 32"   --->   Operation 381 'getelementptr' 'temp_output_0_V_addr_33' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 382 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_32 = load i6 %temp_output_0_V_addr_33"   --->   Operation 382 'load' 'temp_output_0_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_32 : Operation 383 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_34 = getelementptr i32 %temp_output_0_V, i64 0, i64 33"   --->   Operation 383 'getelementptr' 'temp_output_0_V_addr_34' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 384 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_33 = load i6 %temp_output_0_V_addr_34"   --->   Operation 384 'load' 'temp_output_0_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 33 <SV = 22> <Delay = 1.35>
ST_33 : Operation 385 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_32 = load i6 %temp_output_0_V_addr_33"   --->   Operation 385 'load' 'temp_output_0_V_load_32' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 386 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_33 = load i6 %temp_output_0_V_addr_34"   --->   Operation 386 'load' 'temp_output_0_V_load_33' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 387 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_35 = getelementptr i32 %temp_output_0_V, i64 0, i64 34"   --->   Operation 387 'getelementptr' 'temp_output_0_V_addr_35' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 388 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_34 = load i6 %temp_output_0_V_addr_35"   --->   Operation 388 'load' 'temp_output_0_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_33 : Operation 389 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_36 = getelementptr i32 %temp_output_0_V, i64 0, i64 35"   --->   Operation 389 'getelementptr' 'temp_output_0_V_addr_36' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 390 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_35 = load i6 %temp_output_0_V_addr_36"   --->   Operation 390 'load' 'temp_output_0_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 34 <SV = 23> <Delay = 1.35>
ST_34 : Operation 391 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_34 = load i6 %temp_output_0_V_addr_35"   --->   Operation 391 'load' 'temp_output_0_V_load_34' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 392 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_35 = load i6 %temp_output_0_V_addr_36"   --->   Operation 392 'load' 'temp_output_0_V_load_35' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 393 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_37 = getelementptr i32 %temp_output_0_V, i64 0, i64 36"   --->   Operation 393 'getelementptr' 'temp_output_0_V_addr_37' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 394 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_36 = load i6 %temp_output_0_V_addr_37"   --->   Operation 394 'load' 'temp_output_0_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_34 : Operation 395 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_38 = getelementptr i32 %temp_output_0_V, i64 0, i64 37"   --->   Operation 395 'getelementptr' 'temp_output_0_V_addr_38' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 396 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_37 = load i6 %temp_output_0_V_addr_38"   --->   Operation 396 'load' 'temp_output_0_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 35 <SV = 24> <Delay = 1.35>
ST_35 : Operation 397 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_36 = load i6 %temp_output_0_V_addr_37"   --->   Operation 397 'load' 'temp_output_0_V_load_36' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 398 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_37 = load i6 %temp_output_0_V_addr_38"   --->   Operation 398 'load' 'temp_output_0_V_load_37' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 399 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_39 = getelementptr i32 %temp_output_0_V, i64 0, i64 38"   --->   Operation 399 'getelementptr' 'temp_output_0_V_addr_39' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 400 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_38 = load i6 %temp_output_0_V_addr_39"   --->   Operation 400 'load' 'temp_output_0_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_35 : Operation 401 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_40 = getelementptr i32 %temp_output_0_V, i64 0, i64 39"   --->   Operation 401 'getelementptr' 'temp_output_0_V_addr_40' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 402 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_39 = load i6 %temp_output_0_V_addr_40"   --->   Operation 402 'load' 'temp_output_0_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 36 <SV = 25> <Delay = 1.35>
ST_36 : Operation 403 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_38 = load i6 %temp_output_0_V_addr_39"   --->   Operation 403 'load' 'temp_output_0_V_load_38' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 404 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_39 = load i6 %temp_output_0_V_addr_40"   --->   Operation 404 'load' 'temp_output_0_V_load_39' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 405 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_41 = getelementptr i32 %temp_output_0_V, i64 0, i64 40"   --->   Operation 405 'getelementptr' 'temp_output_0_V_addr_41' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 406 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_40 = load i6 %temp_output_0_V_addr_41"   --->   Operation 406 'load' 'temp_output_0_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_36 : Operation 407 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_42 = getelementptr i32 %temp_output_0_V, i64 0, i64 41"   --->   Operation 407 'getelementptr' 'temp_output_0_V_addr_42' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 408 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_41 = load i6 %temp_output_0_V_addr_42"   --->   Operation 408 'load' 'temp_output_0_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 37 <SV = 26> <Delay = 1.35>
ST_37 : Operation 409 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_40 = load i6 %temp_output_0_V_addr_41"   --->   Operation 409 'load' 'temp_output_0_V_load_40' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 410 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_41 = load i6 %temp_output_0_V_addr_42"   --->   Operation 410 'load' 'temp_output_0_V_load_41' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 411 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_43 = getelementptr i32 %temp_output_0_V, i64 0, i64 42"   --->   Operation 411 'getelementptr' 'temp_output_0_V_addr_43' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 412 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_42 = load i6 %temp_output_0_V_addr_43"   --->   Operation 412 'load' 'temp_output_0_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_37 : Operation 413 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_44 = getelementptr i32 %temp_output_0_V, i64 0, i64 43"   --->   Operation 413 'getelementptr' 'temp_output_0_V_addr_44' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 414 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_43 = load i6 %temp_output_0_V_addr_44"   --->   Operation 414 'load' 'temp_output_0_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 38 <SV = 27> <Delay = 1.35>
ST_38 : Operation 415 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_42 = load i6 %temp_output_0_V_addr_43"   --->   Operation 415 'load' 'temp_output_0_V_load_42' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 416 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_43 = load i6 %temp_output_0_V_addr_44"   --->   Operation 416 'load' 'temp_output_0_V_load_43' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 417 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_45 = getelementptr i32 %temp_output_0_V, i64 0, i64 44"   --->   Operation 417 'getelementptr' 'temp_output_0_V_addr_45' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 418 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_44 = load i6 %temp_output_0_V_addr_45"   --->   Operation 418 'load' 'temp_output_0_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_38 : Operation 419 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_46 = getelementptr i32 %temp_output_0_V, i64 0, i64 45"   --->   Operation 419 'getelementptr' 'temp_output_0_V_addr_46' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 420 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_45 = load i6 %temp_output_0_V_addr_46"   --->   Operation 420 'load' 'temp_output_0_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 39 <SV = 28> <Delay = 1.35>
ST_39 : Operation 421 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_44 = load i6 %temp_output_0_V_addr_45"   --->   Operation 421 'load' 'temp_output_0_V_load_44' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 422 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_45 = load i6 %temp_output_0_V_addr_46"   --->   Operation 422 'load' 'temp_output_0_V_load_45' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 423 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_47 = getelementptr i32 %temp_output_0_V, i64 0, i64 46"   --->   Operation 423 'getelementptr' 'temp_output_0_V_addr_47' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 424 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_46 = load i6 %temp_output_0_V_addr_47"   --->   Operation 424 'load' 'temp_output_0_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 425 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_48 = getelementptr i32 %temp_output_0_V, i64 0, i64 47"   --->   Operation 425 'getelementptr' 'temp_output_0_V_addr_48' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 426 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_47 = load i6 %temp_output_0_V_addr_48"   --->   Operation 426 'load' 'temp_output_0_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 40 <SV = 29> <Delay = 1.35>
ST_40 : Operation 427 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_46 = load i6 %temp_output_0_V_addr_47"   --->   Operation 427 'load' 'temp_output_0_V_load_46' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 428 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_47 = load i6 %temp_output_0_V_addr_48"   --->   Operation 428 'load' 'temp_output_0_V_load_47' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 429 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_49 = getelementptr i32 %temp_output_0_V, i64 0, i64 48"   --->   Operation 429 'getelementptr' 'temp_output_0_V_addr_49' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 430 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_48 = load i6 %temp_output_0_V_addr_49"   --->   Operation 430 'load' 'temp_output_0_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_40 : Operation 431 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_50 = getelementptr i32 %temp_output_0_V, i64 0, i64 49"   --->   Operation 431 'getelementptr' 'temp_output_0_V_addr_50' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 432 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_49 = load i6 %temp_output_0_V_addr_50"   --->   Operation 432 'load' 'temp_output_0_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 41 <SV = 30> <Delay = 1.35>
ST_41 : Operation 433 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_48 = load i6 %temp_output_0_V_addr_49"   --->   Operation 433 'load' 'temp_output_0_V_load_48' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 434 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_49 = load i6 %temp_output_0_V_addr_50"   --->   Operation 434 'load' 'temp_output_0_V_load_49' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 435 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_51 = getelementptr i32 %temp_output_0_V, i64 0, i64 50"   --->   Operation 435 'getelementptr' 'temp_output_0_V_addr_51' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 436 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_50 = load i6 %temp_output_0_V_addr_51"   --->   Operation 436 'load' 'temp_output_0_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_41 : Operation 437 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_52 = getelementptr i32 %temp_output_0_V, i64 0, i64 51"   --->   Operation 437 'getelementptr' 'temp_output_0_V_addr_52' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 438 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_51 = load i6 %temp_output_0_V_addr_52"   --->   Operation 438 'load' 'temp_output_0_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 42 <SV = 31> <Delay = 1.35>
ST_42 : Operation 439 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_50 = load i6 %temp_output_0_V_addr_51"   --->   Operation 439 'load' 'temp_output_0_V_load_50' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 440 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_51 = load i6 %temp_output_0_V_addr_52"   --->   Operation 440 'load' 'temp_output_0_V_load_51' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 441 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_53 = getelementptr i32 %temp_output_0_V, i64 0, i64 52"   --->   Operation 441 'getelementptr' 'temp_output_0_V_addr_53' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 442 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_52 = load i6 %temp_output_0_V_addr_53"   --->   Operation 442 'load' 'temp_output_0_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_42 : Operation 443 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_54 = getelementptr i32 %temp_output_0_V, i64 0, i64 53"   --->   Operation 443 'getelementptr' 'temp_output_0_V_addr_54' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 444 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_53 = load i6 %temp_output_0_V_addr_54"   --->   Operation 444 'load' 'temp_output_0_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 43 <SV = 32> <Delay = 1.35>
ST_43 : Operation 445 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_52 = load i6 %temp_output_0_V_addr_53"   --->   Operation 445 'load' 'temp_output_0_V_load_52' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 446 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_53 = load i6 %temp_output_0_V_addr_54"   --->   Operation 446 'load' 'temp_output_0_V_load_53' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 447 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_55 = getelementptr i32 %temp_output_0_V, i64 0, i64 54"   --->   Operation 447 'getelementptr' 'temp_output_0_V_addr_55' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 448 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_54 = load i6 %temp_output_0_V_addr_55"   --->   Operation 448 'load' 'temp_output_0_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_43 : Operation 449 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_56 = getelementptr i32 %temp_output_0_V, i64 0, i64 55"   --->   Operation 449 'getelementptr' 'temp_output_0_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 450 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_55 = load i6 %temp_output_0_V_addr_56"   --->   Operation 450 'load' 'temp_output_0_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 44 <SV = 33> <Delay = 1.35>
ST_44 : Operation 451 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_54 = load i6 %temp_output_0_V_addr_55"   --->   Operation 451 'load' 'temp_output_0_V_load_54' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 452 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_55 = load i6 %temp_output_0_V_addr_56"   --->   Operation 452 'load' 'temp_output_0_V_load_55' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 453 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_57 = getelementptr i32 %temp_output_0_V, i64 0, i64 56"   --->   Operation 453 'getelementptr' 'temp_output_0_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 454 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_56 = load i6 %temp_output_0_V_addr_57"   --->   Operation 454 'load' 'temp_output_0_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_44 : Operation 455 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_58 = getelementptr i32 %temp_output_0_V, i64 0, i64 57"   --->   Operation 455 'getelementptr' 'temp_output_0_V_addr_58' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 456 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_57 = load i6 %temp_output_0_V_addr_58"   --->   Operation 456 'load' 'temp_output_0_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 45 <SV = 34> <Delay = 1.35>
ST_45 : Operation 457 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_56 = load i6 %temp_output_0_V_addr_57"   --->   Operation 457 'load' 'temp_output_0_V_load_56' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 458 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_57 = load i6 %temp_output_0_V_addr_58"   --->   Operation 458 'load' 'temp_output_0_V_load_57' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 459 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_59 = getelementptr i32 %temp_output_0_V, i64 0, i64 58"   --->   Operation 459 'getelementptr' 'temp_output_0_V_addr_59' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 460 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_58 = load i6 %temp_output_0_V_addr_59"   --->   Operation 460 'load' 'temp_output_0_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_45 : Operation 461 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_60 = getelementptr i32 %temp_output_0_V, i64 0, i64 59"   --->   Operation 461 'getelementptr' 'temp_output_0_V_addr_60' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 462 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_59 = load i6 %temp_output_0_V_addr_60"   --->   Operation 462 'load' 'temp_output_0_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 46 <SV = 35> <Delay = 1.35>
ST_46 : Operation 463 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_58 = load i6 %temp_output_0_V_addr_59"   --->   Operation 463 'load' 'temp_output_0_V_load_58' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 464 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_59 = load i6 %temp_output_0_V_addr_60"   --->   Operation 464 'load' 'temp_output_0_V_load_59' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 465 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_61 = getelementptr i32 %temp_output_0_V, i64 0, i64 60"   --->   Operation 465 'getelementptr' 'temp_output_0_V_addr_61' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 466 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_60 = load i6 %temp_output_0_V_addr_61"   --->   Operation 466 'load' 'temp_output_0_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_46 : Operation 467 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_62 = getelementptr i32 %temp_output_0_V, i64 0, i64 61"   --->   Operation 467 'getelementptr' 'temp_output_0_V_addr_62' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 468 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_61 = load i6 %temp_output_0_V_addr_62"   --->   Operation 468 'load' 'temp_output_0_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 47 <SV = 36> <Delay = 1.35>
ST_47 : Operation 469 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_60 = load i6 %temp_output_0_V_addr_61"   --->   Operation 469 'load' 'temp_output_0_V_load_60' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 470 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_61 = load i6 %temp_output_0_V_addr_62"   --->   Operation 470 'load' 'temp_output_0_V_load_61' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 471 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_63 = getelementptr i32 %temp_output_0_V, i64 0, i64 62"   --->   Operation 471 'getelementptr' 'temp_output_0_V_addr_63' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 472 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_62 = load i6 %temp_output_0_V_addr_63"   --->   Operation 472 'load' 'temp_output_0_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_47 : Operation 473 [1/1] (0.00ns)   --->   "%temp_output_0_V_addr_64 = getelementptr i32 %temp_output_0_V, i64 0, i64 63"   --->   Operation 473 'getelementptr' 'temp_output_0_V_addr_64' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 474 [2/2] (1.35ns)   --->   "%temp_output_0_V_load_63 = load i6 %temp_output_0_V_addr_64"   --->   Operation 474 'load' 'temp_output_0_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 48 <SV = 37> <Delay = 1.35>
ST_48 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i32 %temp_output_0_V_load"   --->   Operation 475 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i32 %temp_output_0_V_load_1"   --->   Operation 476 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 477 [1/1] (0.00ns)   --->   "%sext_ln1116_2 = sext i32 %temp_output_0_V_load_2"   --->   Operation 477 'sext' 'sext_ln1116_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 478 [1/1] (0.00ns)   --->   "%sext_ln1116_3 = sext i32 %temp_output_0_V_load_3"   --->   Operation 478 'sext' 'sext_ln1116_3' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln1116_4 = sext i32 %temp_output_0_V_load_4"   --->   Operation 479 'sext' 'sext_ln1116_4' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 480 [1/1] (0.00ns)   --->   "%sext_ln1116_5 = sext i32 %temp_output_0_V_load_5"   --->   Operation 480 'sext' 'sext_ln1116_5' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 481 [1/1] (0.00ns)   --->   "%sext_ln1116_6 = sext i32 %temp_output_0_V_load_6"   --->   Operation 481 'sext' 'sext_ln1116_6' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 482 [1/1] (0.00ns)   --->   "%sext_ln1116_7 = sext i32 %temp_output_0_V_load_7"   --->   Operation 482 'sext' 'sext_ln1116_7' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 483 [1/1] (0.00ns)   --->   "%sext_ln1116_8 = sext i32 %temp_output_0_V_load_8"   --->   Operation 483 'sext' 'sext_ln1116_8' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln1116_9 = sext i32 %temp_output_0_V_load_9"   --->   Operation 484 'sext' 'sext_ln1116_9' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1116_10 = sext i32 %temp_output_0_V_load_10"   --->   Operation 485 'sext' 'sext_ln1116_10' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1116_11 = sext i32 %temp_output_0_V_load_11"   --->   Operation 486 'sext' 'sext_ln1116_11' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 487 [1/1] (0.00ns)   --->   "%sext_ln1116_12 = sext i32 %temp_output_0_V_load_12"   --->   Operation 487 'sext' 'sext_ln1116_12' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 488 [1/1] (0.00ns)   --->   "%sext_ln1116_13 = sext i32 %temp_output_0_V_load_13"   --->   Operation 488 'sext' 'sext_ln1116_13' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 489 [1/1] (0.00ns)   --->   "%sext_ln1116_14 = sext i32 %temp_output_0_V_load_14"   --->   Operation 489 'sext' 'sext_ln1116_14' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1116_15 = sext i32 %temp_output_0_V_load_15"   --->   Operation 490 'sext' 'sext_ln1116_15' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 491 [1/1] (0.00ns)   --->   "%sext_ln1116_16 = sext i32 %temp_output_0_V_load_16"   --->   Operation 491 'sext' 'sext_ln1116_16' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 492 [1/1] (0.00ns)   --->   "%sext_ln1116_17 = sext i32 %temp_output_0_V_load_17"   --->   Operation 492 'sext' 'sext_ln1116_17' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln1116_18 = sext i32 %temp_output_0_V_load_18"   --->   Operation 493 'sext' 'sext_ln1116_18' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1116_19 = sext i32 %temp_output_0_V_load_19"   --->   Operation 494 'sext' 'sext_ln1116_19' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 495 [1/1] (0.00ns)   --->   "%sext_ln1116_20 = sext i32 %temp_output_0_V_load_20"   --->   Operation 495 'sext' 'sext_ln1116_20' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 496 [1/1] (0.00ns)   --->   "%sext_ln1116_21 = sext i32 %temp_output_0_V_load_21"   --->   Operation 496 'sext' 'sext_ln1116_21' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1116_22 = sext i32 %temp_output_0_V_load_22"   --->   Operation 497 'sext' 'sext_ln1116_22' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1116_23 = sext i32 %temp_output_0_V_load_23"   --->   Operation 498 'sext' 'sext_ln1116_23' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 499 [1/1] (0.00ns)   --->   "%sext_ln1116_24 = sext i32 %temp_output_0_V_load_24"   --->   Operation 499 'sext' 'sext_ln1116_24' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 500 [1/1] (0.00ns)   --->   "%sext_ln1116_25 = sext i32 %temp_output_0_V_load_25"   --->   Operation 500 'sext' 'sext_ln1116_25' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln1116_26 = sext i32 %temp_output_0_V_load_26"   --->   Operation 501 'sext' 'sext_ln1116_26' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 502 [1/1] (0.00ns)   --->   "%sext_ln1116_27 = sext i32 %temp_output_0_V_load_27"   --->   Operation 502 'sext' 'sext_ln1116_27' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln1116_28 = sext i32 %temp_output_0_V_load_28"   --->   Operation 503 'sext' 'sext_ln1116_28' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 504 [1/1] (0.00ns)   --->   "%sext_ln1116_29 = sext i32 %temp_output_0_V_load_29"   --->   Operation 504 'sext' 'sext_ln1116_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1116_30 = sext i32 %temp_output_0_V_load_30"   --->   Operation 505 'sext' 'sext_ln1116_30' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1116_31 = sext i32 %temp_output_0_V_load_31"   --->   Operation 506 'sext' 'sext_ln1116_31' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 507 [1/1] (0.00ns)   --->   "%sext_ln1116_32 = sext i32 %temp_output_0_V_load_32"   --->   Operation 507 'sext' 'sext_ln1116_32' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1116_33 = sext i32 %temp_output_0_V_load_33"   --->   Operation 508 'sext' 'sext_ln1116_33' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 509 [1/1] (0.00ns)   --->   "%sext_ln1116_34 = sext i32 %temp_output_0_V_load_34"   --->   Operation 509 'sext' 'sext_ln1116_34' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1116_35 = sext i32 %temp_output_0_V_load_35"   --->   Operation 510 'sext' 'sext_ln1116_35' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1116_36 = sext i32 %temp_output_0_V_load_36"   --->   Operation 511 'sext' 'sext_ln1116_36' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 512 [1/1] (0.00ns)   --->   "%sext_ln1116_37 = sext i32 %temp_output_0_V_load_37"   --->   Operation 512 'sext' 'sext_ln1116_37' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 513 [1/1] (0.00ns)   --->   "%sext_ln1116_38 = sext i32 %temp_output_0_V_load_38"   --->   Operation 513 'sext' 'sext_ln1116_38' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 514 [1/1] (0.00ns)   --->   "%sext_ln1116_39 = sext i32 %temp_output_0_V_load_39"   --->   Operation 514 'sext' 'sext_ln1116_39' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1116_40 = sext i32 %temp_output_0_V_load_40"   --->   Operation 515 'sext' 'sext_ln1116_40' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 516 [1/1] (0.00ns)   --->   "%sext_ln1116_41 = sext i32 %temp_output_0_V_load_41"   --->   Operation 516 'sext' 'sext_ln1116_41' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1116_42 = sext i32 %temp_output_0_V_load_42"   --->   Operation 517 'sext' 'sext_ln1116_42' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1116_43 = sext i32 %temp_output_0_V_load_43"   --->   Operation 518 'sext' 'sext_ln1116_43' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 519 [1/1] (0.00ns)   --->   "%sext_ln1116_44 = sext i32 %temp_output_0_V_load_44"   --->   Operation 519 'sext' 'sext_ln1116_44' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln1116_45 = sext i32 %temp_output_0_V_load_45"   --->   Operation 520 'sext' 'sext_ln1116_45' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 521 [1/1] (0.00ns)   --->   "%sext_ln1116_46 = sext i32 %temp_output_0_V_load_46"   --->   Operation 521 'sext' 'sext_ln1116_46' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 522 [1/1] (0.00ns)   --->   "%sext_ln1116_47 = sext i32 %temp_output_0_V_load_47"   --->   Operation 522 'sext' 'sext_ln1116_47' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 523 [1/1] (0.00ns)   --->   "%sext_ln1116_48 = sext i32 %temp_output_0_V_load_48"   --->   Operation 523 'sext' 'sext_ln1116_48' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln1116_49 = sext i32 %temp_output_0_V_load_49"   --->   Operation 524 'sext' 'sext_ln1116_49' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 525 [1/1] (0.00ns)   --->   "%sext_ln1116_50 = sext i32 %temp_output_0_V_load_50"   --->   Operation 525 'sext' 'sext_ln1116_50' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 526 [1/1] (0.00ns)   --->   "%sext_ln1116_51 = sext i32 %temp_output_0_V_load_51"   --->   Operation 526 'sext' 'sext_ln1116_51' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 527 [1/1] (0.00ns)   --->   "%sext_ln1116_52 = sext i32 %temp_output_0_V_load_52"   --->   Operation 527 'sext' 'sext_ln1116_52' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1116_53 = sext i32 %temp_output_0_V_load_53"   --->   Operation 528 'sext' 'sext_ln1116_53' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1116_54 = sext i32 %temp_output_0_V_load_54"   --->   Operation 529 'sext' 'sext_ln1116_54' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 530 [1/1] (0.00ns)   --->   "%sext_ln1116_55 = sext i32 %temp_output_0_V_load_55"   --->   Operation 530 'sext' 'sext_ln1116_55' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 531 [1/1] (0.00ns)   --->   "%sext_ln1116_56 = sext i32 %temp_output_0_V_load_56"   --->   Operation 531 'sext' 'sext_ln1116_56' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 532 [1/1] (0.00ns)   --->   "%sext_ln1116_57 = sext i32 %temp_output_0_V_load_57"   --->   Operation 532 'sext' 'sext_ln1116_57' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1116_58 = sext i32 %temp_output_0_V_load_58"   --->   Operation 533 'sext' 'sext_ln1116_58' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 534 [1/1] (0.00ns)   --->   "%sext_ln1116_59 = sext i32 %temp_output_0_V_load_59"   --->   Operation 534 'sext' 'sext_ln1116_59' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln1116_60 = sext i32 %temp_output_0_V_load_60"   --->   Operation 535 'sext' 'sext_ln1116_60' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 536 [1/1] (0.00ns)   --->   "%sext_ln1116_61 = sext i32 %temp_output_0_V_load_61"   --->   Operation 536 'sext' 'sext_ln1116_61' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 537 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_62 = load i6 %temp_output_0_V_addr_63"   --->   Operation 537 'load' 'temp_output_0_V_load_62' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln1116_62 = sext i32 %temp_output_0_V_load_62"   --->   Operation 538 'sext' 'sext_ln1116_62' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 539 [1/2] (1.35ns)   --->   "%temp_output_0_V_load_63 = load i6 %temp_output_0_V_addr_64"   --->   Operation 539 'load' 'temp_output_0_V_load_63' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_48 : Operation 540 [1/1] (0.00ns)   --->   "%temp_output_0_V_load_63_cast = sext i32 %temp_output_0_V_load_63"   --->   Operation 540 'sext' 'temp_output_0_V_load_63_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 541 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 541 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 49 <SV = 38> <Delay = 0.87>
ST_49 : Operation 542 [1/1] (0.00ns)   --->   "%j_1 = phi i5 %add_ln40, void %.split34, i5 0, void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:40]   --->   Operation 542 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 543 [1/1] (0.87ns)   --->   "%add_ln40 = add i5 %j_1, i5 1" [src/hls/matmul.cpp:40]   --->   Operation 543 'add' 'add_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 544 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 544 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 545 [1/1] (0.87ns)   --->   "%icmp_ln40 = icmp_eq  i5 %j_1, i5 16" [src/hls/matmul.cpp:40]   --->   Operation 545 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 546 [1/1] (0.00ns)   --->   "%empty_26 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 546 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 547 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %.split34, void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [src/hls/matmul.cpp:40]   --->   Operation 547 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 548 [1/1] (0.00ns)   --->   "%j_1_cast = zext i5 %j_1" [src/hls/matmul.cpp:40]   --->   Operation 548 'zext' 'j_1_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 549 [1/1] (0.00ns)   --->   "%layer2_weights_V_0_addr = getelementptr i8 %layer2_weights_V_0, i64 0, i64 %j_1_cast"   --->   Operation 549 'getelementptr' 'layer2_weights_V_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 550 [2/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr"   --->   Operation 550 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_49 : Operation 551 [1/1] (0.00ns)   --->   "%layer2_weights_V_1_addr = getelementptr i8 %layer2_weights_V_1, i64 0, i64 %j_1_cast"   --->   Operation 551 'getelementptr' 'layer2_weights_V_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 552 [2/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr"   --->   Operation 552 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_49 : Operation 553 [1/1] (0.00ns)   --->   "%layer2_weights_V_2_addr = getelementptr i7 %layer2_weights_V_2, i64 0, i64 %j_1_cast"   --->   Operation 553 'getelementptr' 'layer2_weights_V_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 554 [2/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr"   --->   Operation 554 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_49 : Operation 555 [1/1] (0.00ns)   --->   "%layer2_weights_V_3_addr = getelementptr i8 %layer2_weights_V_3, i64 0, i64 %j_1_cast"   --->   Operation 555 'getelementptr' 'layer2_weights_V_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 556 [2/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr"   --->   Operation 556 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_49 : Operation 557 [1/1] (0.00ns)   --->   "%layer2_weights_V_4_addr = getelementptr i7 %layer2_weights_V_4, i64 0, i64 %j_1_cast"   --->   Operation 557 'getelementptr' 'layer2_weights_V_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 558 [2/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr"   --->   Operation 558 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_49 : Operation 559 [1/1] (0.00ns)   --->   "%layer2_weights_V_5_addr = getelementptr i8 %layer2_weights_V_5, i64 0, i64 %j_1_cast"   --->   Operation 559 'getelementptr' 'layer2_weights_V_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_49 : Operation 560 [2/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr"   --->   Operation 560 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 50 <SV = 39> <Delay = 7.13>
ST_50 : Operation 561 [1/2] (0.79ns)   --->   "%layer2_weights_V_0_load = load i4 %layer2_weights_V_0_addr"   --->   Operation 561 'load' 'layer2_weights_V_0_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 562 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i8 %layer2_weights_V_0_load"   --->   Operation 562 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 563 [1/1] (3.88ns)   --->   "%mul_ln1118 = mul i40 %sext_ln1118_2, i40 %sext_ln1116"   --->   Operation 563 'mul' 'mul_ln1118' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 564 [1/2] (0.79ns)   --->   "%layer2_weights_V_1_load = load i4 %layer2_weights_V_1_addr"   --->   Operation 564 'load' 'layer2_weights_V_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 565 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i8 %layer2_weights_V_1_load"   --->   Operation 565 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 566 [1/1] (3.88ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118_3, i40 %sext_ln1116_1"   --->   Operation 566 'mul' 'mul_ln703' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln1118, i32 8, i32 39"   --->   Operation 567 'partselect' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 568 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_s, i8 0"   --->   Operation 568 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 569 [1/1] (1.23ns)   --->   "%add_ln1192 = add i40 %shl_ln, i40 %mul_ln703"   --->   Operation 569 'add' 'add_ln1192' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 570 [1/2] (0.79ns)   --->   "%layer2_weights_V_2_load = load i4 %layer2_weights_V_2_addr"   --->   Operation 570 'load' 'layer2_weights_V_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_50 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i7 %layer2_weights_V_2_load"   --->   Operation 571 'sext' 'sext_ln1118_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 572 [1/1] (3.88ns)   --->   "%mul_ln1118_2 = mul i39 %sext_ln1118_4, i39 %sext_ln1116_2"   --->   Operation 572 'mul' 'mul_ln1118_2' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 573 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192, i32 8, i32 39"   --->   Operation 573 'partselect' 'tmp_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 574 [1/1] (0.00ns)   --->   "%shl_ln728_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_4, i8 0"   --->   Operation 574 'bitconcatenate' 'shl_ln728_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 575 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i39 %mul_ln1118_2"   --->   Operation 575 'sext' 'sext_ln703_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 576 [1/1] (1.23ns)   --->   "%add_ln1192_1 = add i40 %shl_ln728_1, i40 %sext_ln703_2"   --->   Operation 576 'add' 'add_ln1192_1' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 577 [1/2] (0.79ns)   --->   "%layer2_weights_V_3_load = load i4 %layer2_weights_V_3_addr"   --->   Operation 577 'load' 'layer2_weights_V_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 578 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i8 %layer2_weights_V_3_load"   --->   Operation 578 'sext' 'sext_ln1118_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 579 [1/1] (3.88ns)   --->   "%mul_ln703_1 = mul i40 %sext_ln1118_5, i40 %sext_ln1116_3"   --->   Operation 579 'mul' 'mul_ln703_1' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 580 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_1, i32 8, i32 39"   --->   Operation 580 'partselect' 'tmp_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 581 [1/2] (0.79ns)   --->   "%layer2_weights_V_4_load = load i4 %layer2_weights_V_4_addr"   --->   Operation 581 'load' 'layer2_weights_V_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_50 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i7 %layer2_weights_V_4_load"   --->   Operation 582 'sext' 'sext_ln1118_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 583 [1/1] (3.88ns)   --->   "%mul_ln1118_4 = mul i39 %sext_ln1118_6, i39 %sext_ln1116_4"   --->   Operation 583 'mul' 'mul_ln1118_4' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 584 [1/2] (0.79ns)   --->   "%layer2_weights_V_5_load = load i4 %layer2_weights_V_5_addr"   --->   Operation 584 'load' 'layer2_weights_V_5_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 585 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i8 %layer2_weights_V_5_load"   --->   Operation 585 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 586 [1/1] (3.88ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_7, i40 %sext_ln1116_5"   --->   Operation 586 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 587 [1/1] (0.00ns)   --->   "%layer2_weights_V_6_addr = getelementptr i8 %layer2_weights_V_6, i64 0, i64 %j_1_cast"   --->   Operation 587 'getelementptr' 'layer2_weights_V_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 588 [2/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr"   --->   Operation 588 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 589 [1/1] (0.00ns)   --->   "%layer2_weights_V_7_addr = getelementptr i8 %layer2_weights_V_7, i64 0, i64 %j_1_cast"   --->   Operation 589 'getelementptr' 'layer2_weights_V_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 590 [2/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr"   --->   Operation 590 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 591 [1/1] (0.00ns)   --->   "%layer2_weights_V_8_addr = getelementptr i8 %layer2_weights_V_8, i64 0, i64 %j_1_cast"   --->   Operation 591 'getelementptr' 'layer2_weights_V_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 592 [2/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr"   --->   Operation 592 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 593 [1/1] (0.00ns)   --->   "%layer2_weights_V_9_addr = getelementptr i8 %layer2_weights_V_9, i64 0, i64 %j_1_cast"   --->   Operation 593 'getelementptr' 'layer2_weights_V_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 594 [2/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr"   --->   Operation 594 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_50 : Operation 595 [1/1] (0.00ns)   --->   "%layer2_weights_V_10_addr = getelementptr i8 %layer2_weights_V_10, i64 0, i64 %j_1_cast"   --->   Operation 595 'getelementptr' 'layer2_weights_V_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_50 : Operation 596 [2/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr"   --->   Operation 596 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 51 <SV = 40> <Delay = 7.13>
ST_51 : Operation 597 [1/1] (0.00ns)   --->   "%shl_ln728_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_10, i8 0"   --->   Operation 597 'bitconcatenate' 'shl_ln728_2' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 598 [1/1] (1.23ns)   --->   "%add_ln1192_2 = add i40 %shl_ln728_2, i40 %mul_ln703_1"   --->   Operation 598 'add' 'add_ln1192_2' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 599 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_2, i32 8, i32 39"   --->   Operation 599 'partselect' 'tmp_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 600 [1/1] (0.00ns)   --->   "%shl_ln728_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_11, i8 0"   --->   Operation 600 'bitconcatenate' 'shl_ln728_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 601 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i39 %mul_ln1118_4"   --->   Operation 601 'sext' 'sext_ln703_3' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 602 [1/1] (1.23ns)   --->   "%add_ln1192_3 = add i40 %shl_ln728_3, i40 %sext_ln703_3"   --->   Operation 602 'add' 'add_ln1192_3' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 603 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_3, i32 8, i32 39"   --->   Operation 603 'partselect' 'tmp_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 604 [1/1] (0.00ns)   --->   "%shl_ln728_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_12, i8 0"   --->   Operation 604 'bitconcatenate' 'shl_ln728_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 605 [1/1] (1.23ns)   --->   "%add_ln1192_4 = add i40 %shl_ln728_4, i40 %mul_ln703_2"   --->   Operation 605 'add' 'add_ln1192_4' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 606 [1/2] (0.79ns)   --->   "%layer2_weights_V_6_load = load i4 %layer2_weights_V_6_addr"   --->   Operation 606 'load' 'layer2_weights_V_6_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 607 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %layer2_weights_V_6_load"   --->   Operation 607 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 608 [1/1] (3.88ns)   --->   "%mul_ln703_3 = mul i40 %sext_ln1118_8, i40 %sext_ln1116_6"   --->   Operation 608 'mul' 'mul_ln703_3' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 609 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_4, i32 8, i32 39"   --->   Operation 609 'partselect' 'tmp_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 610 [1/1] (0.00ns)   --->   "%shl_ln728_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_13, i8 0"   --->   Operation 610 'bitconcatenate' 'shl_ln728_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 611 [1/1] (1.23ns)   --->   "%add_ln1192_5 = add i40 %shl_ln728_5, i40 %mul_ln703_3"   --->   Operation 611 'add' 'add_ln1192_5' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 612 [1/2] (0.79ns)   --->   "%layer2_weights_V_7_load = load i4 %layer2_weights_V_7_addr"   --->   Operation 612 'load' 'layer2_weights_V_7_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 613 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i8 %layer2_weights_V_7_load"   --->   Operation 613 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 614 [1/1] (3.88ns)   --->   "%mul_ln703_4 = mul i40 %sext_ln1118_9, i40 %sext_ln1116_7"   --->   Operation 614 'mul' 'mul_ln703_4' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 615 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_5, i32 8, i32 39"   --->   Operation 615 'partselect' 'tmp_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 616 [1/1] (0.00ns)   --->   "%shl_ln728_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_14, i8 0"   --->   Operation 616 'bitconcatenate' 'shl_ln728_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 617 [1/1] (1.23ns)   --->   "%add_ln1192_6 = add i40 %shl_ln728_6, i40 %mul_ln703_4"   --->   Operation 617 'add' 'add_ln1192_6' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 618 [1/2] (0.79ns)   --->   "%layer2_weights_V_8_load = load i4 %layer2_weights_V_8_addr"   --->   Operation 618 'load' 'layer2_weights_V_8_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 619 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i8 %layer2_weights_V_8_load"   --->   Operation 619 'sext' 'sext_ln1118_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 620 [1/1] (3.88ns)   --->   "%mul_ln703_5 = mul i40 %sext_ln1118_10, i40 %sext_ln1116_8"   --->   Operation 620 'mul' 'mul_ln703_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 621 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_6, i32 8, i32 39"   --->   Operation 621 'partselect' 'tmp_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 622 [1/2] (0.79ns)   --->   "%layer2_weights_V_9_load = load i4 %layer2_weights_V_9_addr"   --->   Operation 622 'load' 'layer2_weights_V_9_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 623 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i8 %layer2_weights_V_9_load"   --->   Operation 623 'sext' 'sext_ln1118_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 624 [1/1] (3.88ns)   --->   "%mul_ln703_6 = mul i40 %sext_ln1118_11, i40 %sext_ln1116_9"   --->   Operation 624 'mul' 'mul_ln703_6' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 625 [1/2] (0.79ns)   --->   "%layer2_weights_V_10_load = load i4 %layer2_weights_V_10_addr"   --->   Operation 625 'load' 'layer2_weights_V_10_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i8 %layer2_weights_V_10_load"   --->   Operation 626 'sext' 'sext_ln1118_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 627 [1/1] (3.88ns)   --->   "%mul_ln703_7 = mul i40 %sext_ln1118_12, i40 %sext_ln1116_10"   --->   Operation 627 'mul' 'mul_ln703_7' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 628 [1/1] (0.00ns)   --->   "%layer2_weights_V_11_addr = getelementptr i8 %layer2_weights_V_11, i64 0, i64 %j_1_cast"   --->   Operation 628 'getelementptr' 'layer2_weights_V_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 629 [2/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr"   --->   Operation 629 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 630 [1/1] (0.00ns)   --->   "%layer2_weights_V_12_addr = getelementptr i8 %layer2_weights_V_12, i64 0, i64 %j_1_cast"   --->   Operation 630 'getelementptr' 'layer2_weights_V_12_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 631 [2/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr"   --->   Operation 631 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 632 [1/1] (0.00ns)   --->   "%layer2_weights_V_13_addr = getelementptr i8 %layer2_weights_V_13, i64 0, i64 %j_1_cast"   --->   Operation 632 'getelementptr' 'layer2_weights_V_13_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 633 [2/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr"   --->   Operation 633 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 634 [1/1] (0.00ns)   --->   "%layer2_weights_V_14_addr = getelementptr i8 %layer2_weights_V_14, i64 0, i64 %j_1_cast"   --->   Operation 634 'getelementptr' 'layer2_weights_V_14_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 635 [2/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr"   --->   Operation 635 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_51 : Operation 636 [1/1] (0.00ns)   --->   "%layer2_weights_V_15_addr = getelementptr i8 %layer2_weights_V_15, i64 0, i64 %j_1_cast"   --->   Operation 636 'getelementptr' 'layer2_weights_V_15_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_51 : Operation 637 [2/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr"   --->   Operation 637 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 52 <SV = 41> <Delay = 7.13>
ST_52 : Operation 638 [1/1] (0.00ns)   --->   "%shl_ln728_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_15, i8 0"   --->   Operation 638 'bitconcatenate' 'shl_ln728_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 639 [1/1] (1.23ns)   --->   "%add_ln1192_7 = add i40 %shl_ln728_7, i40 %mul_ln703_5"   --->   Operation 639 'add' 'add_ln1192_7' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 640 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_7, i32 8, i32 39"   --->   Operation 640 'partselect' 'tmp_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 641 [1/1] (0.00ns)   --->   "%shl_ln728_8 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_16, i8 0"   --->   Operation 641 'bitconcatenate' 'shl_ln728_8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 642 [1/1] (1.23ns)   --->   "%add_ln1192_8 = add i40 %shl_ln728_8, i40 %mul_ln703_6"   --->   Operation 642 'add' 'add_ln1192_8' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 643 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_8, i32 8, i32 39"   --->   Operation 643 'partselect' 'tmp_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 644 [1/1] (0.00ns)   --->   "%shl_ln728_9 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_17, i8 0"   --->   Operation 644 'bitconcatenate' 'shl_ln728_9' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 645 [1/1] (1.23ns)   --->   "%add_ln1192_9 = add i40 %shl_ln728_9, i40 %mul_ln703_7"   --->   Operation 645 'add' 'add_ln1192_9' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 646 [1/2] (0.79ns)   --->   "%layer2_weights_V_11_load = load i4 %layer2_weights_V_11_addr"   --->   Operation 646 'load' 'layer2_weights_V_11_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 647 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i8 %layer2_weights_V_11_load"   --->   Operation 647 'sext' 'sext_ln1118_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 648 [1/1] (3.88ns)   --->   "%mul_ln703_8 = mul i40 %sext_ln1118_13, i40 %sext_ln1116_11"   --->   Operation 648 'mul' 'mul_ln703_8' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 649 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_9, i32 8, i32 39"   --->   Operation 649 'partselect' 'tmp_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 650 [1/1] (0.00ns)   --->   "%shl_ln728_s = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_18, i8 0"   --->   Operation 650 'bitconcatenate' 'shl_ln728_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 651 [1/1] (1.23ns)   --->   "%add_ln1192_10 = add i40 %shl_ln728_s, i40 %mul_ln703_8"   --->   Operation 651 'add' 'add_ln1192_10' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 652 [1/2] (0.79ns)   --->   "%layer2_weights_V_12_load = load i4 %layer2_weights_V_12_addr"   --->   Operation 652 'load' 'layer2_weights_V_12_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i8 %layer2_weights_V_12_load"   --->   Operation 653 'sext' 'sext_ln1118_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 654 [1/1] (3.88ns)   --->   "%mul_ln703_9 = mul i40 %sext_ln1118_14, i40 %sext_ln1116_12"   --->   Operation 654 'mul' 'mul_ln703_9' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 655 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_10, i32 8, i32 39"   --->   Operation 655 'partselect' 'tmp_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 656 [1/1] (0.00ns)   --->   "%shl_ln728_10 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_19, i8 0"   --->   Operation 656 'bitconcatenate' 'shl_ln728_10' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 657 [1/1] (1.23ns)   --->   "%add_ln1192_11 = add i40 %shl_ln728_10, i40 %mul_ln703_9"   --->   Operation 657 'add' 'add_ln1192_11' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 658 [1/2] (0.79ns)   --->   "%layer2_weights_V_13_load = load i4 %layer2_weights_V_13_addr"   --->   Operation 658 'load' 'layer2_weights_V_13_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 659 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i8 %layer2_weights_V_13_load"   --->   Operation 659 'sext' 'sext_ln1118_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 660 [1/1] (3.88ns)   --->   "%mul_ln703_10 = mul i40 %sext_ln1118_15, i40 %sext_ln1116_13"   --->   Operation 660 'mul' 'mul_ln703_10' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 661 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_11, i32 8, i32 39"   --->   Operation 661 'partselect' 'tmp_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 662 [1/2] (0.79ns)   --->   "%layer2_weights_V_14_load = load i4 %layer2_weights_V_14_addr"   --->   Operation 662 'load' 'layer2_weights_V_14_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 663 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i8 %layer2_weights_V_14_load"   --->   Operation 663 'sext' 'sext_ln1118_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 664 [1/1] (3.88ns)   --->   "%mul_ln703_11 = mul i40 %sext_ln1118_16, i40 %sext_ln1116_14"   --->   Operation 664 'mul' 'mul_ln703_11' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 665 [1/2] (0.79ns)   --->   "%layer2_weights_V_15_load = load i4 %layer2_weights_V_15_addr"   --->   Operation 665 'load' 'layer2_weights_V_15_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 666 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i8 %layer2_weights_V_15_load"   --->   Operation 666 'sext' 'sext_ln1118_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 667 [1/1] (3.88ns)   --->   "%mul_ln703_12 = mul i40 %sext_ln1118_17, i40 %sext_ln1116_15"   --->   Operation 667 'mul' 'mul_ln703_12' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 668 [1/1] (0.00ns)   --->   "%layer2_weights_V_16_addr = getelementptr i8 %layer2_weights_V_16, i64 0, i64 %j_1_cast"   --->   Operation 668 'getelementptr' 'layer2_weights_V_16_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 669 [2/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr"   --->   Operation 669 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 670 [1/1] (0.00ns)   --->   "%layer2_weights_V_17_addr = getelementptr i8 %layer2_weights_V_17, i64 0, i64 %j_1_cast"   --->   Operation 670 'getelementptr' 'layer2_weights_V_17_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 671 [2/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr"   --->   Operation 671 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 672 [1/1] (0.00ns)   --->   "%layer2_weights_V_18_addr = getelementptr i8 %layer2_weights_V_18, i64 0, i64 %j_1_cast"   --->   Operation 672 'getelementptr' 'layer2_weights_V_18_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 673 [2/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr"   --->   Operation 673 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_52 : Operation 674 [1/1] (0.00ns)   --->   "%layer2_weights_V_19_addr = getelementptr i7 %layer2_weights_V_19, i64 0, i64 %j_1_cast"   --->   Operation 674 'getelementptr' 'layer2_weights_V_19_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 675 [2/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr"   --->   Operation 675 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_52 : Operation 676 [1/1] (0.00ns)   --->   "%layer2_weights_V_20_addr = getelementptr i8 %layer2_weights_V_20, i64 0, i64 %j_1_cast"   --->   Operation 676 'getelementptr' 'layer2_weights_V_20_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_52 : Operation 677 [2/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr"   --->   Operation 677 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 53 <SV = 42> <Delay = 7.13>
ST_53 : Operation 678 [1/1] (0.00ns)   --->   "%shl_ln728_11 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_20, i8 0"   --->   Operation 678 'bitconcatenate' 'shl_ln728_11' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 679 [1/1] (1.23ns)   --->   "%add_ln1192_12 = add i40 %shl_ln728_11, i40 %mul_ln703_10"   --->   Operation 679 'add' 'add_ln1192_12' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 680 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_12, i32 8, i32 39"   --->   Operation 680 'partselect' 'tmp_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 681 [1/1] (0.00ns)   --->   "%shl_ln728_12 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_21, i8 0"   --->   Operation 681 'bitconcatenate' 'shl_ln728_12' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 682 [1/1] (1.23ns)   --->   "%add_ln1192_13 = add i40 %shl_ln728_12, i40 %mul_ln703_11"   --->   Operation 682 'add' 'add_ln1192_13' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_13, i32 8, i32 39"   --->   Operation 683 'partselect' 'tmp_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 684 [1/1] (0.00ns)   --->   "%shl_ln728_13 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_22, i8 0"   --->   Operation 684 'bitconcatenate' 'shl_ln728_13' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 685 [1/1] (1.23ns)   --->   "%add_ln1192_14 = add i40 %shl_ln728_13, i40 %mul_ln703_12"   --->   Operation 685 'add' 'add_ln1192_14' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 686 [1/2] (0.79ns)   --->   "%layer2_weights_V_16_load = load i4 %layer2_weights_V_16_addr"   --->   Operation 686 'load' 'layer2_weights_V_16_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 687 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i8 %layer2_weights_V_16_load"   --->   Operation 687 'sext' 'sext_ln1118_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 688 [1/1] (3.88ns)   --->   "%mul_ln703_13 = mul i40 %sext_ln1118_18, i40 %sext_ln1116_16"   --->   Operation 688 'mul' 'mul_ln703_13' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_14, i32 8, i32 39"   --->   Operation 689 'partselect' 'tmp_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 690 [1/1] (0.00ns)   --->   "%shl_ln728_14 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_23, i8 0"   --->   Operation 690 'bitconcatenate' 'shl_ln728_14' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 691 [1/1] (1.23ns)   --->   "%add_ln1192_15 = add i40 %shl_ln728_14, i40 %mul_ln703_13"   --->   Operation 691 'add' 'add_ln1192_15' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 692 [1/2] (0.79ns)   --->   "%layer2_weights_V_17_load = load i4 %layer2_weights_V_17_addr"   --->   Operation 692 'load' 'layer2_weights_V_17_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 693 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i8 %layer2_weights_V_17_load"   --->   Operation 693 'sext' 'sext_ln1118_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 694 [1/1] (3.88ns)   --->   "%mul_ln703_14 = mul i40 %sext_ln1118_19, i40 %sext_ln1116_17"   --->   Operation 694 'mul' 'mul_ln703_14' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_15, i32 8, i32 39"   --->   Operation 695 'partselect' 'tmp_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 696 [1/1] (0.00ns)   --->   "%shl_ln728_15 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_24, i8 0"   --->   Operation 696 'bitconcatenate' 'shl_ln728_15' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 697 [1/1] (1.23ns)   --->   "%add_ln1192_16 = add i40 %shl_ln728_15, i40 %mul_ln703_14"   --->   Operation 697 'add' 'add_ln1192_16' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 698 [1/2] (0.79ns)   --->   "%layer2_weights_V_18_load = load i4 %layer2_weights_V_18_addr"   --->   Operation 698 'load' 'layer2_weights_V_18_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i8 %layer2_weights_V_18_load"   --->   Operation 699 'sext' 'sext_ln1118_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 700 [1/1] (3.88ns)   --->   "%mul_ln703_15 = mul i40 %sext_ln1118_20, i40 %sext_ln1116_18"   --->   Operation 700 'mul' 'mul_ln703_15' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_16, i32 8, i32 39"   --->   Operation 701 'partselect' 'tmp_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 702 [1/2] (0.79ns)   --->   "%layer2_weights_V_19_load = load i4 %layer2_weights_V_19_addr"   --->   Operation 702 'load' 'layer2_weights_V_19_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_53 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i7 %layer2_weights_V_19_load"   --->   Operation 703 'sext' 'sext_ln1118_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 704 [1/1] (3.88ns)   --->   "%mul_ln1118_5 = mul i39 %sext_ln1118_21, i39 %sext_ln1116_19"   --->   Operation 704 'mul' 'mul_ln1118_5' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 705 [1/2] (0.79ns)   --->   "%layer2_weights_V_20_load = load i4 %layer2_weights_V_20_addr"   --->   Operation 705 'load' 'layer2_weights_V_20_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 706 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i8 %layer2_weights_V_20_load"   --->   Operation 706 'sext' 'sext_ln1118_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 707 [1/1] (3.88ns)   --->   "%mul_ln703_16 = mul i40 %sext_ln1118_22, i40 %sext_ln1116_20"   --->   Operation 707 'mul' 'mul_ln703_16' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 708 [1/1] (0.00ns)   --->   "%layer2_weights_V_21_addr = getelementptr i8 %layer2_weights_V_21, i64 0, i64 %j_1_cast"   --->   Operation 708 'getelementptr' 'layer2_weights_V_21_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 709 [2/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr"   --->   Operation 709 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 710 [1/1] (0.00ns)   --->   "%layer2_weights_V_22_addr = getelementptr i8 %layer2_weights_V_22, i64 0, i64 %j_1_cast"   --->   Operation 710 'getelementptr' 'layer2_weights_V_22_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 711 [2/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr"   --->   Operation 711 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 712 [1/1] (0.00ns)   --->   "%layer2_weights_V_23_addr = getelementptr i8 %layer2_weights_V_23, i64 0, i64 %j_1_cast"   --->   Operation 712 'getelementptr' 'layer2_weights_V_23_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 713 [2/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr"   --->   Operation 713 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 714 [1/1] (0.00ns)   --->   "%layer2_weights_V_24_addr = getelementptr i8 %layer2_weights_V_24, i64 0, i64 %j_1_cast"   --->   Operation 714 'getelementptr' 'layer2_weights_V_24_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 715 [2/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr"   --->   Operation 715 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_53 : Operation 716 [1/1] (0.00ns)   --->   "%layer2_weights_V_25_addr = getelementptr i8 %layer2_weights_V_25, i64 0, i64 %j_1_cast"   --->   Operation 716 'getelementptr' 'layer2_weights_V_25_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_53 : Operation 717 [2/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr"   --->   Operation 717 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 54 <SV = 43> <Delay = 7.13>
ST_54 : Operation 718 [1/1] (0.00ns)   --->   "%shl_ln728_16 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_25, i8 0"   --->   Operation 718 'bitconcatenate' 'shl_ln728_16' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 719 [1/1] (1.23ns)   --->   "%add_ln1192_17 = add i40 %shl_ln728_16, i40 %mul_ln703_15"   --->   Operation 719 'add' 'add_ln1192_17' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 720 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_17, i32 8, i32 39"   --->   Operation 720 'partselect' 'tmp_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 721 [1/1] (0.00ns)   --->   "%shl_ln728_17 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_26, i8 0"   --->   Operation 721 'bitconcatenate' 'shl_ln728_17' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i39 %mul_ln1118_5"   --->   Operation 722 'sext' 'sext_ln703_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 723 [1/1] (1.23ns)   --->   "%add_ln1192_18 = add i40 %shl_ln728_17, i40 %sext_ln703_4"   --->   Operation 723 'add' 'add_ln1192_18' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 724 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_18, i32 8, i32 39"   --->   Operation 724 'partselect' 'tmp_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 725 [1/1] (0.00ns)   --->   "%shl_ln728_18 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_27, i8 0"   --->   Operation 725 'bitconcatenate' 'shl_ln728_18' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 726 [1/1] (1.23ns)   --->   "%add_ln1192_19 = add i40 %shl_ln728_18, i40 %mul_ln703_16"   --->   Operation 726 'add' 'add_ln1192_19' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 727 [1/2] (0.79ns)   --->   "%layer2_weights_V_21_load = load i4 %layer2_weights_V_21_addr"   --->   Operation 727 'load' 'layer2_weights_V_21_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i8 %layer2_weights_V_21_load"   --->   Operation 728 'sext' 'sext_ln1118_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 729 [1/1] (3.88ns)   --->   "%mul_ln703_17 = mul i40 %sext_ln1118_23, i40 %sext_ln1116_21"   --->   Operation 729 'mul' 'mul_ln703_17' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_19, i32 8, i32 39"   --->   Operation 730 'partselect' 'tmp_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 731 [1/1] (0.00ns)   --->   "%shl_ln728_19 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_28, i8 0"   --->   Operation 731 'bitconcatenate' 'shl_ln728_19' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 732 [1/1] (1.23ns)   --->   "%add_ln1192_20 = add i40 %shl_ln728_19, i40 %mul_ln703_17"   --->   Operation 732 'add' 'add_ln1192_20' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 733 [1/2] (0.79ns)   --->   "%layer2_weights_V_22_load = load i4 %layer2_weights_V_22_addr"   --->   Operation 733 'load' 'layer2_weights_V_22_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i8 %layer2_weights_V_22_load"   --->   Operation 734 'sext' 'sext_ln1118_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 735 [1/1] (3.88ns)   --->   "%mul_ln703_18 = mul i40 %sext_ln1118_24, i40 %sext_ln1116_22"   --->   Operation 735 'mul' 'mul_ln703_18' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 736 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_20, i32 8, i32 39"   --->   Operation 736 'partselect' 'tmp_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 737 [1/1] (0.00ns)   --->   "%shl_ln728_20 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_29, i8 0"   --->   Operation 737 'bitconcatenate' 'shl_ln728_20' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 738 [1/1] (1.23ns)   --->   "%add_ln1192_21 = add i40 %shl_ln728_20, i40 %mul_ln703_18"   --->   Operation 738 'add' 'add_ln1192_21' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 739 [1/2] (0.79ns)   --->   "%layer2_weights_V_23_load = load i4 %layer2_weights_V_23_addr"   --->   Operation 739 'load' 'layer2_weights_V_23_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln1118_25 = sext i8 %layer2_weights_V_23_load"   --->   Operation 740 'sext' 'sext_ln1118_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 741 [1/1] (3.88ns)   --->   "%mul_ln703_19 = mul i40 %sext_ln1118_25, i40 %sext_ln1116_23"   --->   Operation 741 'mul' 'mul_ln703_19' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 742 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_21, i32 8, i32 39"   --->   Operation 742 'partselect' 'tmp_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 743 [1/2] (0.79ns)   --->   "%layer2_weights_V_24_load = load i4 %layer2_weights_V_24_addr"   --->   Operation 743 'load' 'layer2_weights_V_24_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1118_26 = sext i8 %layer2_weights_V_24_load"   --->   Operation 744 'sext' 'sext_ln1118_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 745 [1/1] (3.88ns)   --->   "%mul_ln703_20 = mul i40 %sext_ln1118_26, i40 %sext_ln1116_24"   --->   Operation 745 'mul' 'mul_ln703_20' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 746 [1/2] (0.79ns)   --->   "%layer2_weights_V_25_load = load i4 %layer2_weights_V_25_addr"   --->   Operation 746 'load' 'layer2_weights_V_25_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1118_27 = sext i8 %layer2_weights_V_25_load"   --->   Operation 747 'sext' 'sext_ln1118_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 748 [1/1] (3.88ns)   --->   "%mul_ln703_21 = mul i40 %sext_ln1118_27, i40 %sext_ln1116_25"   --->   Operation 748 'mul' 'mul_ln703_21' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 749 [1/1] (0.00ns)   --->   "%layer2_weights_V_26_addr = getelementptr i8 %layer2_weights_V_26, i64 0, i64 %j_1_cast"   --->   Operation 749 'getelementptr' 'layer2_weights_V_26_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 750 [2/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr"   --->   Operation 750 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 751 [1/1] (0.00ns)   --->   "%layer2_weights_V_27_addr = getelementptr i8 %layer2_weights_V_27, i64 0, i64 %j_1_cast"   --->   Operation 751 'getelementptr' 'layer2_weights_V_27_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 752 [2/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr"   --->   Operation 752 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 753 [1/1] (0.00ns)   --->   "%layer2_weights_V_28_addr = getelementptr i8 %layer2_weights_V_28, i64 0, i64 %j_1_cast"   --->   Operation 753 'getelementptr' 'layer2_weights_V_28_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 754 [2/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr"   --->   Operation 754 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 755 [1/1] (0.00ns)   --->   "%layer2_weights_V_29_addr = getelementptr i8 %layer2_weights_V_29, i64 0, i64 %j_1_cast"   --->   Operation 755 'getelementptr' 'layer2_weights_V_29_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 756 [2/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr"   --->   Operation 756 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_54 : Operation 757 [1/1] (0.00ns)   --->   "%layer2_weights_V_30_addr = getelementptr i8 %layer2_weights_V_30, i64 0, i64 %j_1_cast"   --->   Operation 757 'getelementptr' 'layer2_weights_V_30_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_54 : Operation 758 [2/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr"   --->   Operation 758 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 55 <SV = 44> <Delay = 7.13>
ST_55 : Operation 759 [1/1] (0.00ns)   --->   "%shl_ln728_21 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_30, i8 0"   --->   Operation 759 'bitconcatenate' 'shl_ln728_21' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 760 [1/1] (1.23ns)   --->   "%add_ln1192_22 = add i40 %shl_ln728_21, i40 %mul_ln703_19"   --->   Operation 760 'add' 'add_ln1192_22' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 761 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_22, i32 8, i32 39"   --->   Operation 761 'partselect' 'tmp_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 762 [1/1] (0.00ns)   --->   "%shl_ln728_22 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_31, i8 0"   --->   Operation 762 'bitconcatenate' 'shl_ln728_22' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 763 [1/1] (1.23ns)   --->   "%add_ln1192_23 = add i40 %shl_ln728_22, i40 %mul_ln703_20"   --->   Operation 763 'add' 'add_ln1192_23' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_23, i32 8, i32 39"   --->   Operation 764 'partselect' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 765 [1/1] (0.00ns)   --->   "%shl_ln728_23 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_32, i8 0"   --->   Operation 765 'bitconcatenate' 'shl_ln728_23' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 766 [1/1] (1.23ns)   --->   "%add_ln1192_24 = add i40 %shl_ln728_23, i40 %mul_ln703_21"   --->   Operation 766 'add' 'add_ln1192_24' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 767 [1/2] (0.79ns)   --->   "%layer2_weights_V_26_load = load i4 %layer2_weights_V_26_addr"   --->   Operation 767 'load' 'layer2_weights_V_26_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 768 [1/1] (0.00ns)   --->   "%sext_ln1118_28 = sext i8 %layer2_weights_V_26_load"   --->   Operation 768 'sext' 'sext_ln1118_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 769 [1/1] (3.88ns)   --->   "%mul_ln703_22 = mul i40 %sext_ln1118_28, i40 %sext_ln1116_26"   --->   Operation 769 'mul' 'mul_ln703_22' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_24, i32 8, i32 39"   --->   Operation 770 'partselect' 'tmp_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 771 [1/1] (0.00ns)   --->   "%shl_ln728_24 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_33, i8 0"   --->   Operation 771 'bitconcatenate' 'shl_ln728_24' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 772 [1/1] (1.23ns)   --->   "%add_ln1192_25 = add i40 %shl_ln728_24, i40 %mul_ln703_22"   --->   Operation 772 'add' 'add_ln1192_25' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 773 [1/2] (0.79ns)   --->   "%layer2_weights_V_27_load = load i4 %layer2_weights_V_27_addr"   --->   Operation 773 'load' 'layer2_weights_V_27_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 774 [1/1] (0.00ns)   --->   "%sext_ln1118_29 = sext i8 %layer2_weights_V_27_load"   --->   Operation 774 'sext' 'sext_ln1118_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 775 [1/1] (3.88ns)   --->   "%mul_ln703_23 = mul i40 %sext_ln1118_29, i40 %sext_ln1116_27"   --->   Operation 775 'mul' 'mul_ln703_23' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_25, i32 8, i32 39"   --->   Operation 776 'partselect' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 777 [1/1] (0.00ns)   --->   "%shl_ln728_25 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_34, i8 0"   --->   Operation 777 'bitconcatenate' 'shl_ln728_25' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 778 [1/1] (1.23ns)   --->   "%add_ln1192_26 = add i40 %shl_ln728_25, i40 %mul_ln703_23"   --->   Operation 778 'add' 'add_ln1192_26' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 779 [1/2] (0.79ns)   --->   "%layer2_weights_V_28_load = load i4 %layer2_weights_V_28_addr"   --->   Operation 779 'load' 'layer2_weights_V_28_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1118_30 = sext i8 %layer2_weights_V_28_load"   --->   Operation 780 'sext' 'sext_ln1118_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 781 [1/1] (3.88ns)   --->   "%mul_ln703_24 = mul i40 %sext_ln1118_30, i40 %sext_ln1116_28"   --->   Operation 781 'mul' 'mul_ln703_24' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_26, i32 8, i32 39"   --->   Operation 782 'partselect' 'tmp_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 783 [1/2] (0.79ns)   --->   "%layer2_weights_V_29_load = load i4 %layer2_weights_V_29_addr"   --->   Operation 783 'load' 'layer2_weights_V_29_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1118_31 = sext i8 %layer2_weights_V_29_load"   --->   Operation 784 'sext' 'sext_ln1118_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 785 [1/1] (3.88ns)   --->   "%mul_ln703_25 = mul i40 %sext_ln1118_31, i40 %sext_ln1116_29"   --->   Operation 785 'mul' 'mul_ln703_25' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 786 [1/2] (0.79ns)   --->   "%layer2_weights_V_30_load = load i4 %layer2_weights_V_30_addr"   --->   Operation 786 'load' 'layer2_weights_V_30_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i8 %layer2_weights_V_30_load"   --->   Operation 787 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 788 [1/1] (3.88ns)   --->   "%mul_ln703_26 = mul i40 %sext_ln1118_32, i40 %sext_ln1116_30"   --->   Operation 788 'mul' 'mul_ln703_26' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 789 [1/1] (0.00ns)   --->   "%layer2_weights_V_31_addr = getelementptr i7 %layer2_weights_V_31, i64 0, i64 %j_1_cast"   --->   Operation 789 'getelementptr' 'layer2_weights_V_31_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 790 [2/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr"   --->   Operation 790 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_55 : Operation 791 [1/1] (0.00ns)   --->   "%layer2_weights_V_32_addr = getelementptr i8 %layer2_weights_V_32, i64 0, i64 %j_1_cast"   --->   Operation 791 'getelementptr' 'layer2_weights_V_32_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 792 [2/2] (0.79ns)   --->   "%layer2_weights_V_32_load = load i4 %layer2_weights_V_32_addr"   --->   Operation 792 'load' 'layer2_weights_V_32_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 793 [1/1] (0.00ns)   --->   "%layer2_weights_V_33_addr = getelementptr i8 %layer2_weights_V_33, i64 0, i64 %j_1_cast"   --->   Operation 793 'getelementptr' 'layer2_weights_V_33_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 794 [2/2] (0.79ns)   --->   "%layer2_weights_V_33_load = load i4 %layer2_weights_V_33_addr"   --->   Operation 794 'load' 'layer2_weights_V_33_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 795 [1/1] (0.00ns)   --->   "%layer2_weights_V_34_addr = getelementptr i8 %layer2_weights_V_34, i64 0, i64 %j_1_cast"   --->   Operation 795 'getelementptr' 'layer2_weights_V_34_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 796 [2/2] (0.79ns)   --->   "%layer2_weights_V_34_load = load i4 %layer2_weights_V_34_addr"   --->   Operation 796 'load' 'layer2_weights_V_34_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_55 : Operation 797 [1/1] (0.00ns)   --->   "%layer2_weights_V_35_addr = getelementptr i8 %layer2_weights_V_35, i64 0, i64 %j_1_cast"   --->   Operation 797 'getelementptr' 'layer2_weights_V_35_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_55 : Operation 798 [2/2] (0.79ns)   --->   "%layer2_weights_V_35_load = load i4 %layer2_weights_V_35_addr"   --->   Operation 798 'load' 'layer2_weights_V_35_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 56 <SV = 45> <Delay = 7.13>
ST_56 : Operation 799 [1/1] (0.00ns)   --->   "%shl_ln728_26 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_35, i8 0"   --->   Operation 799 'bitconcatenate' 'shl_ln728_26' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 800 [1/1] (1.23ns)   --->   "%add_ln1192_27 = add i40 %shl_ln728_26, i40 %mul_ln703_24"   --->   Operation 800 'add' 'add_ln1192_27' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 801 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_27, i32 8, i32 39"   --->   Operation 801 'partselect' 'tmp_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 802 [1/1] (0.00ns)   --->   "%shl_ln728_27 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_36, i8 0"   --->   Operation 802 'bitconcatenate' 'shl_ln728_27' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 803 [1/1] (1.23ns)   --->   "%add_ln1192_28 = add i40 %shl_ln728_27, i40 %mul_ln703_25"   --->   Operation 803 'add' 'add_ln1192_28' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_28, i32 8, i32 39"   --->   Operation 804 'partselect' 'tmp_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 805 [1/1] (0.00ns)   --->   "%shl_ln728_28 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_37, i8 0"   --->   Operation 805 'bitconcatenate' 'shl_ln728_28' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 806 [1/1] (1.23ns)   --->   "%add_ln1192_29 = add i40 %shl_ln728_28, i40 %mul_ln703_26"   --->   Operation 806 'add' 'add_ln1192_29' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 807 [1/2] (0.79ns)   --->   "%layer2_weights_V_31_load = load i4 %layer2_weights_V_31_addr"   --->   Operation 807 'load' 'layer2_weights_V_31_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_56 : Operation 808 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i7 %layer2_weights_V_31_load"   --->   Operation 808 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 809 [1/1] (3.88ns)   --->   "%mul_ln1118_6 = mul i39 %sext_ln1118_33, i39 %sext_ln1116_31"   --->   Operation 809 'mul' 'mul_ln1118_6' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 810 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_29, i32 8, i32 39"   --->   Operation 810 'partselect' 'tmp_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 811 [1/1] (0.00ns)   --->   "%shl_ln728_29 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_38, i8 0"   --->   Operation 811 'bitconcatenate' 'shl_ln728_29' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 812 [1/1] (0.00ns)   --->   "%sext_ln703_5 = sext i39 %mul_ln1118_6"   --->   Operation 812 'sext' 'sext_ln703_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 813 [1/1] (1.23ns)   --->   "%add_ln1192_30 = add i40 %shl_ln728_29, i40 %sext_ln703_5"   --->   Operation 813 'add' 'add_ln1192_30' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 814 [1/2] (0.79ns)   --->   "%layer2_weights_V_32_load = load i4 %layer2_weights_V_32_addr"   --->   Operation 814 'load' 'layer2_weights_V_32_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i8 %layer2_weights_V_32_load"   --->   Operation 815 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 816 [1/1] (3.88ns)   --->   "%mul_ln703_27 = mul i40 %sext_ln1118_34, i40 %sext_ln1116_32"   --->   Operation 816 'mul' 'mul_ln703_27' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 817 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_30, i32 8, i32 39"   --->   Operation 817 'partselect' 'tmp_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 818 [1/1] (0.00ns)   --->   "%shl_ln728_30 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_39, i8 0"   --->   Operation 818 'bitconcatenate' 'shl_ln728_30' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 819 [1/1] (1.23ns)   --->   "%add_ln1192_31 = add i40 %shl_ln728_30, i40 %mul_ln703_27"   --->   Operation 819 'add' 'add_ln1192_31' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 820 [1/2] (0.79ns)   --->   "%layer2_weights_V_33_load = load i4 %layer2_weights_V_33_addr"   --->   Operation 820 'load' 'layer2_weights_V_33_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 821 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i8 %layer2_weights_V_33_load"   --->   Operation 821 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 822 [1/1] (3.88ns)   --->   "%mul_ln703_28 = mul i40 %sext_ln1118_35, i40 %sext_ln1116_33"   --->   Operation 822 'mul' 'mul_ln703_28' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_31, i32 8, i32 39"   --->   Operation 823 'partselect' 'tmp_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 824 [1/2] (0.79ns)   --->   "%layer2_weights_V_34_load = load i4 %layer2_weights_V_34_addr"   --->   Operation 824 'load' 'layer2_weights_V_34_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 825 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i8 %layer2_weights_V_34_load"   --->   Operation 825 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 826 [1/1] (3.88ns)   --->   "%mul_ln703_29 = mul i40 %sext_ln1118_36, i40 %sext_ln1116_34"   --->   Operation 826 'mul' 'mul_ln703_29' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 827 [1/2] (0.79ns)   --->   "%layer2_weights_V_35_load = load i4 %layer2_weights_V_35_addr"   --->   Operation 827 'load' 'layer2_weights_V_35_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 828 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i8 %layer2_weights_V_35_load"   --->   Operation 828 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 829 [1/1] (3.88ns)   --->   "%mul_ln703_30 = mul i40 %sext_ln1118_37, i40 %sext_ln1116_35"   --->   Operation 829 'mul' 'mul_ln703_30' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 830 [1/1] (0.00ns)   --->   "%layer2_weights_V_36_addr = getelementptr i8 %layer2_weights_V_36, i64 0, i64 %j_1_cast"   --->   Operation 830 'getelementptr' 'layer2_weights_V_36_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 831 [2/2] (0.79ns)   --->   "%layer2_weights_V_36_load = load i4 %layer2_weights_V_36_addr"   --->   Operation 831 'load' 'layer2_weights_V_36_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 832 [1/1] (0.00ns)   --->   "%layer2_weights_V_37_addr = getelementptr i8 %layer2_weights_V_37, i64 0, i64 %j_1_cast"   --->   Operation 832 'getelementptr' 'layer2_weights_V_37_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 833 [2/2] (0.79ns)   --->   "%layer2_weights_V_37_load = load i4 %layer2_weights_V_37_addr"   --->   Operation 833 'load' 'layer2_weights_V_37_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 834 [1/1] (0.00ns)   --->   "%layer2_weights_V_38_addr = getelementptr i8 %layer2_weights_V_38, i64 0, i64 %j_1_cast"   --->   Operation 834 'getelementptr' 'layer2_weights_V_38_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 835 [2/2] (0.79ns)   --->   "%layer2_weights_V_38_load = load i4 %layer2_weights_V_38_addr"   --->   Operation 835 'load' 'layer2_weights_V_38_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 836 [1/1] (0.00ns)   --->   "%layer2_weights_V_39_addr = getelementptr i8 %layer2_weights_V_39, i64 0, i64 %j_1_cast"   --->   Operation 836 'getelementptr' 'layer2_weights_V_39_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 837 [2/2] (0.79ns)   --->   "%layer2_weights_V_39_load = load i4 %layer2_weights_V_39_addr"   --->   Operation 837 'load' 'layer2_weights_V_39_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_56 : Operation 838 [1/1] (0.00ns)   --->   "%layer2_weights_V_40_addr = getelementptr i8 %layer2_weights_V_40, i64 0, i64 %j_1_cast"   --->   Operation 838 'getelementptr' 'layer2_weights_V_40_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_56 : Operation 839 [2/2] (0.79ns)   --->   "%layer2_weights_V_40_load = load i4 %layer2_weights_V_40_addr"   --->   Operation 839 'load' 'layer2_weights_V_40_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 57 <SV = 46> <Delay = 7.13>
ST_57 : Operation 840 [1/1] (0.00ns)   --->   "%shl_ln728_31 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_40, i8 0"   --->   Operation 840 'bitconcatenate' 'shl_ln728_31' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 841 [1/1] (1.23ns)   --->   "%add_ln1192_32 = add i40 %shl_ln728_31, i40 %mul_ln703_28"   --->   Operation 841 'add' 'add_ln1192_32' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 842 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_32, i32 8, i32 39"   --->   Operation 842 'partselect' 'tmp_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln728_32 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_41, i8 0"   --->   Operation 843 'bitconcatenate' 'shl_ln728_32' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 844 [1/1] (1.23ns)   --->   "%add_ln1192_33 = add i40 %shl_ln728_32, i40 %mul_ln703_29"   --->   Operation 844 'add' 'add_ln1192_33' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_33, i32 8, i32 39"   --->   Operation 845 'partselect' 'tmp_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 846 [1/1] (0.00ns)   --->   "%shl_ln728_33 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_42, i8 0"   --->   Operation 846 'bitconcatenate' 'shl_ln728_33' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 847 [1/1] (1.23ns)   --->   "%add_ln1192_34 = add i40 %shl_ln728_33, i40 %mul_ln703_30"   --->   Operation 847 'add' 'add_ln1192_34' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 848 [1/2] (0.79ns)   --->   "%layer2_weights_V_36_load = load i4 %layer2_weights_V_36_addr"   --->   Operation 848 'load' 'layer2_weights_V_36_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i8 %layer2_weights_V_36_load"   --->   Operation 849 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 850 [1/1] (3.88ns)   --->   "%mul_ln703_31 = mul i40 %sext_ln1118_38, i40 %sext_ln1116_36"   --->   Operation 850 'mul' 'mul_ln703_31' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 851 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_34, i32 8, i32 39"   --->   Operation 851 'partselect' 'tmp_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 852 [1/1] (0.00ns)   --->   "%shl_ln728_34 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_43, i8 0"   --->   Operation 852 'bitconcatenate' 'shl_ln728_34' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 853 [1/1] (1.23ns)   --->   "%add_ln1192_35 = add i40 %shl_ln728_34, i40 %mul_ln703_31"   --->   Operation 853 'add' 'add_ln1192_35' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 854 [1/2] (0.79ns)   --->   "%layer2_weights_V_37_load = load i4 %layer2_weights_V_37_addr"   --->   Operation 854 'load' 'layer2_weights_V_37_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 855 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i8 %layer2_weights_V_37_load"   --->   Operation 855 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 856 [1/1] (3.88ns)   --->   "%mul_ln703_32 = mul i40 %sext_ln1118_39, i40 %sext_ln1116_37"   --->   Operation 856 'mul' 'mul_ln703_32' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 857 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_35, i32 8, i32 39"   --->   Operation 857 'partselect' 'tmp_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 858 [1/1] (0.00ns)   --->   "%shl_ln728_35 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_44, i8 0"   --->   Operation 858 'bitconcatenate' 'shl_ln728_35' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 859 [1/1] (1.23ns)   --->   "%add_ln1192_36 = add i40 %shl_ln728_35, i40 %mul_ln703_32"   --->   Operation 859 'add' 'add_ln1192_36' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 860 [1/2] (0.79ns)   --->   "%layer2_weights_V_38_load = load i4 %layer2_weights_V_38_addr"   --->   Operation 860 'load' 'layer2_weights_V_38_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i8 %layer2_weights_V_38_load"   --->   Operation 861 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 862 [1/1] (3.88ns)   --->   "%mul_ln703_33 = mul i40 %sext_ln1118_40, i40 %sext_ln1116_38"   --->   Operation 862 'mul' 'mul_ln703_33' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_36, i32 8, i32 39"   --->   Operation 863 'partselect' 'tmp_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 864 [1/2] (0.79ns)   --->   "%layer2_weights_V_39_load = load i4 %layer2_weights_V_39_addr"   --->   Operation 864 'load' 'layer2_weights_V_39_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1118_41 = sext i8 %layer2_weights_V_39_load"   --->   Operation 865 'sext' 'sext_ln1118_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 866 [1/1] (3.88ns)   --->   "%mul_ln703_34 = mul i40 %sext_ln1118_41, i40 %sext_ln1116_39"   --->   Operation 866 'mul' 'mul_ln703_34' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 867 [1/2] (0.79ns)   --->   "%layer2_weights_V_40_load = load i4 %layer2_weights_V_40_addr"   --->   Operation 867 'load' 'layer2_weights_V_40_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln1118_42 = sext i8 %layer2_weights_V_40_load"   --->   Operation 868 'sext' 'sext_ln1118_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 869 [1/1] (3.88ns)   --->   "%mul_ln703_35 = mul i40 %sext_ln1118_42, i40 %sext_ln1116_40"   --->   Operation 869 'mul' 'mul_ln703_35' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 870 [1/1] (0.00ns)   --->   "%layer2_weights_V_41_addr = getelementptr i7 %layer2_weights_V_41, i64 0, i64 %j_1_cast"   --->   Operation 870 'getelementptr' 'layer2_weights_V_41_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 871 [2/2] (0.79ns)   --->   "%layer2_weights_V_41_load = load i4 %layer2_weights_V_41_addr"   --->   Operation 871 'load' 'layer2_weights_V_41_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_57 : Operation 872 [1/1] (0.00ns)   --->   "%layer2_weights_V_42_addr = getelementptr i8 %layer2_weights_V_42, i64 0, i64 %j_1_cast"   --->   Operation 872 'getelementptr' 'layer2_weights_V_42_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 873 [2/2] (0.79ns)   --->   "%layer2_weights_V_42_load = load i4 %layer2_weights_V_42_addr"   --->   Operation 873 'load' 'layer2_weights_V_42_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 874 [1/1] (0.00ns)   --->   "%layer2_weights_V_43_addr = getelementptr i8 %layer2_weights_V_43, i64 0, i64 %j_1_cast"   --->   Operation 874 'getelementptr' 'layer2_weights_V_43_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 875 [2/2] (0.79ns)   --->   "%layer2_weights_V_43_load = load i4 %layer2_weights_V_43_addr"   --->   Operation 875 'load' 'layer2_weights_V_43_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 876 [1/1] (0.00ns)   --->   "%layer2_weights_V_44_addr = getelementptr i8 %layer2_weights_V_44, i64 0, i64 %j_1_cast"   --->   Operation 876 'getelementptr' 'layer2_weights_V_44_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 877 [2/2] (0.79ns)   --->   "%layer2_weights_V_44_load = load i4 %layer2_weights_V_44_addr"   --->   Operation 877 'load' 'layer2_weights_V_44_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_57 : Operation 878 [1/1] (0.00ns)   --->   "%layer2_weights_V_45_addr = getelementptr i8 %layer2_weights_V_45, i64 0, i64 %j_1_cast"   --->   Operation 878 'getelementptr' 'layer2_weights_V_45_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_57 : Operation 879 [2/2] (0.79ns)   --->   "%layer2_weights_V_45_load = load i4 %layer2_weights_V_45_addr"   --->   Operation 879 'load' 'layer2_weights_V_45_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 58 <SV = 47> <Delay = 7.13>
ST_58 : Operation 880 [1/1] (0.00ns)   --->   "%shl_ln728_36 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_45, i8 0"   --->   Operation 880 'bitconcatenate' 'shl_ln728_36' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 881 [1/1] (1.23ns)   --->   "%add_ln1192_37 = add i40 %shl_ln728_36, i40 %mul_ln703_33"   --->   Operation 881 'add' 'add_ln1192_37' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 882 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_37, i32 8, i32 39"   --->   Operation 882 'partselect' 'tmp_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 883 [1/1] (0.00ns)   --->   "%shl_ln728_37 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_46, i8 0"   --->   Operation 883 'bitconcatenate' 'shl_ln728_37' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 884 [1/1] (1.23ns)   --->   "%add_ln1192_38 = add i40 %shl_ln728_37, i40 %mul_ln703_34"   --->   Operation 884 'add' 'add_ln1192_38' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 885 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_38, i32 8, i32 39"   --->   Operation 885 'partselect' 'tmp_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 886 [1/1] (0.00ns)   --->   "%shl_ln728_38 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_47, i8 0"   --->   Operation 886 'bitconcatenate' 'shl_ln728_38' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 887 [1/1] (1.23ns)   --->   "%add_ln1192_39 = add i40 %shl_ln728_38, i40 %mul_ln703_35"   --->   Operation 887 'add' 'add_ln1192_39' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 888 [1/2] (0.79ns)   --->   "%layer2_weights_V_41_load = load i4 %layer2_weights_V_41_addr"   --->   Operation 888 'load' 'layer2_weights_V_41_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_58 : Operation 889 [1/1] (0.00ns)   --->   "%sext_ln1118_43 = sext i7 %layer2_weights_V_41_load"   --->   Operation 889 'sext' 'sext_ln1118_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 890 [1/1] (3.88ns)   --->   "%mul_ln1118_7 = mul i39 %sext_ln1118_43, i39 %sext_ln1116_41"   --->   Operation 890 'mul' 'mul_ln1118_7' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 891 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_39, i32 8, i32 39"   --->   Operation 891 'partselect' 'tmp_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 892 [1/1] (0.00ns)   --->   "%shl_ln728_39 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_48, i8 0"   --->   Operation 892 'bitconcatenate' 'shl_ln728_39' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 893 [1/1] (0.00ns)   --->   "%sext_ln703_6 = sext i39 %mul_ln1118_7"   --->   Operation 893 'sext' 'sext_ln703_6' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 894 [1/1] (1.23ns)   --->   "%add_ln1192_40 = add i40 %shl_ln728_39, i40 %sext_ln703_6"   --->   Operation 894 'add' 'add_ln1192_40' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 895 [1/2] (0.79ns)   --->   "%layer2_weights_V_42_load = load i4 %layer2_weights_V_42_addr"   --->   Operation 895 'load' 'layer2_weights_V_42_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln1118_44 = sext i8 %layer2_weights_V_42_load"   --->   Operation 896 'sext' 'sext_ln1118_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 897 [1/1] (3.88ns)   --->   "%mul_ln703_36 = mul i40 %sext_ln1118_44, i40 %sext_ln1116_42"   --->   Operation 897 'mul' 'mul_ln703_36' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 898 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_40, i32 8, i32 39"   --->   Operation 898 'partselect' 'tmp_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 899 [1/1] (0.00ns)   --->   "%shl_ln728_40 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_49, i8 0"   --->   Operation 899 'bitconcatenate' 'shl_ln728_40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 900 [1/1] (1.23ns)   --->   "%add_ln1192_41 = add i40 %shl_ln728_40, i40 %mul_ln703_36"   --->   Operation 900 'add' 'add_ln1192_41' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 901 [1/2] (0.79ns)   --->   "%layer2_weights_V_43_load = load i4 %layer2_weights_V_43_addr"   --->   Operation 901 'load' 'layer2_weights_V_43_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 902 [1/1] (0.00ns)   --->   "%sext_ln1118_45 = sext i8 %layer2_weights_V_43_load"   --->   Operation 902 'sext' 'sext_ln1118_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 903 [1/1] (3.88ns)   --->   "%mul_ln703_37 = mul i40 %sext_ln1118_45, i40 %sext_ln1116_43"   --->   Operation 903 'mul' 'mul_ln703_37' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_41, i32 8, i32 39"   --->   Operation 904 'partselect' 'tmp_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 905 [1/2] (0.79ns)   --->   "%layer2_weights_V_44_load = load i4 %layer2_weights_V_44_addr"   --->   Operation 905 'load' 'layer2_weights_V_44_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 906 [1/1] (0.00ns)   --->   "%sext_ln1118_46 = sext i8 %layer2_weights_V_44_load"   --->   Operation 906 'sext' 'sext_ln1118_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 907 [1/1] (3.88ns)   --->   "%mul_ln703_38 = mul i40 %sext_ln1118_46, i40 %sext_ln1116_44"   --->   Operation 907 'mul' 'mul_ln703_38' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 908 [1/2] (0.79ns)   --->   "%layer2_weights_V_45_load = load i4 %layer2_weights_V_45_addr"   --->   Operation 908 'load' 'layer2_weights_V_45_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 909 [1/1] (0.00ns)   --->   "%sext_ln1118_47 = sext i8 %layer2_weights_V_45_load"   --->   Operation 909 'sext' 'sext_ln1118_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 910 [1/1] (3.88ns)   --->   "%mul_ln703_39 = mul i40 %sext_ln1118_47, i40 %sext_ln1116_45"   --->   Operation 910 'mul' 'mul_ln703_39' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 911 [1/1] (0.00ns)   --->   "%layer2_weights_V_46_addr = getelementptr i8 %layer2_weights_V_46, i64 0, i64 %j_1_cast"   --->   Operation 911 'getelementptr' 'layer2_weights_V_46_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 912 [2/2] (0.79ns)   --->   "%layer2_weights_V_46_load = load i4 %layer2_weights_V_46_addr"   --->   Operation 912 'load' 'layer2_weights_V_46_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 913 [1/1] (0.00ns)   --->   "%layer2_weights_V_47_addr = getelementptr i8 %layer2_weights_V_47, i64 0, i64 %j_1_cast"   --->   Operation 913 'getelementptr' 'layer2_weights_V_47_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 914 [2/2] (0.79ns)   --->   "%layer2_weights_V_47_load = load i4 %layer2_weights_V_47_addr"   --->   Operation 914 'load' 'layer2_weights_V_47_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 915 [1/1] (0.00ns)   --->   "%layer2_weights_V_48_addr = getelementptr i8 %layer2_weights_V_48, i64 0, i64 %j_1_cast"   --->   Operation 915 'getelementptr' 'layer2_weights_V_48_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 916 [2/2] (0.79ns)   --->   "%layer2_weights_V_48_load = load i4 %layer2_weights_V_48_addr"   --->   Operation 916 'load' 'layer2_weights_V_48_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 917 [1/1] (0.00ns)   --->   "%layer2_weights_V_49_addr = getelementptr i8 %layer2_weights_V_49, i64 0, i64 %j_1_cast"   --->   Operation 917 'getelementptr' 'layer2_weights_V_49_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 918 [2/2] (0.79ns)   --->   "%layer2_weights_V_49_load = load i4 %layer2_weights_V_49_addr"   --->   Operation 918 'load' 'layer2_weights_V_49_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_58 : Operation 919 [1/1] (0.00ns)   --->   "%layer2_weights_V_50_addr = getelementptr i8 %layer2_weights_V_50, i64 0, i64 %j_1_cast"   --->   Operation 919 'getelementptr' 'layer2_weights_V_50_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_58 : Operation 920 [2/2] (0.79ns)   --->   "%layer2_weights_V_50_load = load i4 %layer2_weights_V_50_addr"   --->   Operation 920 'load' 'layer2_weights_V_50_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 59 <SV = 48> <Delay = 7.13>
ST_59 : Operation 921 [1/1] (0.00ns)   --->   "%shl_ln728_41 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_50, i8 0"   --->   Operation 921 'bitconcatenate' 'shl_ln728_41' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 922 [1/1] (1.23ns)   --->   "%add_ln1192_42 = add i40 %shl_ln728_41, i40 %mul_ln703_37"   --->   Operation 922 'add' 'add_ln1192_42' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_42, i32 8, i32 39"   --->   Operation 923 'partselect' 'tmp_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 924 [1/1] (0.00ns)   --->   "%shl_ln728_42 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_51, i8 0"   --->   Operation 924 'bitconcatenate' 'shl_ln728_42' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 925 [1/1] (1.23ns)   --->   "%add_ln1192_43 = add i40 %shl_ln728_42, i40 %mul_ln703_38"   --->   Operation 925 'add' 'add_ln1192_43' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_43, i32 8, i32 39"   --->   Operation 926 'partselect' 'tmp_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 927 [1/1] (0.00ns)   --->   "%shl_ln728_43 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_52, i8 0"   --->   Operation 927 'bitconcatenate' 'shl_ln728_43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 928 [1/1] (1.23ns)   --->   "%add_ln1192_44 = add i40 %shl_ln728_43, i40 %mul_ln703_39"   --->   Operation 928 'add' 'add_ln1192_44' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 929 [1/2] (0.79ns)   --->   "%layer2_weights_V_46_load = load i4 %layer2_weights_V_46_addr"   --->   Operation 929 'load' 'layer2_weights_V_46_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1118_48 = sext i8 %layer2_weights_V_46_load"   --->   Operation 930 'sext' 'sext_ln1118_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 931 [1/1] (3.88ns)   --->   "%mul_ln703_40 = mul i40 %sext_ln1118_48, i40 %sext_ln1116_46"   --->   Operation 931 'mul' 'mul_ln703_40' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 932 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_44, i32 8, i32 39"   --->   Operation 932 'partselect' 'tmp_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 933 [1/1] (0.00ns)   --->   "%shl_ln728_44 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_53, i8 0"   --->   Operation 933 'bitconcatenate' 'shl_ln728_44' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 934 [1/1] (1.23ns)   --->   "%add_ln1192_45 = add i40 %shl_ln728_44, i40 %mul_ln703_40"   --->   Operation 934 'add' 'add_ln1192_45' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 935 [1/2] (0.79ns)   --->   "%layer2_weights_V_47_load = load i4 %layer2_weights_V_47_addr"   --->   Operation 935 'load' 'layer2_weights_V_47_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 936 [1/1] (0.00ns)   --->   "%sext_ln1118_49 = sext i8 %layer2_weights_V_47_load"   --->   Operation 936 'sext' 'sext_ln1118_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 937 [1/1] (3.88ns)   --->   "%mul_ln703_41 = mul i40 %sext_ln1118_49, i40 %sext_ln1116_47"   --->   Operation 937 'mul' 'mul_ln703_41' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 938 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_45, i32 8, i32 39"   --->   Operation 938 'partselect' 'tmp_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 939 [1/1] (0.00ns)   --->   "%shl_ln728_45 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_54, i8 0"   --->   Operation 939 'bitconcatenate' 'shl_ln728_45' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 940 [1/1] (1.23ns)   --->   "%add_ln1192_46 = add i40 %shl_ln728_45, i40 %mul_ln703_41"   --->   Operation 940 'add' 'add_ln1192_46' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 941 [1/2] (0.79ns)   --->   "%layer2_weights_V_48_load = load i4 %layer2_weights_V_48_addr"   --->   Operation 941 'load' 'layer2_weights_V_48_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 942 [1/1] (0.00ns)   --->   "%sext_ln1118_50 = sext i8 %layer2_weights_V_48_load"   --->   Operation 942 'sext' 'sext_ln1118_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 943 [1/1] (3.88ns)   --->   "%mul_ln703_42 = mul i40 %sext_ln1118_50, i40 %sext_ln1116_48"   --->   Operation 943 'mul' 'mul_ln703_42' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_46, i32 8, i32 39"   --->   Operation 944 'partselect' 'tmp_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 945 [1/2] (0.79ns)   --->   "%layer2_weights_V_49_load = load i4 %layer2_weights_V_49_addr"   --->   Operation 945 'load' 'layer2_weights_V_49_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 946 [1/1] (0.00ns)   --->   "%sext_ln1118_51 = sext i8 %layer2_weights_V_49_load"   --->   Operation 946 'sext' 'sext_ln1118_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 947 [1/1] (3.88ns)   --->   "%mul_ln703_43 = mul i40 %sext_ln1118_51, i40 %sext_ln1116_49"   --->   Operation 947 'mul' 'mul_ln703_43' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 948 [1/2] (0.79ns)   --->   "%layer2_weights_V_50_load = load i4 %layer2_weights_V_50_addr"   --->   Operation 948 'load' 'layer2_weights_V_50_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln1118_52 = sext i8 %layer2_weights_V_50_load"   --->   Operation 949 'sext' 'sext_ln1118_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 950 [1/1] (3.88ns)   --->   "%mul_ln703_44 = mul i40 %sext_ln1118_52, i40 %sext_ln1116_50"   --->   Operation 950 'mul' 'mul_ln703_44' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 951 [1/1] (0.00ns)   --->   "%layer2_weights_V_51_addr = getelementptr i8 %layer2_weights_V_51, i64 0, i64 %j_1_cast"   --->   Operation 951 'getelementptr' 'layer2_weights_V_51_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 952 [2/2] (0.79ns)   --->   "%layer2_weights_V_51_load = load i4 %layer2_weights_V_51_addr"   --->   Operation 952 'load' 'layer2_weights_V_51_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 953 [1/1] (0.00ns)   --->   "%layer2_weights_V_52_addr = getelementptr i8 %layer2_weights_V_52, i64 0, i64 %j_1_cast"   --->   Operation 953 'getelementptr' 'layer2_weights_V_52_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 954 [2/2] (0.79ns)   --->   "%layer2_weights_V_52_load = load i4 %layer2_weights_V_52_addr"   --->   Operation 954 'load' 'layer2_weights_V_52_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 955 [1/1] (0.00ns)   --->   "%layer2_weights_V_53_addr = getelementptr i8 %layer2_weights_V_53, i64 0, i64 %j_1_cast"   --->   Operation 955 'getelementptr' 'layer2_weights_V_53_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 956 [2/2] (0.79ns)   --->   "%layer2_weights_V_53_load = load i4 %layer2_weights_V_53_addr"   --->   Operation 956 'load' 'layer2_weights_V_53_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 957 [1/1] (0.00ns)   --->   "%layer2_weights_V_54_addr = getelementptr i8 %layer2_weights_V_54, i64 0, i64 %j_1_cast"   --->   Operation 957 'getelementptr' 'layer2_weights_V_54_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 958 [2/2] (0.79ns)   --->   "%layer2_weights_V_54_load = load i4 %layer2_weights_V_54_addr"   --->   Operation 958 'load' 'layer2_weights_V_54_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_59 : Operation 959 [1/1] (0.00ns)   --->   "%layer2_weights_V_55_addr = getelementptr i8 %layer2_weights_V_55, i64 0, i64 %j_1_cast"   --->   Operation 959 'getelementptr' 'layer2_weights_V_55_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_59 : Operation 960 [2/2] (0.79ns)   --->   "%layer2_weights_V_55_load = load i4 %layer2_weights_V_55_addr"   --->   Operation 960 'load' 'layer2_weights_V_55_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 60 <SV = 49> <Delay = 7.13>
ST_60 : Operation 961 [1/1] (0.00ns)   --->   "%shl_ln728_46 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_55, i8 0"   --->   Operation 961 'bitconcatenate' 'shl_ln728_46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 962 [1/1] (1.23ns)   --->   "%add_ln1192_47 = add i40 %shl_ln728_46, i40 %mul_ln703_42"   --->   Operation 962 'add' 'add_ln1192_47' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_47, i32 8, i32 39"   --->   Operation 963 'partselect' 'tmp_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln728_47 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_56, i8 0"   --->   Operation 964 'bitconcatenate' 'shl_ln728_47' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 965 [1/1] (1.23ns)   --->   "%add_ln1192_48 = add i40 %shl_ln728_47, i40 %mul_ln703_43"   --->   Operation 965 'add' 'add_ln1192_48' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 966 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_48, i32 8, i32 39"   --->   Operation 966 'partselect' 'tmp_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 967 [1/1] (0.00ns)   --->   "%shl_ln728_48 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_57, i8 0"   --->   Operation 967 'bitconcatenate' 'shl_ln728_48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 968 [1/1] (1.23ns)   --->   "%add_ln1192_49 = add i40 %shl_ln728_48, i40 %mul_ln703_44"   --->   Operation 968 'add' 'add_ln1192_49' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 969 [1/2] (0.79ns)   --->   "%layer2_weights_V_51_load = load i4 %layer2_weights_V_51_addr"   --->   Operation 969 'load' 'layer2_weights_V_51_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1118_53 = sext i8 %layer2_weights_V_51_load"   --->   Operation 970 'sext' 'sext_ln1118_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 971 [1/1] (3.88ns)   --->   "%mul_ln703_45 = mul i40 %sext_ln1118_53, i40 %sext_ln1116_51"   --->   Operation 971 'mul' 'mul_ln703_45' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_49, i32 8, i32 39"   --->   Operation 972 'partselect' 'tmp_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 973 [1/1] (0.00ns)   --->   "%shl_ln728_49 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_58, i8 0"   --->   Operation 973 'bitconcatenate' 'shl_ln728_49' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 974 [1/1] (1.23ns)   --->   "%add_ln1192_50 = add i40 %shl_ln728_49, i40 %mul_ln703_45"   --->   Operation 974 'add' 'add_ln1192_50' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 975 [1/2] (0.79ns)   --->   "%layer2_weights_V_52_load = load i4 %layer2_weights_V_52_addr"   --->   Operation 975 'load' 'layer2_weights_V_52_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 976 [1/1] (0.00ns)   --->   "%sext_ln1118_54 = sext i8 %layer2_weights_V_52_load"   --->   Operation 976 'sext' 'sext_ln1118_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 977 [1/1] (3.88ns)   --->   "%mul_ln703_46 = mul i40 %sext_ln1118_54, i40 %sext_ln1116_52"   --->   Operation 977 'mul' 'mul_ln703_46' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 978 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_50, i32 8, i32 39"   --->   Operation 978 'partselect' 'tmp_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln728_50 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_59, i8 0"   --->   Operation 979 'bitconcatenate' 'shl_ln728_50' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 980 [1/1] (1.23ns)   --->   "%add_ln1192_51 = add i40 %shl_ln728_50, i40 %mul_ln703_46"   --->   Operation 980 'add' 'add_ln1192_51' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 981 [1/2] (0.79ns)   --->   "%layer2_weights_V_53_load = load i4 %layer2_weights_V_53_addr"   --->   Operation 981 'load' 'layer2_weights_V_53_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1118_55 = sext i8 %layer2_weights_V_53_load"   --->   Operation 982 'sext' 'sext_ln1118_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 983 [1/1] (3.88ns)   --->   "%mul_ln703_47 = mul i40 %sext_ln1118_55, i40 %sext_ln1116_53"   --->   Operation 983 'mul' 'mul_ln703_47' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 984 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_51, i32 8, i32 39"   --->   Operation 984 'partselect' 'tmp_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 985 [1/2] (0.79ns)   --->   "%layer2_weights_V_54_load = load i4 %layer2_weights_V_54_addr"   --->   Operation 985 'load' 'layer2_weights_V_54_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 986 [1/1] (0.00ns)   --->   "%sext_ln1118_56 = sext i8 %layer2_weights_V_54_load"   --->   Operation 986 'sext' 'sext_ln1118_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 987 [1/1] (3.88ns)   --->   "%mul_ln703_48 = mul i40 %sext_ln1118_56, i40 %sext_ln1116_54"   --->   Operation 987 'mul' 'mul_ln703_48' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 988 [1/2] (0.79ns)   --->   "%layer2_weights_V_55_load = load i4 %layer2_weights_V_55_addr"   --->   Operation 988 'load' 'layer2_weights_V_55_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 989 [1/1] (0.00ns)   --->   "%sext_ln1118_57 = sext i8 %layer2_weights_V_55_load"   --->   Operation 989 'sext' 'sext_ln1118_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 990 [1/1] (3.88ns)   --->   "%mul_ln703_49 = mul i40 %sext_ln1118_57, i40 %sext_ln1116_55"   --->   Operation 990 'mul' 'mul_ln703_49' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 991 [1/1] (0.00ns)   --->   "%layer2_weights_V_56_addr = getelementptr i8 %layer2_weights_V_56, i64 0, i64 %j_1_cast"   --->   Operation 991 'getelementptr' 'layer2_weights_V_56_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 992 [2/2] (0.79ns)   --->   "%layer2_weights_V_56_load = load i4 %layer2_weights_V_56_addr"   --->   Operation 992 'load' 'layer2_weights_V_56_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 993 [1/1] (0.00ns)   --->   "%layer2_weights_V_57_addr = getelementptr i8 %layer2_weights_V_57, i64 0, i64 %j_1_cast"   --->   Operation 993 'getelementptr' 'layer2_weights_V_57_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 994 [2/2] (0.79ns)   --->   "%layer2_weights_V_57_load = load i4 %layer2_weights_V_57_addr"   --->   Operation 994 'load' 'layer2_weights_V_57_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_60 : Operation 995 [1/1] (0.00ns)   --->   "%layer2_weights_V_58_addr = getelementptr i7 %layer2_weights_V_58, i64 0, i64 %j_1_cast"   --->   Operation 995 'getelementptr' 'layer2_weights_V_58_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 996 [2/2] (0.79ns)   --->   "%layer2_weights_V_58_load = load i4 %layer2_weights_V_58_addr"   --->   Operation 996 'load' 'layer2_weights_V_58_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_60 : Operation 997 [1/1] (0.00ns)   --->   "%layer2_weights_V_59_addr = getelementptr i8 %layer2_weights_V_59, i64 0, i64 %j_1_cast"   --->   Operation 997 'getelementptr' 'layer2_weights_V_59_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_60 : Operation 998 [2/2] (0.79ns)   --->   "%layer2_weights_V_59_load = load i4 %layer2_weights_V_59_addr"   --->   Operation 998 'load' 'layer2_weights_V_59_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 61 <SV = 50> <Delay = 7.13>
ST_61 : Operation 999 [1/1] (0.00ns)   --->   "%shl_ln728_51 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_60, i8 0"   --->   Operation 999 'bitconcatenate' 'shl_ln728_51' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1000 [1/1] (1.23ns)   --->   "%add_ln1192_52 = add i40 %shl_ln728_51, i40 %mul_ln703_47"   --->   Operation 1000 'add' 'add_ln1192_52' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1001 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_52, i32 8, i32 39"   --->   Operation 1001 'partselect' 'tmp_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1002 [1/1] (0.00ns)   --->   "%shl_ln728_52 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_61, i8 0"   --->   Operation 1002 'bitconcatenate' 'shl_ln728_52' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1003 [1/1] (1.23ns)   --->   "%add_ln1192_53 = add i40 %shl_ln728_52, i40 %mul_ln703_48"   --->   Operation 1003 'add' 'add_ln1192_53' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1004 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_53, i32 8, i32 39"   --->   Operation 1004 'partselect' 'tmp_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1005 [1/1] (0.00ns)   --->   "%shl_ln728_53 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_62, i8 0"   --->   Operation 1005 'bitconcatenate' 'shl_ln728_53' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1006 [1/1] (1.23ns)   --->   "%add_ln1192_54 = add i40 %shl_ln728_53, i40 %mul_ln703_49"   --->   Operation 1006 'add' 'add_ln1192_54' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1007 [1/2] (0.79ns)   --->   "%layer2_weights_V_56_load = load i4 %layer2_weights_V_56_addr"   --->   Operation 1007 'load' 'layer2_weights_V_56_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1118_58 = sext i8 %layer2_weights_V_56_load"   --->   Operation 1008 'sext' 'sext_ln1118_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1009 [1/1] (3.88ns)   --->   "%mul_ln703_50 = mul i40 %sext_ln1118_58, i40 %sext_ln1116_56"   --->   Operation 1009 'mul' 'mul_ln703_50' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1010 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_54, i32 8, i32 39"   --->   Operation 1010 'partselect' 'tmp_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1011 [1/1] (0.00ns)   --->   "%shl_ln728_54 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_63, i8 0"   --->   Operation 1011 'bitconcatenate' 'shl_ln728_54' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1012 [1/1] (1.23ns)   --->   "%add_ln1192_55 = add i40 %shl_ln728_54, i40 %mul_ln703_50"   --->   Operation 1012 'add' 'add_ln1192_55' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1013 [1/2] (0.79ns)   --->   "%layer2_weights_V_57_load = load i4 %layer2_weights_V_57_addr"   --->   Operation 1013 'load' 'layer2_weights_V_57_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 1014 [1/1] (0.00ns)   --->   "%sext_ln1118_59 = sext i8 %layer2_weights_V_57_load"   --->   Operation 1014 'sext' 'sext_ln1118_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1015 [1/1] (3.88ns)   --->   "%mul_ln703_51 = mul i40 %sext_ln1118_59, i40 %sext_ln1116_57"   --->   Operation 1015 'mul' 'mul_ln703_51' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_55, i32 8, i32 39"   --->   Operation 1016 'partselect' 'tmp_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1017 [1/1] (0.00ns)   --->   "%shl_ln728_55 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_64, i8 0"   --->   Operation 1017 'bitconcatenate' 'shl_ln728_55' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1018 [1/1] (1.23ns)   --->   "%add_ln1192_56 = add i40 %shl_ln728_55, i40 %mul_ln703_51"   --->   Operation 1018 'add' 'add_ln1192_56' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1019 [1/2] (0.79ns)   --->   "%layer2_weights_V_58_load = load i4 %layer2_weights_V_58_addr"   --->   Operation 1019 'load' 'layer2_weights_V_58_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 16> <ROM>
ST_61 : Operation 1020 [1/1] (0.00ns)   --->   "%sext_ln1118_60 = sext i7 %layer2_weights_V_58_load"   --->   Operation 1020 'sext' 'sext_ln1118_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1021 [1/1] (3.88ns)   --->   "%mul_ln1118_8 = mul i39 %sext_ln1118_60, i39 %sext_ln1116_58"   --->   Operation 1021 'mul' 'mul_ln1118_8' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_56, i32 8, i32 39"   --->   Operation 1022 'partselect' 'tmp_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1023 [1/2] (0.79ns)   --->   "%layer2_weights_V_59_load = load i4 %layer2_weights_V_59_addr"   --->   Operation 1023 'load' 'layer2_weights_V_59_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 1024 [1/1] (0.00ns)   --->   "%sext_ln1118_61 = sext i8 %layer2_weights_V_59_load"   --->   Operation 1024 'sext' 'sext_ln1118_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1025 [1/1] (3.88ns)   --->   "%mul_ln703_52 = mul i40 %sext_ln1118_61, i40 %sext_ln1116_59"   --->   Operation 1025 'mul' 'mul_ln703_52' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 1026 [1/1] (0.00ns)   --->   "%layer2_weights_V_60_addr = getelementptr i8 %layer2_weights_V_60, i64 0, i64 %j_1_cast"   --->   Operation 1026 'getelementptr' 'layer2_weights_V_60_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1027 [2/2] (0.79ns)   --->   "%layer2_weights_V_60_load = load i4 %layer2_weights_V_60_addr"   --->   Operation 1027 'load' 'layer2_weights_V_60_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 1028 [1/1] (0.00ns)   --->   "%layer2_weights_V_61_addr = getelementptr i8 %layer2_weights_V_61, i64 0, i64 %j_1_cast"   --->   Operation 1028 'getelementptr' 'layer2_weights_V_61_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1029 [2/2] (0.79ns)   --->   "%layer2_weights_V_61_load = load i4 %layer2_weights_V_61_addr"   --->   Operation 1029 'load' 'layer2_weights_V_61_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_61 : Operation 1030 [1/1] (0.00ns)   --->   "%layer2_weights_V_62_addr = getelementptr i8 %layer2_weights_V_62, i64 0, i64 %j_1_cast"   --->   Operation 1030 'getelementptr' 'layer2_weights_V_62_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_61 : Operation 1031 [2/2] (0.79ns)   --->   "%layer2_weights_V_62_load = load i4 %layer2_weights_V_62_addr"   --->   Operation 1031 'load' 'layer2_weights_V_62_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 62 <SV = 51> <Delay = 7.13>
ST_62 : Operation 1032 [1/1] (0.00ns)   --->   "%shl_ln728_56 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_65, i8 0"   --->   Operation 1032 'bitconcatenate' 'shl_ln728_56' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1033 [1/1] (0.00ns)   --->   "%sext_ln703_7 = sext i39 %mul_ln1118_8"   --->   Operation 1033 'sext' 'sext_ln703_7' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1034 [1/1] (1.23ns)   --->   "%add_ln1192_57 = add i40 %shl_ln728_56, i40 %sext_ln703_7"   --->   Operation 1034 'add' 'add_ln1192_57' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1035 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_57, i32 8, i32 39"   --->   Operation 1035 'partselect' 'tmp_66' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1036 [1/1] (0.00ns)   --->   "%shl_ln728_57 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_66, i8 0"   --->   Operation 1036 'bitconcatenate' 'shl_ln728_57' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1037 [1/1] (1.23ns)   --->   "%add_ln1192_58 = add i40 %shl_ln728_57, i40 %mul_ln703_52"   --->   Operation 1037 'add' 'add_ln1192_58' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1038 [1/2] (0.79ns)   --->   "%layer2_weights_V_60_load = load i4 %layer2_weights_V_60_addr"   --->   Operation 1038 'load' 'layer2_weights_V_60_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1118_62 = sext i8 %layer2_weights_V_60_load"   --->   Operation 1039 'sext' 'sext_ln1118_62' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1040 [1/1] (3.88ns)   --->   "%mul_ln703_53 = mul i40 %sext_ln1118_62, i40 %sext_ln1116_60"   --->   Operation 1040 'mul' 'mul_ln703_53' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_58, i32 8, i32 39"   --->   Operation 1041 'partselect' 'tmp_67' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1042 [1/1] (0.00ns)   --->   "%shl_ln728_58 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_67, i8 0"   --->   Operation 1042 'bitconcatenate' 'shl_ln728_58' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1043 [1/1] (1.23ns)   --->   "%add_ln1192_59 = add i40 %shl_ln728_58, i40 %mul_ln703_53"   --->   Operation 1043 'add' 'add_ln1192_59' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1044 [1/2] (0.79ns)   --->   "%layer2_weights_V_61_load = load i4 %layer2_weights_V_61_addr"   --->   Operation 1044 'load' 'layer2_weights_V_61_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 1045 [1/1] (0.00ns)   --->   "%sext_ln1118_63 = sext i8 %layer2_weights_V_61_load"   --->   Operation 1045 'sext' 'sext_ln1118_63' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1046 [1/1] (3.88ns)   --->   "%mul_ln703_54 = mul i40 %sext_ln1118_63, i40 %sext_ln1116_61"   --->   Operation 1046 'mul' 'mul_ln703_54' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1047 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_59, i32 8, i32 39"   --->   Operation 1047 'partselect' 'tmp_68' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1048 [1/1] (0.00ns)   --->   "%shl_ln728_59 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_68, i8 0"   --->   Operation 1048 'bitconcatenate' 'shl_ln728_59' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1049 [1/1] (1.23ns)   --->   "%add_ln1192_60 = add i40 %shl_ln728_59, i40 %mul_ln703_54"   --->   Operation 1049 'add' 'add_ln1192_60' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 1050 [1/2] (0.79ns)   --->   "%layer2_weights_V_62_load = load i4 %layer2_weights_V_62_addr"   --->   Operation 1050 'load' 'layer2_weights_V_62_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_62 : Operation 1051 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_60, i32 8, i32 39"   --->   Operation 1051 'partselect' 'tmp_69' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1052 [1/1] (0.00ns)   --->   "%layer2_weights_V_63_addr = getelementptr i8 %layer2_weights_V_63, i64 0, i64 %j_1_cast"   --->   Operation 1052 'getelementptr' 'layer2_weights_V_63_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_62 : Operation 1053 [2/2] (0.79ns)   --->   "%layer2_weights_V_63_load = load i4 %layer2_weights_V_63_addr"   --->   Operation 1053 'load' 'layer2_weights_V_63_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 63 <SV = 52> <Delay = 7.13>
ST_63 : Operation 1054 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls/matmul.cpp:40]   --->   Operation 1054 'specloopname' 'specloopname_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln1118_64 = sext i8 %layer2_weights_V_62_load"   --->   Operation 1055 'sext' 'sext_ln1118_64' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1056 [1/1] (3.88ns)   --->   "%mul_ln703_55 = mul i40 %sext_ln1118_64, i40 %sext_ln1116_62"   --->   Operation 1056 'mul' 'mul_ln703_55' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1057 [1/1] (0.00ns)   --->   "%shl_ln728_60 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_69, i8 0"   --->   Operation 1057 'bitconcatenate' 'shl_ln728_60' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1058 [1/1] (1.23ns)   --->   "%add_ln1192_61 = add i40 %shl_ln728_60, i40 %mul_ln703_55"   --->   Operation 1058 'add' 'add_ln1192_61' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1059 [1/2] (0.79ns)   --->   "%layer2_weights_V_63_load = load i4 %layer2_weights_V_63_addr"   --->   Operation 1059 'load' 'layer2_weights_V_63_load' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_63 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln1118_65 = sext i8 %layer2_weights_V_63_load"   --->   Operation 1060 'sext' 'sext_ln1118_65' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1061 [1/1] (3.88ns)   --->   "%mul_ln703_56 = mul i40 %sext_ln1118_65, i40 %temp_output_0_V_load_63_cast"   --->   Operation 1061 'mul' 'mul_ln703_56' <Predicate = (!icmp_ln40)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1062 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_61, i32 8, i32 39"   --->   Operation 1062 'partselect' 'tmp_70' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1063 [1/1] (0.00ns)   --->   "%shl_ln728_61 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_70, i8 0"   --->   Operation 1063 'bitconcatenate' 'shl_ln728_61' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1064 [1/1] (1.23ns)   --->   "%add_ln1192_62 = add i40 %shl_ln728_61, i40 %mul_ln703_56"   --->   Operation 1064 'add' 'add_ln1192_62' <Predicate = (!icmp_ln40)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln708_s = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_62, i32 8, i32 39"   --->   Operation 1065 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1066 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_1 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %j_1_cast" [src/hls/matmul.cpp:48]   --->   Operation 1066 'getelementptr' 'temp_output2_0_V_addr_1' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_63 : Operation 1067 [1/1] (0.79ns)   --->   "%store_ln48 = store i32 %trunc_ln708_s, i4 %temp_output2_0_V_addr_1" [src/hls/matmul.cpp:48]   --->   Operation 1067 'store' 'store_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_63 : Operation 1068 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer1PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 1068 'br' 'br_ln0' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 64 <SV = 39> <Delay = 0.48>
ST_64 : Operation 1069 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 1069 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 65 <SV = 40> <Delay = 0.87>
ST_65 : Operation 1070 [1/1] (0.00ns)   --->   "%i_2 = phi i5 %add_ln92, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, i5 0, void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit.preheader" [src/hls/matmul.cpp:92]   --->   Operation 1070 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1071 [1/1] (0.87ns)   --->   "%add_ln92 = add i5 %i_2, i5 1" [src/hls/matmul.cpp:92]   --->   Operation 1071 'add' 'add_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1072 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1072 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1073 [1/1] (0.87ns)   --->   "%icmp_ln92 = icmp_eq  i5 %i_2, i5 16" [src/hls/matmul.cpp:92]   --->   Operation 1073 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 1074 [1/1] (0.00ns)   --->   "%empty_27 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 1074 'speclooptripcount' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1075 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split31, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:92]   --->   Operation 1075 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 1076 [1/1] (0.00ns)   --->   "%i_2_cast = zext i5 %i_2" [src/hls/matmul.cpp:92]   --->   Operation 1076 'zext' 'i_2_cast' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_65 : Operation 1077 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_2 = getelementptr i32 %temp_output2_0_V, i64 0, i64 %i_2_cast"   --->   Operation 1077 'getelementptr' 'temp_output2_0_V_addr_2' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_65 : Operation 1078 [2/2] (0.79ns)   --->   "%p_Val2_4 = load i4 %temp_output2_0_V_addr_2"   --->   Operation 1078 'load' 'p_Val2_4' <Predicate = (!icmp_ln92)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_65 : Operation 1079 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z11hwmm_layer2PA64_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA16_KS2_PA16_S2_.exit"   --->   Operation 1079 'br' 'br_ln0' <Predicate = (!icmp_ln92)> <Delay = 0.00>

State 66 <SV = 41> <Delay = 6.70>
ST_66 : Operation 1080 [1/1] (0.00ns)   --->   "%specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:92]   --->   Operation 1080 'specloopname' 'specloopname_ln92' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1081 [1/2] (0.79ns)   --->   "%p_Val2_4 = load i4 %temp_output2_0_V_addr_2"   --->   Operation 1081 'load' 'p_Val2_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_66 : Operation 1082 [1/1] (1.11ns)   --->   "%icmp_ln885_1 = icmp_eq  i32 %p_Val2_4, i32 0"   --->   Operation 1082 'icmp' 'icmp_ln885_1' <Predicate = true> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1083 [1/1] (0.00ns)   --->   "%br_ln885 = br i1 %icmp_ln885_1, void %_ifconv36, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread"   --->   Operation 1083 'br' 'br_ln885' <Predicate = true> <Delay = 0.00>
ST_66 : Operation 1084 [1/1] (0.00ns)   --->   "%p_Result_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %p_Val2_4, i32 31"   --->   Operation 1084 'bitselect' 'p_Result_14' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1085 [1/1] (1.20ns)   --->   "%tmp_V_2 = sub i32 0, i32 %p_Val2_4"   --->   Operation 1085 'sub' 'tmp_V_2' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1086 [1/1] (0.52ns)   --->   "%tmp_V_5 = select i1 %p_Result_14, i32 %tmp_V_2, i32 %p_Val2_4"   --->   Operation 1086 'select' 'tmp_V_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1087 [1/1] (0.00ns)   --->   "%p_Result_15 = partselect i32 @_ssdm_op_PartSelect.i32.i32.i32.i32, i32 %tmp_V_5, i32 31, i32 0"   --->   Operation 1087 'partselect' 'p_Result_15' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1088 [1/1] (0.00ns)   --->   "%l_1 = cttz i32 @llvm.cttz.i32, i32 %p_Result_15, i1 1"   --->   Operation 1088 'cttz' 'l_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1089 [1/1] (1.20ns)   --->   "%sub_ln894_1 = sub i32 32, i32 %l_1"   --->   Operation 1089 'sub' 'sub_ln894_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1090 [1/1] (1.20ns)   --->   "%lsb_index_1 = add i32 %sub_ln894_1, i32 4294967243"   --->   Operation 1090 'add' 'lsb_index_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %lsb_index_1, i32 1, i32 31"   --->   Operation 1091 'partselect' 'tmp_94' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1092 [1/1] (1.09ns)   --->   "%icmp_ln896_1 = icmp_sgt  i31 %tmp_94, i31 0"   --->   Operation 1092 'icmp' 'icmp_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1093 [1/1] (0.00ns)   --->   "%trunc_ln897_1 = trunc i32 %sub_ln894_1"   --->   Operation 1093 'trunc' 'trunc_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1094 [1/1] (0.88ns)   --->   "%sub_ln897_1 = sub i6 22, i6 %trunc_ln897_1"   --->   Operation 1094 'sub' 'sub_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%zext_ln897_1 = zext i6 %sub_ln897_1"   --->   Operation 1095 'zext' 'zext_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%lshr_ln897_1 = lshr i32 4294967295, i32 %zext_ln897_1"   --->   Operation 1096 'lshr' 'lshr_ln897_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%shl_ln899_1 = shl i32 1, i32 %lsb_index_1"   --->   Operation 1097 'shl' 'shl_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%or_ln899 = or i32 %lshr_ln897_1, i32 %shl_ln899_1"   --->   Operation 1098 'or' 'or_ln899' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln899_1)   --->   "%and_ln899_2 = and i32 %tmp_V_5, i32 %or_ln899"   --->   Operation 1099 'and' 'and_ln899_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1100 [1/1] (1.45ns) (out node of the LUT)   --->   "%icmp_ln899_1 = icmp_ne  i32 %and_ln899_2, i32 0"   --->   Operation 1100 'icmp' 'icmp_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.45> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%tmp_95 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %lsb_index_1, i32 31"   --->   Operation 1101 'bitselect' 'tmp_95' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%xor_ln899_1 = xor i1 %tmp_95, i1 1"   --->   Operation 1102 'xor' 'xor_ln899_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1103 [1/1] (0.00ns)   --->   "%p_Result_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %tmp_V_5, i32 %lsb_index_1"   --->   Operation 1103 'bitselect' 'p_Result_16' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_66 : Operation 1104 [1/1] (1.11ns)   --->   "%icmp_ln908_1 = icmp_sgt  i32 %lsb_index_1, i32 0"   --->   Operation 1104 'icmp' 'icmp_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%select_ln896_1 = select i1 %icmp_ln896_1, i1 %icmp_ln899_1, i1 %p_Result_16"   --->   Operation 1105 'select' 'select_ln896_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1106 [1/1] (1.20ns)   --->   "%add_ln908_1 = add i32 %sub_ln894_1, i32 4294967242"   --->   Operation 1106 'add' 'add_ln908_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln908_2)   --->   "%and_ln899_3 = and i1 %p_Result_16, i1 %xor_ln899_1"   --->   Operation 1107 'and' 'and_ln899_3' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1108 [1/1] (1.20ns)   --->   "%sub_ln909_1 = sub i32 54, i32 %sub_ln894_1"   --->   Operation 1108 'sub' 'sub_ln909_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.20> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 1109 [1/1] (0.33ns) (out node of the LUT)   --->   "%select_ln908_2 = select i1 %icmp_ln908_1, i1 %select_ln896_1, i1 %and_ln899_3"   --->   Operation 1109 'select' 'select_ln908_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_66 : Operation 1110 [1/1] (0.00ns)   --->   "%trunc_ln893_1 = trunc i32 %l_1"   --->   Operation 1110 'trunc' 'trunc_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>

State 67 <SV = 42> <Delay = 6.60>
ST_67 : Operation 1111 [1/1] (0.00ns)   --->   "%zext_ln907_1 = zext i32 %tmp_V_5"   --->   Operation 1111 'zext' 'zext_ln907_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln908_1 = zext i32 %add_ln908_1"   --->   Operation 1112 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00>
ST_67 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%lshr_ln908_1 = lshr i64 %zext_ln907_1, i64 %zext_ln908_1"   --->   Operation 1113 'lshr' 'lshr_ln908_1' <Predicate = (!icmp_ln885_1 & icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln909_1 = zext i32 %sub_ln909_1"   --->   Operation 1114 'zext' 'zext_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00>
ST_67 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%shl_ln909_1 = shl i64 %zext_ln907_1, i64 %zext_ln909_1"   --->   Operation 1115 'shl' 'shl_ln909_1' <Predicate = (!icmp_ln885_1 & !icmp_ln908_1)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%m_4 = select i1 %icmp_ln908_1, i64 %lshr_ln908_1, i64 %shl_ln909_1"   --->   Operation 1116 'select' 'm_4' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node m_5)   --->   "%zext_ln911_1 = zext i1 %select_ln908_2"   --->   Operation 1117 'zext' 'zext_ln911_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1118 [1/1] (1.47ns) (out node of the LUT)   --->   "%m_5 = add i64 %m_4, i64 %zext_ln911_1"   --->   Operation 1118 'add' 'm_5' <Predicate = (!icmp_ln885_1)> <Delay = 1.47> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1119 [1/1] (0.00ns)   --->   "%m = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %m_5, i32 1, i32 63"   --->   Operation 1119 'partselect' 'm' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1120 [1/1] (0.00ns)   --->   "%zext_ln912_1 = zext i63 %m"   --->   Operation 1120 'zext' 'zext_ln912_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1121 [1/1] (0.00ns)   --->   "%p_Result_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %m_5, i32 54"   --->   Operation 1121 'bitselect' 'p_Result_5' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1122 [1/1] (0.45ns)   --->   "%select_ln893_1 = select i1 %p_Result_5, i11 1023, i11 1022"   --->   Operation 1122 'select' 'select_ln893_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_67 : Operation 1123 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915_1 = sub i11 24, i11 %trunc_ln893_1"   --->   Operation 1123 'sub' 'sub_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_67 : Operation 1124 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%add_ln915_1 = add i11 %sub_ln915_1, i11 %select_ln893_1"   --->   Operation 1124 'add' 'add_ln915_1' <Predicate = (!icmp_ln885_1)> <Delay = 1.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_67 : Operation 1125 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i1.i11, i1 %p_Result_14, i11 %add_ln915_1"   --->   Operation 1125 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1126 [1/1] (0.00ns)   --->   "%p_Result_17 = partset i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32, i64 %zext_ln912_1, i12 %tmp_2, i32 52, i32 63"   --->   Operation 1126 'partset' 'p_Result_17' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1127 [1/1] (0.00ns)   --->   "%bitcast_ln734_1 = bitcast i64 %p_Result_17"   --->   Operation 1127 'bitcast' 'bitcast_ln734_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1128 [1/1] (0.00ns)   --->   "%trunc_ln1506_1 = partselect i52 @_ssdm_op_PartSelect.i52.i64.i32.i32, i64 %m_5, i32 1, i32 52"   --->   Operation 1128 'partselect' 'trunc_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_67 : Operation 1129 [1/1] (0.85ns)   --->   "%icmp_ln1506_2 = icmp_ne  i11 %add_ln915_1, i11 2047"   --->   Operation 1129 'icmp' 'icmp_ln1506_2' <Predicate = (!icmp_ln885_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1130 [1/1] (1.34ns)   --->   "%icmp_ln1506_3 = icmp_eq  i52 %trunc_ln1506_1, i52 0"   --->   Operation 1130 'icmp' 'icmp_ln1506_3' <Predicate = (!icmp_ln885_1)> <Delay = 1.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 1131 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 1131 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 43> <Delay = 4.73>
ST_68 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node and_ln1506_1)   --->   "%or_ln1506_1 = or i1 %icmp_ln1506_3, i1 %icmp_ln1506_2"   --->   Operation 1132 'or' 'or_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1133 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %bitcast_ln734_1, i64 0"   --->   Operation 1133 'dcmp' 'tmp_3' <Predicate = (!icmp_ln885_1)> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1134 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln1506_1 = and i1 %or_ln1506_1, i1 %tmp_3"   --->   Operation 1134 'and' 'and_ln1506_1' <Predicate = (!icmp_ln885_1)> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 1135 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %and_ln1506_1, void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread, void" [src/hls/matmul.cpp:94]   --->   Operation 1135 'br' 'br_ln94' <Predicate = (!icmp_ln885_1)> <Delay = 0.00>
ST_68 : Operation 1136 [1/1] (0.79ns)   --->   "%store_ln95 = store i32 0, i4 %temp_output2_0_V_addr_2" [src/hls/matmul.cpp:95]   --->   Operation 1136 'store' 'store_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_68 : Operation 1137 [1/1] (0.00ns)   --->   "%br_ln95 = br void %_ZNK13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEltEd.exit.i144.thread" [src/hls/matmul.cpp:95]   --->   Operation 1137 'br' 'br_ln95' <Predicate = (!icmp_ln885_1 & and_ln1506_1)> <Delay = 0.00>

State 69 <SV = 41> <Delay = 0.79>
ST_69 : Operation 1138 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i4 %temp_output2_0_V_addr"   --->   Operation 1138 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_69 : Operation 1139 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_3 = getelementptr i32 %temp_output2_0_V, i64 0, i64 1"   --->   Operation 1139 'getelementptr' 'temp_output2_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 1140 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3"   --->   Operation 1140 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 70 <SV = 42> <Delay = 0.79>
ST_70 : Operation 1141 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load = load i4 %temp_output2_0_V_addr"   --->   Operation 1141 'load' 'temp_output2_0_V_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 1142 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_1 = load i4 %temp_output2_0_V_addr_3"   --->   Operation 1142 'load' 'temp_output2_0_V_load_1' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 1143 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_4 = getelementptr i32 %temp_output2_0_V, i64 0, i64 2"   --->   Operation 1143 'getelementptr' 'temp_output2_0_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1144 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4"   --->   Operation 1144 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_70 : Operation 1145 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_5 = getelementptr i32 %temp_output2_0_V, i64 0, i64 3"   --->   Operation 1145 'getelementptr' 'temp_output2_0_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 1146 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5"   --->   Operation 1146 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 71 <SV = 43> <Delay = 0.79>
ST_71 : Operation 1147 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_2 = load i4 %temp_output2_0_V_addr_4"   --->   Operation 1147 'load' 'temp_output2_0_V_load_2' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 1148 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_3 = load i4 %temp_output2_0_V_addr_5"   --->   Operation 1148 'load' 'temp_output2_0_V_load_3' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 1149 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_6 = getelementptr i32 %temp_output2_0_V, i64 0, i64 4"   --->   Operation 1149 'getelementptr' 'temp_output2_0_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1150 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6"   --->   Operation 1150 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_71 : Operation 1151 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_7 = getelementptr i32 %temp_output2_0_V, i64 0, i64 5"   --->   Operation 1151 'getelementptr' 'temp_output2_0_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 1152 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7"   --->   Operation 1152 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 72 <SV = 44> <Delay = 0.79>
ST_72 : Operation 1153 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_4 = load i4 %temp_output2_0_V_addr_6"   --->   Operation 1153 'load' 'temp_output2_0_V_load_4' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 1154 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_5 = load i4 %temp_output2_0_V_addr_7"   --->   Operation 1154 'load' 'temp_output2_0_V_load_5' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 1155 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_8 = getelementptr i32 %temp_output2_0_V, i64 0, i64 6"   --->   Operation 1155 'getelementptr' 'temp_output2_0_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1156 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8"   --->   Operation 1156 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_72 : Operation 1157 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_9 = getelementptr i32 %temp_output2_0_V, i64 0, i64 7"   --->   Operation 1157 'getelementptr' 'temp_output2_0_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 1158 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9"   --->   Operation 1158 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 73 <SV = 45> <Delay = 0.79>
ST_73 : Operation 1159 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_6 = load i4 %temp_output2_0_V_addr_8"   --->   Operation 1159 'load' 'temp_output2_0_V_load_6' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 1160 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_7 = load i4 %temp_output2_0_V_addr_9"   --->   Operation 1160 'load' 'temp_output2_0_V_load_7' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 1161 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_10 = getelementptr i32 %temp_output2_0_V, i64 0, i64 8"   --->   Operation 1161 'getelementptr' 'temp_output2_0_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1162 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10"   --->   Operation 1162 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_73 : Operation 1163 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_11 = getelementptr i32 %temp_output2_0_V, i64 0, i64 9"   --->   Operation 1163 'getelementptr' 'temp_output2_0_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 1164 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11"   --->   Operation 1164 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 74 <SV = 46> <Delay = 0.79>
ST_74 : Operation 1165 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_8 = load i4 %temp_output2_0_V_addr_10"   --->   Operation 1165 'load' 'temp_output2_0_V_load_8' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 1166 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_9 = load i4 %temp_output2_0_V_addr_11"   --->   Operation 1166 'load' 'temp_output2_0_V_load_9' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 1167 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_12 = getelementptr i32 %temp_output2_0_V, i64 0, i64 10"   --->   Operation 1167 'getelementptr' 'temp_output2_0_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1168 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12"   --->   Operation 1168 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_74 : Operation 1169 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_13 = getelementptr i32 %temp_output2_0_V, i64 0, i64 11"   --->   Operation 1169 'getelementptr' 'temp_output2_0_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 1170 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13"   --->   Operation 1170 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 75 <SV = 47> <Delay = 0.79>
ST_75 : Operation 1171 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_10 = load i4 %temp_output2_0_V_addr_12"   --->   Operation 1171 'load' 'temp_output2_0_V_load_10' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 1172 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_11 = load i4 %temp_output2_0_V_addr_13"   --->   Operation 1172 'load' 'temp_output2_0_V_load_11' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 1173 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_14 = getelementptr i32 %temp_output2_0_V, i64 0, i64 12"   --->   Operation 1173 'getelementptr' 'temp_output2_0_V_addr_14' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1174 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14"   --->   Operation 1174 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_75 : Operation 1175 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_15 = getelementptr i32 %temp_output2_0_V, i64 0, i64 13"   --->   Operation 1175 'getelementptr' 'temp_output2_0_V_addr_15' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 1176 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15"   --->   Operation 1176 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 76 <SV = 48> <Delay = 0.79>
ST_76 : Operation 1177 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_12 = load i4 %temp_output2_0_V_addr_14"   --->   Operation 1177 'load' 'temp_output2_0_V_load_12' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_76 : Operation 1178 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_13 = load i4 %temp_output2_0_V_addr_15"   --->   Operation 1178 'load' 'temp_output2_0_V_load_13' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_76 : Operation 1179 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_16 = getelementptr i32 %temp_output2_0_V, i64 0, i64 14"   --->   Operation 1179 'getelementptr' 'temp_output2_0_V_addr_16' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1180 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16"   --->   Operation 1180 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_76 : Operation 1181 [1/1] (0.00ns)   --->   "%temp_output2_0_V_addr_17 = getelementptr i32 %temp_output2_0_V, i64 0, i64 15"   --->   Operation 1181 'getelementptr' 'temp_output2_0_V_addr_17' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 1182 [2/2] (0.79ns)   --->   "%temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17"   --->   Operation 1182 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 77 <SV = 49> <Delay = 4.67>
ST_77 : Operation 1183 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i32 %temp_output2_0_V_load"   --->   Operation 1183 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1184 [1/1] (0.00ns)   --->   "%sext_ln1116_63 = sext i32 %temp_output2_0_V_load_1"   --->   Operation 1184 'sext' 'sext_ln1116_63' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1185 [1/1] (0.00ns)   --->   "%sext_ln1116_64 = sext i32 %temp_output2_0_V_load_2"   --->   Operation 1185 'sext' 'sext_ln1116_64' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1186 [1/1] (0.00ns)   --->   "%sext_ln1118_66 = sext i32 %temp_output2_0_V_load_3"   --->   Operation 1186 'sext' 'sext_ln1118_66' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1187 [1/1] (3.88ns)   --->   "%mul_ln1118_9 = mul i38 %sext_ln1118_66, i38 274877906893"   --->   Operation 1187 'mul' 'mul_ln1118_9' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1188 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %temp_output2_0_V_load_3, i5 0"   --->   Operation 1188 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1189 [1/1] (0.00ns)   --->   "%sext_ln1116_65 = sext i37 %shl_ln1"   --->   Operation 1189 'sext' 'sext_ln1116_65' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1190 [1/1] (0.00ns)   --->   "%sext_ln1116_66 = sext i32 %temp_output2_0_V_load_4"   --->   Operation 1190 'sext' 'sext_ln1116_66' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i32 %temp_output2_0_V_load_5"   --->   Operation 1191 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1192 [1/1] (0.00ns)   --->   "%sext_ln1116_67 = sext i32 %temp_output2_0_V_load_6"   --->   Operation 1192 'sext' 'sext_ln1116_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1193 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i32 %temp_output2_0_V_load_7"   --->   Operation 1193 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1194 [1/1] (0.00ns)   --->   "%sext_ln1118_67 = sext i32 %temp_output2_0_V_load_8"   --->   Operation 1194 'sext' 'sext_ln1118_67' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1195 [1/1] (3.88ns)   --->   "%mul_ln1118_10 = mul i38 %sext_ln1118_67, i38 39"   --->   Operation 1195 'mul' 'mul_ln1118_10' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1196 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %temp_output2_0_V_load_8, i4 0"   --->   Operation 1196 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1197 [1/1] (0.00ns)   --->   "%sext_ln1118_68 = sext i36 %shl_ln1118_1"   --->   Operation 1197 'sext' 'sext_ln1118_68' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1198 [1/1] (1.21ns)   --->   "%sub_ln1118 = sub i37 0, i37 %sext_ln1118_68"   --->   Operation 1198 'sub' 'sub_ln1118' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1199 [1/1] (0.00ns)   --->   "%sext_ln1116_68 = sext i37 %sub_ln1118"   --->   Operation 1199 'sext' 'sext_ln1116_68' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1200 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i32 %temp_output2_0_V_load_9"   --->   Operation 1200 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1201 [1/1] (0.00ns)   --->   "%sext_ln1116_69 = sext i32 %temp_output2_0_V_load_10"   --->   Operation 1201 'sext' 'sext_ln1116_69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1202 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i32 %temp_output2_0_V_load_11"   --->   Operation 1202 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln1116_70 = sext i32 %temp_output2_0_V_load_12"   --->   Operation 1203 'sext' 'sext_ln1116_70' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1204 [1/1] (0.00ns)   --->   "%sext_ln1116_71 = sext i32 %temp_output2_0_V_load_13"   --->   Operation 1204 'sext' 'sext_ln1116_71' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1205 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_14 = load i4 %temp_output2_0_V_addr_16"   --->   Operation 1205 'load' 'temp_output2_0_V_load_14' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_77 : Operation 1206 [1/1] (0.00ns)   --->   "%sext_ln1118_69 = sext i32 %temp_output2_0_V_load_14"   --->   Operation 1206 'sext' 'sext_ln1118_69' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1207 [1/1] (3.88ns)   --->   "%mul_ln1118_11 = mul i39 %sext_ln1118_69, i39 549755813835"   --->   Operation 1207 'mul' 'mul_ln1118_11' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 1208 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = bitconcatenate i39 @_ssdm_op_BitConcatenate.i39.i32.i7, i32 %temp_output2_0_V_load_14, i7 0"   --->   Operation 1208 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1209 [1/2] (0.79ns)   --->   "%temp_output2_0_V_load_15 = load i4 %temp_output2_0_V_addr_17"   --->   Operation 1209 'load' 'temp_output2_0_V_load_15' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_77 : Operation 1210 [1/1] (0.00ns)   --->   "%temp_output2_0_V_load_15_cast = sext i32 %temp_output2_0_V_load_15"   --->   Operation 1210 'sext' 'temp_output2_0_V_load_15_cast' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 1211 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 1211 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 78 <SV = 50> <Delay = 5.57>
ST_78 : Operation 1212 [1/1] (0.00ns)   --->   "%temp_output3_V_0_1_0305 = phi i32 %temp_output3_0_1_V_1, void %.split, i32 0, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader"   --->   Operation 1212 'phi' 'temp_output3_V_0_1_0305' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1213 [1/1] (0.00ns)   --->   "%temp_output3_V_0_0_0 = phi i32 %temp_output3_0_1_V_2, void %.split, i32 256, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader"   --->   Operation 1213 'phi' 'temp_output3_V_0_0_0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1214 [1/1] (0.00ns)   --->   "%j_2 = phi i2 %add_ln59, void %.split, i2 0, void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit.preheader" [src/hls/matmul.cpp:59]   --->   Operation 1214 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1215 [1/1] (0.62ns)   --->   "%add_ln59 = add i2 %j_2, i2 1" [src/hls/matmul.cpp:59]   --->   Operation 1215 'add' 'add_ln59' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1216 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1216 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1217 [1/1] (0.51ns)   --->   "%icmp_ln59 = icmp_eq  i2 %j_2, i2 2" [src/hls/matmul.cpp:59]   --->   Operation 1217 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1218 [1/1] (0.00ns)   --->   "%empty_28 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 1218 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1219 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %.split, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader" [src/hls/matmul.cpp:59]   --->   Operation 1219 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i2 %j_2"   --->   Operation 1220 'trunc' 'trunc_ln1118' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_78 : Operation 1221 [1/1] (0.45ns)   --->   "%select_ln708 = select i1 %trunc_ln1118, i40 10, i40 1099511627614"   --->   Operation 1221 'select' 'select_ln708' <Predicate = (!icmp_ln59)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1222 [1/1] (3.88ns)   --->   "%mul_ln708 = mul i40 %select_ln708, i40 %sext_ln708"   --->   Operation 1222 'mul' 'mul_ln708' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1223 [1/1] (0.42ns)   --->   "%select_ln1118 = select i1 %trunc_ln1118, i39 549755813878, i39 549755813827"   --->   Operation 1223 'select' 'select_ln1118' <Predicate = (!icmp_ln59)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1224 [1/1] (3.88ns)   --->   "%mul_ln1118_12 = mul i39 %select_ln1118, i39 %sext_ln1116_63"   --->   Operation 1224 'mul' 'mul_ln1118_12' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %mul_ln708, i32 8, i32 39"   --->   Operation 1225 'partselect' 'tmp_71' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_78 : Operation 1226 [1/1] (0.00ns)   --->   "%shl_ln728_62 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_71, i8 0"   --->   Operation 1226 'bitconcatenate' 'shl_ln728_62' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_78 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln703_8 = sext i39 %mul_ln1118_12"   --->   Operation 1227 'sext' 'sext_ln703_8' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_78 : Operation 1228 [1/1] (1.23ns)   --->   "%add_ln1192_65 = add i40 %shl_ln728_62, i40 %sext_ln703_8"   --->   Operation 1228 'add' 'add_ln1192_65' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1229 [1/1] (0.44ns)   --->   "%select_ln703 = select i1 %trunc_ln1118, i40 1099511627654, i40 1099511627762"   --->   Operation 1229 'select' 'select_ln703' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1230 [1/1] (3.88ns)   --->   "%mul_ln703_57 = mul i40 %select_ln703, i40 %sext_ln1116_64"   --->   Operation 1230 'mul' 'mul_ln703_57' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_65, i32 8, i32 39"   --->   Operation 1231 'partselect' 'tmp_72' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_78 : Operation 1232 [1/1] (0.44ns)   --->   "%select_ln703_1 = select i1 %trunc_ln1118, i40 1099511627681, i40 110"   --->   Operation 1232 'select' 'select_ln703_1' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_78 : Operation 1233 [1/1] (3.88ns)   --->   "%mul_ln703_58 = mul i40 %select_ln703_1, i40 %sext_ln1116_66"   --->   Operation 1233 'mul' 'mul_ln703_58' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 51> <Delay = 6.80>
ST_79 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln728_63 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_72, i8 0"   --->   Operation 1234 'bitconcatenate' 'shl_ln728_63' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1235 [1/1] (1.23ns)   --->   "%add_ln1192_66 = add i40 %shl_ln728_63, i40 %mul_ln703_57"   --->   Operation 1235 'add' 'add_ln1192_66' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1236 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_67)   --->   "%select_ln1118_1 = select i1 %trunc_ln1118, i38 %sext_ln1116_65, i38 %mul_ln1118_9"   --->   Operation 1236 'select' 'select_ln1118_1' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_67)   --->   "%tmp_73 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_66, i32 8, i32 39"   --->   Operation 1237 'partselect' 'tmp_73' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_67)   --->   "%shl_ln728_64 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_73, i8 0"   --->   Operation 1238 'bitconcatenate' 'shl_ln728_64' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_67)   --->   "%sext_ln703_9 = sext i38 %select_ln1118_1"   --->   Operation 1239 'sext' 'sext_ln703_9' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1240 [1/1] (1.23ns) (out node of the LUT)   --->   "%add_ln1192_67 = add i40 %shl_ln728_64, i40 %sext_ln703_9"   --->   Operation 1240 'add' 'add_ln1192_67' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_67, i32 8, i32 39"   --->   Operation 1241 'partselect' 'tmp_74' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1242 [1/1] (0.00ns)   --->   "%shl_ln728_65 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_74, i8 0"   --->   Operation 1242 'bitconcatenate' 'shl_ln728_65' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1243 [1/1] (1.23ns)   --->   "%add_ln1192_68 = add i40 %shl_ln728_65, i40 %mul_ln703_58"   --->   Operation 1243 'add' 'add_ln1192_68' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1244 [1/1] (0.45ns)   --->   "%select_ln1192 = select i1 %trunc_ln1118, i40 1099511627737, i40 163"   --->   Operation 1244 'select' 'select_ln1192' <Predicate = (!icmp_ln59)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1245 [1/1] (3.88ns)   --->   "%mul_ln1192 = mul i40 %select_ln1192, i40 %sext_ln1192"   --->   Operation 1245 'mul' 'mul_ln1192' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1246 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_68, i32 8, i32 39"   --->   Operation 1246 'partselect' 'tmp_75' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1247 [1/1] (0.00ns)   --->   "%shl_ln728_66 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_75, i8 0"   --->   Operation 1247 'bitconcatenate' 'shl_ln728_66' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1248 [1/1] (1.23ns)   --->   "%add_ln1192_69 = add i40 %shl_ln728_66, i40 %mul_ln1192"   --->   Operation 1248 'add' 'add_ln1192_69' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1249 [1/1] (0.44ns)   --->   "%select_ln703_2 = select i1 %trunc_ln1118, i40 1099511627748, i40 81"   --->   Operation 1249 'select' 'select_ln703_2' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1250 [1/1] (3.88ns)   --->   "%mul_ln703_59 = mul i40 %select_ln703_2, i40 %sext_ln1116_67"   --->   Operation 1250 'mul' 'mul_ln703_59' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_69, i32 8, i32 39"   --->   Operation 1251 'partselect' 'tmp_76' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln728_67 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_76, i8 0"   --->   Operation 1252 'bitconcatenate' 'shl_ln728_67' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1253 [1/1] (1.23ns)   --->   "%add_ln1192_70 = add i40 %shl_ln728_67, i40 %mul_ln703_59"   --->   Operation 1253 'add' 'add_ln1192_70' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1254 [1/1] (0.45ns)   --->   "%select_ln1192_1 = select i1 %trunc_ln1118, i40 143, i40 1099511627764"   --->   Operation 1254 'select' 'select_ln1192_1' <Predicate = (!icmp_ln59)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1255 [1/1] (3.88ns)   --->   "%mul_ln1192_1 = mul i40 %select_ln1192_1, i40 %sext_ln1192_1"   --->   Operation 1255 'mul' 'mul_ln1192_1' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 1256 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_70, i32 8, i32 39"   --->   Operation 1256 'partselect' 'tmp_77' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_79 : Operation 1257 [1/1] (0.45ns)   --->   "%select_ln1192_2 = select i1 %trunc_ln1118, i40 1099511627638, i40 1099511627722"   --->   Operation 1257 'select' 'select_ln1192_2' <Predicate = (!icmp_ln59)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_79 : Operation 1258 [1/1] (3.88ns)   --->   "%mul_ln1192_2 = mul i40 %select_ln1192_2, i40 %sext_ln1192_2"   --->   Operation 1258 'mul' 'mul_ln1192_2' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 52> <Delay = 6.79>
ST_80 : Operation 1259 [1/1] (0.00ns)   --->   "%shl_ln728_68 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_77, i8 0"   --->   Operation 1259 'bitconcatenate' 'shl_ln728_68' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1260 [1/1] (1.23ns)   --->   "%add_ln1192_71 = add i40 %shl_ln728_68, i40 %mul_ln1192_1"   --->   Operation 1260 'add' 'add_ln1192_71' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_72)   --->   "%select_ln1118_2 = select i1 %trunc_ln1118, i38 %sext_ln1116_68, i38 %mul_ln1118_10"   --->   Operation 1261 'select' 'select_ln1118_2' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1262 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_72)   --->   "%tmp_78 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_71, i32 8, i32 39"   --->   Operation 1262 'partselect' 'tmp_78' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1263 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_72)   --->   "%shl_ln728_69 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_78, i8 0"   --->   Operation 1263 'bitconcatenate' 'shl_ln728_69' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_72)   --->   "%sext_ln703_10 = sext i38 %select_ln1118_2"   --->   Operation 1264 'sext' 'sext_ln703_10' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1265 [1/1] (1.23ns) (out node of the LUT)   --->   "%add_ln1192_72 = add i40 %shl_ln728_69, i40 %sext_ln703_10"   --->   Operation 1265 'add' 'add_ln1192_72' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1266 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_72, i32 8, i32 39"   --->   Operation 1266 'partselect' 'tmp_79' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1267 [1/1] (0.00ns)   --->   "%shl_ln728_70 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_79, i8 0"   --->   Operation 1267 'bitconcatenate' 'shl_ln728_70' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1268 [1/1] (1.23ns)   --->   "%add_ln1192_73 = add i40 %shl_ln728_70, i40 %mul_ln1192_2"   --->   Operation 1268 'add' 'add_ln1192_73' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1269 [1/1] (0.44ns)   --->   "%select_ln703_3 = select i1 %trunc_ln1118, i40 1099511627683, i40 124"   --->   Operation 1269 'select' 'select_ln703_3' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1270 [1/1] (3.88ns)   --->   "%mul_ln703_60 = mul i40 %select_ln703_3, i40 %sext_ln1116_69"   --->   Operation 1270 'mul' 'mul_ln703_60' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1271 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_73, i32 8, i32 39"   --->   Operation 1271 'partselect' 'tmp_80' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1272 [1/1] (0.00ns)   --->   "%shl_ln728_71 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_80, i8 0"   --->   Operation 1272 'bitconcatenate' 'shl_ln728_71' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1273 [1/1] (1.23ns)   --->   "%add_ln1192_74 = add i40 %shl_ln728_71, i40 %mul_ln703_60"   --->   Operation 1273 'add' 'add_ln1192_74' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1274 [1/1] (0.45ns)   --->   "%select_ln1192_3 = select i1 %trunc_ln1118, i40 1099511627631, i40 63"   --->   Operation 1274 'select' 'select_ln1192_3' <Predicate = (!icmp_ln59)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1275 [1/1] (3.88ns)   --->   "%mul_ln1192_3 = mul i40 %select_ln1192_3, i40 %sext_ln1192_3"   --->   Operation 1275 'mul' 'mul_ln1192_3' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1276 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_74, i32 8, i32 39"   --->   Operation 1276 'partselect' 'tmp_81' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1277 [1/1] (0.00ns)   --->   "%shl_ln728_72 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_81, i8 0"   --->   Operation 1277 'bitconcatenate' 'shl_ln728_72' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1278 [1/1] (1.23ns)   --->   "%add_ln1192_75 = add i40 %shl_ln728_72, i40 %mul_ln1192_3"   --->   Operation 1278 'add' 'add_ln1192_75' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1279 [1/1] (0.44ns)   --->   "%select_ln703_4 = select i1 %trunc_ln1118, i40 1099511627665, i40 1099511627743"   --->   Operation 1279 'select' 'select_ln703_4' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1280 [1/1] (3.88ns)   --->   "%mul_ln703_61 = mul i40 %select_ln703_4, i40 %sext_ln1116_70"   --->   Operation 1280 'mul' 'mul_ln703_61' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 1281 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_75, i32 8, i32 39"   --->   Operation 1281 'partselect' 'tmp_82' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_80 : Operation 1282 [1/1] (0.44ns)   --->   "%select_ln703_5 = select i1 %trunc_ln1118, i40 1099511627714, i40 82"   --->   Operation 1282 'select' 'select_ln703_5' <Predicate = (!icmp_ln59)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_80 : Operation 1283 [1/1] (3.88ns)   --->   "%mul_ln703_62 = mul i40 %select_ln703_5, i40 %sext_ln1116_71"   --->   Operation 1283 'mul' 'mul_ln703_62' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 53> <Delay = 6.05>
ST_81 : Operation 1284 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [src/hls/matmul.cpp:59]   --->   Operation 1284 'specloopname' 'specloopname_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1285 [1/1] (0.00ns)   --->   "%shl_ln728_73 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_82, i8 0"   --->   Operation 1285 'bitconcatenate' 'shl_ln728_73' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1286 [1/1] (1.23ns)   --->   "%add_ln1192_76 = add i40 %shl_ln728_73, i40 %mul_ln703_61"   --->   Operation 1286 'add' 'add_ln1192_76' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1287 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_76, i32 8, i32 39"   --->   Operation 1287 'partselect' 'tmp_83' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1288 [1/1] (0.00ns)   --->   "%shl_ln728_74 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_83, i8 0"   --->   Operation 1288 'bitconcatenate' 'shl_ln728_74' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1289 [1/1] (1.23ns)   --->   "%add_ln1192_77 = add i40 %shl_ln728_74, i40 %mul_ln703_62"   --->   Operation 1289 'add' 'add_ln1192_77' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_78)   --->   "%select_ln1118_3 = select i1 %trunc_ln1118, i39 %shl_ln1118_2, i39 %mul_ln1118_11"   --->   Operation 1290 'select' 'select_ln1118_3' <Predicate = (!icmp_ln59)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_78)   --->   "%tmp_84 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_77, i32 8, i32 39"   --->   Operation 1291 'partselect' 'tmp_84' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_78)   --->   "%shl_ln728_75 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_84, i8 0"   --->   Operation 1292 'bitconcatenate' 'shl_ln728_75' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192_78)   --->   "%sext_ln703_11 = sext i39 %select_ln1118_3"   --->   Operation 1293 'sext' 'sext_ln703_11' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1294 [1/1] (1.23ns) (out node of the LUT)   --->   "%add_ln1192_78 = add i40 %shl_ln728_75, i40 %sext_ln703_11"   --->   Operation 1294 'add' 'add_ln1192_78' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1295 [1/1] (0.42ns)   --->   "%select_ln1118_4 = select i1 %trunc_ln1118, i39 549755813841, i39 45"   --->   Operation 1295 'select' 'select_ln1118_4' <Predicate = (!icmp_ln59)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1296 [1/1] (3.88ns)   --->   "%mul_ln1118_13 = mul i39 %select_ln1118_4, i39 %temp_output2_0_V_load_15_cast"   --->   Operation 1296 'mul' 'mul_ln1118_13' <Predicate = (!icmp_ln59)> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1297 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_78, i32 8, i32 39"   --->   Operation 1297 'partselect' 'tmp_85' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1298 [1/1] (0.00ns)   --->   "%shl_ln728_76 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i32.i8, i32 %tmp_85, i8 0"   --->   Operation 1298 'bitconcatenate' 'shl_ln728_76' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1299 [1/1] (0.00ns)   --->   "%sext_ln703_12 = sext i39 %mul_ln1118_13"   --->   Operation 1299 'sext' 'sext_ln703_12' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1300 [1/1] (1.23ns)   --->   "%add_ln1192_79 = add i40 %shl_ln728_76, i40 %sext_ln703_12"   --->   Operation 1300 'add' 'add_ln1192_79' <Predicate = (!icmp_ln59)> <Delay = 1.23> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 1301 [1/1] (0.00ns)   --->   "%temp_output3_0_0_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %add_ln1192_79, i32 8, i32 39"   --->   Operation 1301 'partselect' 'temp_output3_0_0_V' <Predicate = (!icmp_ln59)> <Delay = 0.00>
ST_81 : Operation 1302 [1/1] (0.52ns)   --->   "%temp_output3_0_1_V_1 = select i1 %trunc_ln1118, i32 %temp_output3_0_0_V, i32 %temp_output3_V_0_1_0305" [src/hls/matmul.cpp:67]   --->   Operation 1302 'select' 'temp_output3_0_1_V_1' <Predicate = (!icmp_ln59)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1303 [1/1] (0.52ns)   --->   "%temp_output3_0_1_V_2 = select i1 %trunc_ln1118, i32 %temp_output3_V_0_0_0, i32 %temp_output3_0_0_V" [src/hls/matmul.cpp:67]   --->   Operation 1303 'select' 'temp_output3_0_1_V_2' <Predicate = (!icmp_ln59)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 1304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z13hw_act_layer2PA16_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_.exit"   --->   Operation 1304 'br' 'br_ln0' <Predicate = (!icmp_ln59)> <Delay = 0.00>

State 82 <SV = 51> <Delay = 0.48>
ST_82 : Operation 1305 [1/1] (0.48ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1305 'br' 'br_ln0' <Predicate = true> <Delay = 0.48>

State 83 <SV = 52> <Delay = 2.16>
ST_83 : Operation 1306 [1/1] (0.00ns)   --->   "%i_3 = phi i2 %add_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i2 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader" [src/hls/matmul.cpp:109]   --->   Operation 1306 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1307 [1/1] (0.00ns)   --->   "%max_idx_V = phi i32 %max_idx_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294967040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1307 'phi' 'max_idx_V' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1308 [1/1] (0.00ns)   --->   "%max_val_V = phi i32 %max_val_V_1, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, i32 4294935040, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.preheader"   --->   Operation 1308 'phi' 'max_val_V' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1309 [1/1] (0.62ns)   --->   "%add_ln109 = add i2 %i_3, i2 1" [src/hls/matmul.cpp:109]   --->   Operation 1309 'add' 'add_ln109' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1310 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 1310 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1311 [1/1] (0.51ns)   --->   "%icmp_ln109 = icmp_eq  i2 %i_3, i2 2" [src/hls/matmul.cpp:109]   --->   Operation 1311 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1312 [1/1] (0.00ns)   --->   "%empty_29 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 1312 'speclooptripcount' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1313 [1/1] (0.00ns)   --->   "%br_ln109 = br i1 %icmp_ln109, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i.split, void %_Z13hw_act_layer3PA2_8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EERS2_.exit_ifconv" [src/hls/matmul.cpp:109]   --->   Operation 1313 'br' 'br_ln109' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 1314 [1/1] (0.00ns)   --->   "%specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [src/hls/matmul.cpp:108]   --->   Operation 1314 'specloopname' 'specloopname_ln108' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_83 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln1494 = trunc i2 %i_3"   --->   Operation 1315 'trunc' 'trunc_ln1494' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_83 : Operation 1316 [1/1] (0.52ns)   --->   "%select_ln1494 = select i1 %trunc_ln1494, i32 %temp_output3_V_0_1_0305, i32 %temp_output3_V_0_0_0"   --->   Operation 1316 'select' 'select_ln1494' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1317 [1/1] (1.11ns)   --->   "%icmp_ln1494 = icmp_sgt  i32 %select_ln1494, i32 %max_val_V"   --->   Operation 1317 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln109)> <Delay = 1.11> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 1318 [1/1] (0.52ns)   --->   "%max_val_V_1 = select i1 %icmp_ln1494, i32 %select_ln1494, i32 %max_val_V" [src/hls/matmul.cpp:111]   --->   Operation 1318 'select' 'max_val_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1319 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i1.i8, i1 %trunc_ln1494, i8 0" [src/hls/matmul.cpp:111]   --->   Operation 1319 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_83 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i9 %shl_ln2" [src/hls/matmul.cpp:111]   --->   Operation 1320 'zext' 'zext_ln111' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_83 : Operation 1321 [1/1] (0.52ns)   --->   "%max_idx_V_1 = select i1 %icmp_ln1494, i32 %zext_ln111, i32 %max_idx_V" [src/hls/matmul.cpp:111]   --->   Operation 1321 'select' 'max_idx_V_1' <Predicate = (!icmp_ln109)> <Delay = 0.52> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_83 : Operation 1322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit13.i"   --->   Operation 1322 'br' 'br_ln0' <Predicate = (!icmp_ln109)> <Delay = 0.00>

State 84 <SV = 53> <Delay = 1.54>
ST_84 : Operation 1323 [1/1] (0.00ns)   --->   "%ret_V_2 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %max_idx_V, i32 8, i32 31"   --->   Operation 1323 'partselect' 'ret_V_2' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%p_Result_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %max_idx_V, i32 31"   --->   Operation 1324 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln851 = trunc i32 %max_idx_V"   --->   Operation 1325 'trunc' 'trunc_ln851' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1326 [1/1] (0.85ns)   --->   "%icmp_ln851 = icmp_eq  i8 %trunc_ln851, i8 0"   --->   Operation 1326 'icmp' 'icmp_ln851' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1327 [1/1] (1.10ns)   --->   "%ret_V_3 = add i24 %ret_V_2, i24 1"   --->   Operation 1327 'add' 'ret_V_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%select_ln850 = select i1 %icmp_ln851, i24 %ret_V_2, i24 %ret_V_3"   --->   Operation 1328 'select' 'select_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1329 [1/1] (0.43ns) (out node of the LUT)   --->   "%ret_V_5 = select i1 %p_Result_7, i24 %select_ln850, i24 %ret_V_2"   --->   Operation 1329 'select' 'ret_V_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_84 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln545 = sext i24 %ret_V_5"   --->   Operation 1330 'sext' 'sext_ln545' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 1331 [1/1] (0.00ns)   --->   "%ret_ln148 = ret i32 %sext_ln545" [src/hls/matmul.cpp:148]   --->   Operation 1331 'ret' 'ret_ln148' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.35ns
The critical path consists of the following:
	'alloca' operation ('fp_input_img.V', src/hls/matmul.cpp:130) [136]  (0 ns)
	'getelementptr' operation ('fp_input_img_V_addr') [139]  (0 ns)
	'store' operation ('store_ln586') of constant 256 on array 'fp_input_img.V', src/hls/matmul.cpp:130 [140]  (1.35 ns)

 <State 2>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:5) with incoming values : ('add_ln5', src/hls/matmul.cpp:5) [143]  (0 ns)
	'getelementptr' operation ('input_img_addr', src/hls/matmul.cpp:6) [152]  (0 ns)
	'load' operation ('input_img_load', src/hls/matmul.cpp:6) on array 'input_img' [153]  (1.35 ns)

 <State 3>: 4.14ns
The critical path consists of the following:
	'load' operation ('input_img_load', src/hls/matmul.cpp:6) on array 'input_img' [153]  (1.35 ns)
	'fpext' operation ('d') [155]  (2.79 ns)

 <State 4>: 4.26ns
The critical path consists of the following:
	'fpext' operation ('d') [155]  (2.79 ns)
	'icmp' operation ('icmp_ln571') [166]  (1.47 ns)

 <State 5>: 7.28ns
The critical path consists of the following:
	'add' operation ('add_ln581') [169]  (0.962 ns)
	'select' operation ('sh_amt') [171]  (0.431 ns)
	'icmp' operation ('icmp_ln585') [188]  (0.861 ns)
	'and' operation ('and_ln585') [189]  (0 ns)
	'select' operation ('select_ln571_1') [195]  (1.7 ns)
	'select' operation ('select_ln571_3') [197]  (1.45 ns)
	'select' operation ('select_ln571_4') [199]  (0.525 ns)
	'store' operation ('store_ln6', src/hls/matmul.cpp:6) of variable 'select_ln571_4' on array 'fp_input_img.V', src/hls/matmul.cpp:130 [201]  (1.35 ns)

 <State 6>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr') [204]  (0 ns)
	'store' operation ('store_ln731') of constant 256 on array 'temp_output[0].V', src/hls/matmul.cpp:133 [205]  (1.35 ns)

 <State 7>: 0.897ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:21) with incoming values : ('add_ln21', src/hls/matmul.cpp:21) [210]  (0 ns)
	'add' operation ('add_ln21', src/hls/matmul.cpp:21) [211]  (0.897 ns)

 <State 8>: 2.35ns
The critical path consists of the following:
	'phi' operation ('k', src/hls/matmul.cpp:25) with incoming values : ('add_ln25', src/hls/matmul.cpp:25) [221]  (0 ns)
	'or' operation ('or_ln25', src/hls/matmul.cpp:25) [244]  (0 ns)
	'add' operation ('add_ln1118') [247]  (1 ns)
	'getelementptr' operation ('weights_layer1_weights_V_addr_1') [249]  (0 ns)
	'load' operation ('weights_layer1_weights_V_load_1') on array 'weights_layer1_weights_V' [253]  (1.35 ns)

 <State 9>: 1.35ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'fp_input_img.V', src/hls/matmul.cpp:130 [236]  (1.35 ns)

 <State 10>: 6.35ns
The critical path consists of the following:
	'mul' operation ('r.V') [240]  (3.88 ns)
	'add' operation ('ret.V') [243]  (1.23 ns)
	'add' operation ('ret.V') [259]  (1.23 ns)

 <State 11>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('temp_output_0_V_addr_65', src/hls/matmul.cpp:29) [263]  (0 ns)
	'store' operation ('store_ln29', src/hls/matmul.cpp:29) of variable 'sum.V' on array 'temp_output[0].V', src/hls/matmul.cpp:133 [264]  (1.35 ns)

 <State 12>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:77) with incoming values : ('add_ln77', src/hls/matmul.cpp:77) [269]  (0 ns)
	'getelementptr' operation ('temp_output_0_V_addr_1') [278]  (0 ns)
	'load' operation ('__Val2__') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [279]  (1.35 ns)

 <State 13>: 7.27ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [279]  (1.35 ns)
	'sub' operation ('tmp.V') [284]  (1.2 ns)
	'select' operation ('tmp.V') [285]  (0.525 ns)
	'cttz' operation ('l') [287]  (0 ns)
	'sub' operation ('sub_ln894') [288]  (1.2 ns)
	'add' operation ('lsb_index') [289]  (1.2 ns)
	'shl' operation ('shl_ln899') [296]  (0 ns)
	'or' operation ('or_ln899_2') [297]  (0 ns)
	'and' operation ('and_ln899') [298]  (0 ns)
	'icmp' operation ('icmp_ln899') [299]  (1.45 ns)
	'select' operation ('select_ln896') [305]  (0 ns)
	'select' operation ('select_ln908') [313]  (0.331 ns)

 <State 14>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908') [308]  (0 ns)
	'select' operation ('m') [314]  (0 ns)
	'add' operation ('m') [316]  (1.47 ns)
	'select' operation ('select_ln893') [320]  (0.451 ns)
	'add' operation ('add_ln915') [323]  (1.07 ns)
	'dcmp' operation ('tmp') [331]  (3.61 ns)

 <State 15>: 5.3ns
The critical path consists of the following:
	'dcmp' operation ('tmp') [331]  (3.61 ns)
	'and' operation ('and_ln1506') [332]  (0.331 ns)
	blocking operation 1.35 ns on control path)

 <State 16>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [340]  (1.35 ns)

 <State 17>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [340]  (1.35 ns)

 <State 18>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_2') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [346]  (1.35 ns)

 <State 19>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_4') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [352]  (1.35 ns)

 <State 20>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_6') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [358]  (1.35 ns)

 <State 21>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_8') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [364]  (1.35 ns)

 <State 22>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_10') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [370]  (1.35 ns)

 <State 23>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_12') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [376]  (1.35 ns)

 <State 24>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_14') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [382]  (1.35 ns)

 <State 25>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_16') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [388]  (1.35 ns)

 <State 26>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_18') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [394]  (1.35 ns)

 <State 27>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_20') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [400]  (1.35 ns)

 <State 28>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_22') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [406]  (1.35 ns)

 <State 29>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_24') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [412]  (1.35 ns)

 <State 30>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_26') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [418]  (1.35 ns)

 <State 31>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_28') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [424]  (1.35 ns)

 <State 32>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_30') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [430]  (1.35 ns)

 <State 33>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_32') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [436]  (1.35 ns)

 <State 34>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_34') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [442]  (1.35 ns)

 <State 35>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_36') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [448]  (1.35 ns)

 <State 36>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_38') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [454]  (1.35 ns)

 <State 37>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_40') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [460]  (1.35 ns)

 <State 38>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_42') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [466]  (1.35 ns)

 <State 39>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_44') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [472]  (1.35 ns)

 <State 40>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_46') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [478]  (1.35 ns)

 <State 41>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_48') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [484]  (1.35 ns)

 <State 42>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_50') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [490]  (1.35 ns)

 <State 43>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_52') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [496]  (1.35 ns)

 <State 44>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_54') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [502]  (1.35 ns)

 <State 45>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_56') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [508]  (1.35 ns)

 <State 46>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_58') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [514]  (1.35 ns)

 <State 47>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_60') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [520]  (1.35 ns)

 <State 48>: 1.35ns
The critical path consists of the following:
	'load' operation ('temp_output_0_V_load_62') on array 'temp_output[0].V', src/hls/matmul.cpp:133 [526]  (1.35 ns)

 <State 49>: 0.878ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:40) with incoming values : ('add_ln40', src/hls/matmul.cpp:40) [533]  (0 ns)
	'add' operation ('add_ln40', src/hls/matmul.cpp:40) [534]  (0.878 ns)

 <State 50>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_0_load') on array 'layer2_weights_V_0' [543]  (0.79 ns)
	'mul' operation ('mul_ln1118') [545]  (3.88 ns)
	'add' operation ('add_ln1192') [552]  (1.23 ns)
	'add' operation ('add_ln1192_1') [560]  (1.23 ns)

 <State 51>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_6_load') on array 'layer2_weights_V_6' [584]  (0.79 ns)
	'mul' operation ('mul_ln703_3') [586]  (3.88 ns)
	'add' operation ('add_ln1192_5') [589]  (1.23 ns)
	'add' operation ('add_ln1192_6') [596]  (1.23 ns)

 <State 52>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_11_load') on array 'layer2_weights_V_11' [619]  (0.79 ns)
	'mul' operation ('mul_ln703_8') [621]  (3.88 ns)
	'add' operation ('add_ln1192_10') [624]  (1.23 ns)
	'add' operation ('add_ln1192_11') [631]  (1.23 ns)

 <State 53>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_16_load') on array 'layer2_weights_V_16' [654]  (0.79 ns)
	'mul' operation ('mul_ln703_13') [656]  (3.88 ns)
	'add' operation ('add_ln1192_15') [659]  (1.23 ns)
	'add' operation ('add_ln1192_16') [666]  (1.23 ns)

 <State 54>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_21_load') on array 'layer2_weights_V_21' [690]  (0.79 ns)
	'mul' operation ('mul_ln703_17') [692]  (3.88 ns)
	'add' operation ('add_ln1192_20') [695]  (1.23 ns)
	'add' operation ('add_ln1192_21') [702]  (1.23 ns)

 <State 55>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_26_load') on array 'layer2_weights_V_26' [725]  (0.79 ns)
	'mul' operation ('mul_ln703_22') [727]  (3.88 ns)
	'add' operation ('add_ln1192_25') [730]  (1.23 ns)
	'add' operation ('add_ln1192_26') [737]  (1.23 ns)

 <State 56>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_31_load') on array 'layer2_weights_V_31' [760]  (0.79 ns)
	'mul' operation ('mul_ln1118_6') [762]  (3.88 ns)
	'add' operation ('add_ln1192_30') [766]  (1.23 ns)
	'add' operation ('add_ln1192_31') [773]  (1.23 ns)

 <State 57>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_36_load') on array 'layer2_weights_V_36' [796]  (0.79 ns)
	'mul' operation ('mul_ln703_31') [798]  (3.88 ns)
	'add' operation ('add_ln1192_35') [801]  (1.23 ns)
	'add' operation ('add_ln1192_36') [808]  (1.23 ns)

 <State 58>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_41_load') on array 'layer2_weights_V_41' [831]  (0.79 ns)
	'mul' operation ('mul_ln1118_7') [833]  (3.88 ns)
	'add' operation ('add_ln1192_40') [837]  (1.23 ns)
	'add' operation ('add_ln1192_41') [844]  (1.23 ns)

 <State 59>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_46_load') on array 'layer2_weights_V_46' [867]  (0.79 ns)
	'mul' operation ('mul_ln703_40') [869]  (3.88 ns)
	'add' operation ('add_ln1192_45') [872]  (1.23 ns)
	'add' operation ('add_ln1192_46') [879]  (1.23 ns)

 <State 60>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_51_load') on array 'layer2_weights_V_51' [902]  (0.79 ns)
	'mul' operation ('mul_ln703_45') [904]  (3.88 ns)
	'add' operation ('add_ln1192_50') [907]  (1.23 ns)
	'add' operation ('add_ln1192_51') [914]  (1.23 ns)

 <State 61>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_56_load') on array 'layer2_weights_V_56' [937]  (0.79 ns)
	'mul' operation ('mul_ln703_50') [939]  (3.88 ns)
	'add' operation ('add_ln1192_55') [942]  (1.23 ns)
	'add' operation ('add_ln1192_56') [949]  (1.23 ns)

 <State 62>: 7.14ns
The critical path consists of the following:
	'load' operation ('layer2_weights_V_60_load') on array 'layer2_weights_V_60' [966]  (0.79 ns)
	'mul' operation ('mul_ln703_53') [968]  (3.88 ns)
	'add' operation ('add_ln1192_59') [971]  (1.23 ns)
	'add' operation ('add_ln1192_60') [978]  (1.23 ns)

 <State 63>: 7.14ns
The critical path consists of the following:
	'mul' operation ('mul_ln703_55') [982]  (3.88 ns)
	'add' operation ('add_ln1192_61') [985]  (1.23 ns)
	'add' operation ('add_ln1192_62') [992]  (1.23 ns)
	'store' operation ('store_ln48', src/hls/matmul.cpp:48) of variable 'trunc_ln708_s' on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [995]  (0.79 ns)

 <State 64>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/hls/matmul.cpp:92) with incoming values : ('add_ln92', src/hls/matmul.cpp:92) [1000]  (0.489 ns)

 <State 65>: 0.878ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:92) with incoming values : ('add_ln92', src/hls/matmul.cpp:92) [1000]  (0 ns)
	'add' operation ('add_ln92', src/hls/matmul.cpp:92) [1001]  (0.878 ns)

 <State 66>: 6.71ns
The critical path consists of the following:
	'load' operation ('__Val2__') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1010]  (0.79 ns)
	'sub' operation ('tmp.V') [1015]  (1.2 ns)
	'select' operation ('tmp.V') [1016]  (0.525 ns)
	'cttz' operation ('l') [1018]  (0 ns)
	'sub' operation ('sub_ln894_1') [1019]  (1.2 ns)
	'add' operation ('lsb_index') [1020]  (1.2 ns)
	'shl' operation ('shl_ln899_1') [1027]  (0 ns)
	'or' operation ('or_ln899') [1028]  (0 ns)
	'and' operation ('and_ln899_2') [1029]  (0 ns)
	'icmp' operation ('icmp_ln899_1') [1030]  (1.45 ns)
	'select' operation ('select_ln896_1') [1036]  (0 ns)
	'select' operation ('select_ln908_2') [1044]  (0.331 ns)

 <State 67>: 6.61ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln908_1') [1039]  (0 ns)
	'select' operation ('m') [1045]  (0 ns)
	'add' operation ('m') [1047]  (1.47 ns)
	'select' operation ('select_ln893_1') [1051]  (0.451 ns)
	'add' operation ('add_ln915_1') [1054]  (1.07 ns)
	'dcmp' operation ('tmp_3') [1062]  (3.61 ns)

 <State 68>: 4.73ns
The critical path consists of the following:
	'dcmp' operation ('tmp_3') [1062]  (3.61 ns)
	'and' operation ('and_ln1506_1') [1063]  (0.331 ns)
	blocking operation 0.79 ns on control path)

 <State 69>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1071]  (0.79 ns)

 <State 70>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1071]  (0.79 ns)

 <State 71>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_2') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1077]  (0.79 ns)

 <State 72>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_4') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1086]  (0.79 ns)

 <State 73>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_6') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1092]  (0.79 ns)

 <State 74>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_8') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1098]  (0.79 ns)

 <State 75>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_10') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1109]  (0.79 ns)

 <State 76>: 0.79ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_12') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1115]  (0.79 ns)

 <State 77>: 4.67ns
The critical path consists of the following:
	'load' operation ('temp_output2_0_V_load_14') on array 'temp_output2[0].V', src/hls/matmul.cpp:134 [1121]  (0.79 ns)
	'mul' operation ('mul_ln1118_11') [1123]  (3.88 ns)

 <State 78>: 5.57ns
The critical path consists of the following:
	'phi' operation ('j', src/hls/matmul.cpp:59) with incoming values : ('add_ln59', src/hls/matmul.cpp:59) [1132]  (0 ns)
	'select' operation ('select_ln708') [1141]  (0.458 ns)
	'mul' operation ('mul_ln708') [1142]  (3.88 ns)
	'add' operation ('add_ln1192_65') [1148]  (1.23 ns)

 <State 79>: 6.81ns
The critical path consists of the following:
	'select' operation ('select_ln1192') [1164]  (0.458 ns)
	'mul' operation ('mul_ln1192') [1165]  (3.88 ns)
	'add' operation ('add_ln1192_69') [1168]  (1.23 ns)
	'add' operation ('add_ln1192_70') [1173]  (1.23 ns)

 <State 80>: 6.79ns
The critical path consists of the following:
	'select' operation ('select_ln703_3') [1189]  (0.445 ns)
	'mul' operation ('mul_ln703_60') [1190]  (3.88 ns)
	'add' operation ('add_ln1192_74') [1193]  (1.23 ns)
	'add' operation ('add_ln1192_75') [1198]  (1.23 ns)

 <State 81>: 6.06ns
The critical path consists of the following:
	'select' operation ('select_ln1118_4') [1214]  (0.42 ns)
	'mul' operation ('mul_ln1118_13') [1215]  (3.88 ns)
	'add' operation ('add_ln1192_79') [1219]  (1.23 ns)
	'select' operation ('temp_output3[0][1].V', src/hls/matmul.cpp:67) [1221]  (0.525 ns)

 <State 82>: 0.489ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i', src/hls/matmul.cpp:109) with incoming values : ('add_ln109', src/hls/matmul.cpp:109) [1227]  (0.489 ns)

 <State 83>: 2.16ns
The critical path consists of the following:
	'phi' operation ('i', src/hls/matmul.cpp:109) with incoming values : ('add_ln109', src/hls/matmul.cpp:109) [1227]  (0 ns)
	'select' operation ('select_ln1494') [1238]  (0.525 ns)
	'icmp' operation ('icmp_ln1494') [1239]  (1.11 ns)
	'select' operation ('max_val.V', src/hls/matmul.cpp:111) [1240]  (0.525 ns)

 <State 84>: 1.54ns
The critical path consists of the following:
	'add' operation ('ret.V') [1250]  (1.11 ns)
	'select' operation ('select_ln850') [1251]  (0 ns)
	'select' operation ('ret.V') [1252]  (0.435 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
