

================================================================
== Vivado HLS Report for 'matrixMul'
================================================================
* Date:           Sat May 28 01:53:21 2022

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        HW2_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.508|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 2         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 2.1      |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 3.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 3.1.1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    546|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |       16|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    173|
|Register         |        -|      -|     595|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       16|      1|     595|    719|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        5|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixMul_mac_mulbkb_U1  |matrixMul_mac_mulbkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    | Memory|    Module   | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |a_U    |matrixMul_a  |        8|  0|   0|  16384|    8|     1|       131072|
    |b_U    |matrixMul_a  |        8|  0|   0|  16384|    8|     1|       131072|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+
    |Total  |             |       16|  0|   0|  32768|   16|     2|       262144|
    +-------+-------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_234_p2     |     +    |      0|  0|  38|          31|           1|
    |i_2_fu_290_p2     |     +    |      0|  0|  38|          31|           1|
    |i_3_fu_377_p2     |     +    |      0|  0|  38|          31|           1|
    |j_1_fu_261_p2     |     +    |      0|  0|  38|          31|           1|
    |j_2_fu_335_p2     |     +    |      0|  0|  38|          31|           1|
    |j_3_fu_404_p2     |     +    |      0|  0|  38|          31|           1|
    |n_1_fu_433_p2     |     +    |      0|  0|  38|          31|           1|
    |tmp_14_fu_349_p2  |     +    |      0|  0|  24|          17|          17|
    |tmp_16_fu_359_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_19_fu_414_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_21_fu_443_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_23_fu_465_p2  |     +    |      0|  0|  23|          16|          16|
    |tmp_7_fu_300_p2   |     +    |      0|  0|  14|           8|          10|
    |tmp_9_fu_271_p2   |     +    |      0|  0|  24|          17|          17|
    |tmp_11_fu_399_p2  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_13_fu_428_p2  |   icmp   |      0|  0|  18|          32|          32|
    |tmp_2_fu_256_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_3_fu_285_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_5_fu_372_p2   |   icmp   |      0|  0|  18|          32|          32|
    |tmp_fu_229_p2     |   icmp   |      0|  0|  18|          32|          32|
    |tmp_s_fu_330_p2   |   icmp   |      0|  0|  18|          32|          32|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 546|         547|         339|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |a_address0     |  15|          3|   14|         42|
    |ap_NS_fsm      |  56|         13|    1|         13|
    |b_address0     |  15|          3|   14|         42|
    |i1_reg_157     |   9|          2|   31|         62|
    |i3_reg_179     |   9|          2|   31|         62|
    |i_reg_135      |   9|          2|   31|         62|
    |in_r_address0  |  15|          3|   15|         45|
    |j2_reg_168     |   9|          2|   31|         62|
    |j4_reg_190     |   9|          2|   31|         62|
    |j_reg_146      |   9|          2|   31|         62|
    |n_reg_214      |   9|          2|   31|         62|
    |sum_reg_201    |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          | 173|         38|  293|        640|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |a_load_reg_625        |   8|   0|    8|          0|
    |ap_CS_fsm             |  12|   0|   12|          0|
    |b_load_reg_630        |   8|   0|    8|          0|
    |c_addr_reg_602        |  14|   0|   14|          0|
    |i1_reg_157            |  31|   0|   31|          0|
    |i3_reg_179            |  31|   0|   31|          0|
    |i_1_reg_511           |  31|   0|   31|          0|
    |i_2_reg_542           |  31|   0|   31|          0|
    |i_3_reg_578           |  31|   0|   31|          0|
    |i_reg_135             |  31|   0|   31|          0|
    |j2_reg_168            |  31|   0|   31|          0|
    |j4_reg_190            |  31|   0|   31|          0|
    |j_1_reg_524           |  31|   0|   31|          0|
    |j_2_reg_560           |  31|   0|   31|          0|
    |j_3_reg_592           |  31|   0|   31|          0|
    |j_reg_146             |  31|   0|   31|          0|
    |n_1_reg_610           |  31|   0|   31|          0|
    |n_reg_214             |  31|   0|   31|          0|
    |sum_reg_201           |  32|   0|   32|          0|
    |tmp_16_cast2_reg_547  |  10|   0|   17|          7|
    |tmp_16_reg_570        |  16|   0|   16|          0|
    |tmp_18_cast_reg_552   |   9|   0|   16|          7|
    |tmp_18_reg_597        |  16|   0|   16|          0|
    |tmp_22_cast_reg_583   |   9|   0|   16|          7|
    |tmp_8_cast_reg_516    |  10|   0|   17|          7|
    |tmp_9_cast_reg_529    |  17|   0|   64|         47|
    +----------------------+----+----+-----+-----------+
    |Total                 | 595|   0|  670|         75|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_done        | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   matrixMul  | return value |
|lm             |  in |   32|   ap_none  |      lm      |    scalar    |
|ln             |  in |   32|   ap_none  |      ln      |    scalar    |
|lp             |  in |   32|   ap_none  |      lp      |    scalar    |
|in_r_address0  | out |   15|  ap_memory |     in_r     |     array    |
|in_r_ce0       | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0        |  in |    8|  ap_memory |     in_r     |     array    |
|c_address0     | out |   14|  ap_memory |       c      |     array    |
|c_ce0          | out |    1|  ap_memory |       c      |     array    |
|c_we0          | out |    1|  ap_memory |       c      |     array    |
|c_d0           | out |   32|  ap_memory |       c      |     array    |
+---------------+-----+-----+------------+--------------+--------------+

