# Clock
This block acts as the whole clock with MM:SS:CS output to 7 seg displays and buttons as inputs

![Internal diagram PDF](img/schematic.pdf)

![Source file](../../src/top_level.vhd)
![TB file](tb_top_level.vhd)
## Simulation results
In this simulation the top_level is outputing correct 7 seg display position and has started displaying time for stopwatch
![image](img/image.png)
