Info: Generated by version: 22.2 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\ip\tx_clk_24\tx_clk_24.ip --block-symbol-file --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\ip\tx_clk_24\tx_clk_24 --family="Arria 10" --part=10AX048H3F34E2SG
Info: tx_clk_24.iopll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\ip\tx_clk_24\tx_clk_24.ip --synthesis=VERILOG --output-directory=C:\Users\clt\Desktop\U_12G_SDI\U_3GSDIx4_OUT_PCB1.0_v0.07_250815\U_3GSDIx4_OUT_PCB1.0_v0.07_250107\src\ip\tx_clk_24\tx_clk_24 --family="Arria 10" --part=10AX048H3F34E2SG
Info: tx_clk_24.iopll_0: Able to implement PLL with user settings
Info: tx_clk_24: "Transforming system: tx_clk_24"
Info: tx_clk_24: "Naming system components in system: tx_clk_24"
Info: tx_clk_24: "Processing generation queue"
Info: tx_clk_24: "Generating: tx_clk_24"
Info: tx_clk_24: "Generating: tx_clk_24_altera_iopll_1931_jwjqnjy"
Info: tx_clk_24: Done "tx_clk_24" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in tx_clk_24. No files generated.
Info: Finished: Generate IP Core Documentation
