
UltrasonCpt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005c20  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a4  08005db0  08005db0  00006db0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005e54  08005e54  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005e54  08005e54  00006e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005e5c  08005e5c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005e5c  08005e5c  00006e5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005e60  08005e60  00006e60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005e64  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ac  2000005c  08005ec0  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000308  08005ec0  00007308  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014d7e  00000000  00000000  0000708c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002c5c  00000000  00000000  0001be0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001238  00000000  00000000  0001ea68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e42  00000000  00000000  0001fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028497  00000000  00000000  00020ae2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00017cbb  00000000  00000000  00048f79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f7525  00000000  00000000  00060c34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00158159  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000514c  00000000  00000000  0015819c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0015d2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005d98 	.word	0x08005d98

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08005d98 	.word	0x08005d98

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b08a      	sub	sp, #40	@ 0x28
 8000564:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000566:	f107 0314 	add.w	r3, r7, #20
 800056a:	2200      	movs	r2, #0
 800056c:	601a      	str	r2, [r3, #0]
 800056e:	605a      	str	r2, [r3, #4]
 8000570:	609a      	str	r2, [r3, #8]
 8000572:	60da      	str	r2, [r3, #12]
 8000574:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000576:	4b2b      	ldr	r3, [pc, #172]	@ (8000624 <MX_GPIO_Init+0xc4>)
 8000578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800057a:	4a2a      	ldr	r2, [pc, #168]	@ (8000624 <MX_GPIO_Init+0xc4>)
 800057c:	f043 0304 	orr.w	r3, r3, #4
 8000580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000582:	4b28      	ldr	r3, [pc, #160]	@ (8000624 <MX_GPIO_Init+0xc4>)
 8000584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000586:	f003 0304 	and.w	r3, r3, #4
 800058a:	613b      	str	r3, [r7, #16]
 800058c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800058e:	4b25      	ldr	r3, [pc, #148]	@ (8000624 <MX_GPIO_Init+0xc4>)
 8000590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000592:	4a24      	ldr	r2, [pc, #144]	@ (8000624 <MX_GPIO_Init+0xc4>)
 8000594:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000598:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800059a:	4b22      	ldr	r3, [pc, #136]	@ (8000624 <MX_GPIO_Init+0xc4>)
 800059c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800059e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80005a2:	60fb      	str	r3, [r7, #12]
 80005a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005aa:	4a1e      	ldr	r2, [pc, #120]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005ac:	f043 0301 	orr.w	r3, r3, #1
 80005b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005b6:	f003 0301 	and.w	r3, r3, #1
 80005ba:	60bb      	str	r3, [r7, #8]
 80005bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005be:	4b19      	ldr	r3, [pc, #100]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005c2:	4a18      	ldr	r2, [pc, #96]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005c4:	f043 0302 	orr.w	r3, r3, #2
 80005c8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80005ca:	4b16      	ldr	r3, [pc, #88]	@ (8000624 <MX_GPIO_Init+0xc4>)
 80005cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80005ce:	f003 0302 	and.w	r3, r3, #2
 80005d2:	607b      	str	r3, [r7, #4]
 80005d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80005d6:	2200      	movs	r2, #0
 80005d8:	2120      	movs	r1, #32
 80005da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005de:	f001 f9af 	bl	8001940 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80005e2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005e6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80005e8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80005ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005ee:	2300      	movs	r3, #0
 80005f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80005f2:	f107 0314 	add.w	r3, r7, #20
 80005f6:	4619      	mov	r1, r3
 80005f8:	480b      	ldr	r0, [pc, #44]	@ (8000628 <MX_GPIO_Init+0xc8>)
 80005fa:	f000 fff7 	bl	80015ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80005fe:	2320      	movs	r3, #32
 8000600:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000602:	2301      	movs	r3, #1
 8000604:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000606:	2300      	movs	r3, #0
 8000608:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800060a:	2300      	movs	r3, #0
 800060c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	4619      	mov	r1, r3
 8000614:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000618:	f000 ffe8 	bl	80015ec <HAL_GPIO_Init>

}
 800061c:	bf00      	nop
 800061e:	3728      	adds	r7, #40	@ 0x28
 8000620:	46bd      	mov	sp, r7
 8000622:	bd80      	pop	{r7, pc}
 8000624:	40021000 	.word	0x40021000
 8000628:	48000800 	.word	0x48000800

0800062c <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000630:	4b1b      	ldr	r3, [pc, #108]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000632:	4a1c      	ldr	r2, [pc, #112]	@ (80006a4 <MX_I2C1_Init+0x78>)
 8000634:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10D19CE4;
 8000636:	4b1a      	ldr	r3, [pc, #104]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000638:	4a1b      	ldr	r2, [pc, #108]	@ (80006a8 <MX_I2C1_Init+0x7c>)
 800063a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800063c:	4b18      	ldr	r3, [pc, #96]	@ (80006a0 <MX_I2C1_Init+0x74>)
 800063e:	2200      	movs	r2, #0
 8000640:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000642:	4b17      	ldr	r3, [pc, #92]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000644:	2201      	movs	r2, #1
 8000646:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000648:	4b15      	ldr	r3, [pc, #84]	@ (80006a0 <MX_I2C1_Init+0x74>)
 800064a:	2200      	movs	r2, #0
 800064c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800064e:	4b14      	ldr	r3, [pc, #80]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000650:	2200      	movs	r2, #0
 8000652:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000654:	4b12      	ldr	r3, [pc, #72]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000656:	2200      	movs	r2, #0
 8000658:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800065a:	4b11      	ldr	r3, [pc, #68]	@ (80006a0 <MX_I2C1_Init+0x74>)
 800065c:	2200      	movs	r2, #0
 800065e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000660:	4b0f      	ldr	r3, [pc, #60]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000662:	2200      	movs	r2, #0
 8000664:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000666:	480e      	ldr	r0, [pc, #56]	@ (80006a0 <MX_I2C1_Init+0x74>)
 8000668:	f001 f982 	bl	8001970 <HAL_I2C_Init>
 800066c:	4603      	mov	r3, r0
 800066e:	2b00      	cmp	r3, #0
 8000670:	d001      	beq.n	8000676 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000672:	f000 fa9d 	bl	8000bb0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000676:	2100      	movs	r1, #0
 8000678:	4809      	ldr	r0, [pc, #36]	@ (80006a0 <MX_I2C1_Init+0x74>)
 800067a:	f001 fe3b 	bl	80022f4 <HAL_I2CEx_ConfigAnalogFilter>
 800067e:	4603      	mov	r3, r0
 8000680:	2b00      	cmp	r3, #0
 8000682:	d001      	beq.n	8000688 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000684:	f000 fa94 	bl	8000bb0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000688:	2100      	movs	r1, #0
 800068a:	4805      	ldr	r0, [pc, #20]	@ (80006a0 <MX_I2C1_Init+0x74>)
 800068c:	f001 fe7d 	bl	800238a <HAL_I2CEx_ConfigDigitalFilter>
 8000690:	4603      	mov	r3, r0
 8000692:	2b00      	cmp	r3, #0
 8000694:	d001      	beq.n	800069a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000696:	f000 fa8b 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800069a:	bf00      	nop
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	20000078 	.word	0x20000078
 80006a4:	40005400 	.word	0x40005400
 80006a8:	10d19ce4 	.word	0x10d19ce4

080006ac <lcd_init>:
#include "i2c.h"



void lcd_init(I2C_HandleTypeDef* I2Cx, rgb_lcd* DataStruct)
{
 80006ac:	b580      	push	{r7, lr}
 80006ae:	b08a      	sub	sp, #40	@ 0x28
 80006b0:	af02      	add	r7, sp, #8
 80006b2:	6078      	str	r0, [r7, #4]
 80006b4:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	61fb      	str	r3, [r7, #28]
	DataStruct->_displayfunction |= LCD_2LINE | LCD_5x10DOTS; // MODE 2 LIGNES
 80006ba:	683b      	ldr	r3, [r7, #0]
 80006bc:	781b      	ldrb	r3, [r3, #0]
 80006be:	f043 030c 	orr.w	r3, r3, #12
 80006c2:	b2da      	uxtb	r2, r3
 80006c4:	683b      	ldr	r3, [r7, #0]
 80006c6:	701a      	strb	r2, [r3, #0]
	uint8_t data[2];
	data[0] = 0x80;
 80006c8:	2380      	movs	r3, #128	@ 0x80
 80006ca:	763b      	strb	r3, [r7, #24]
	data[1] = LCD_FUNCTIONSET | DataStruct->_displayfunction;
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	f043 0320 	orr.w	r3, r3, #32
 80006d4:	b2db      	uxtb	r3, r3
 80006d6:	767b      	strb	r3, [r7, #25]

	HAL_UART_Transmit(&huart2,(uint8_t *)data,2,10);
 80006d8:	f107 0118 	add.w	r1, r7, #24
 80006dc:	230a      	movs	r3, #10
 80006de:	2202      	movs	r2, #2
 80006e0:	486c      	ldr	r0, [pc, #432]	@ (8000894 <lcd_init+0x1e8>)
 80006e2:	f004 f951 	bl	8004988 <HAL_UART_Transmit>
	char newline[2] = "\r\n";
 80006e6:	f640 230d 	movw	r3, #2573	@ 0xa0d
 80006ea:	82bb      	strh	r3, [r7, #20]
	HAL_UART_Transmit(&huart2, (uint8_t *) newline, 2, 10);
 80006ec:	f107 0114 	add.w	r1, r7, #20
 80006f0:	230a      	movs	r3, #10
 80006f2:	2202      	movs	r2, #2
 80006f4:	4867      	ldr	r0, [pc, #412]	@ (8000894 <lcd_init+0x1e8>)
 80006f6:	f004 f947 	bl	8004988 <HAL_UART_Transmit>

	HAL_StatusTypeDef status = HAL_I2C_IsDeviceReady(Handle,LCD_ADDRESS,5,100);
 80006fa:	2364      	movs	r3, #100	@ 0x64
 80006fc:	2205      	movs	r2, #5
 80006fe:	217c      	movs	r1, #124	@ 0x7c
 8000700:	69f8      	ldr	r0, [r7, #28]
 8000702:	f001 fae9 	bl	8001cd8 <HAL_I2C_IsDeviceReady>
 8000706:	4603      	mov	r3, r0
 8000708:	74fb      	strb	r3, [r7, #19]
	HAL_UART_Transmit(&huart2,&status,1,10);
 800070a:	f107 0113 	add.w	r1, r7, #19
 800070e:	230a      	movs	r3, #10
 8000710:	2201      	movs	r2, #1
 8000712:	4860      	ldr	r0, [pc, #384]	@ (8000894 <lcd_init+0x1e8>)
 8000714:	f004 f938 	bl	8004988 <HAL_UART_Transmit>
	HAL_Delay(50);
 8000718:	2032      	movs	r0, #50	@ 0x32
 800071a:	f000 fe31 	bl	8001380 <HAL_Delay>

	HAL_StatusTypeDef status2 = HAL_I2C_Master_Transmit(Handle, LCD_ADDRESS, data,2,5000);
 800071e:	f107 0218 	add.w	r2, r7, #24
 8000722:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000726:	9300      	str	r3, [sp, #0]
 8000728:	2302      	movs	r3, #2
 800072a:	217c      	movs	r1, #124	@ 0x7c
 800072c:	69f8      	ldr	r0, [r7, #28]
 800072e:	f001 f9bb 	bl	8001aa8 <HAL_I2C_Master_Transmit>
 8000732:	4603      	mov	r3, r0
 8000734:	74bb      	strb	r3, [r7, #18]
	HAL_UART_Transmit(&huart2,&status2,1,10);
 8000736:	f107 0112 	add.w	r1, r7, #18
 800073a:	230a      	movs	r3, #10
 800073c:	2201      	movs	r2, #1
 800073e:	4855      	ldr	r0, [pc, #340]	@ (8000894 <lcd_init+0x1e8>)
 8000740:	f004 f922 	bl	8004988 <HAL_UART_Transmit>
	HAL_Delay(50);
 8000744:	2032      	movs	r0, #50	@ 0x32
 8000746:	f000 fe1b 	bl	8001380 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 800074a:	f107 0218 	add.w	r2, r7, #24
 800074e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000752:	9300      	str	r3, [sp, #0]
 8000754:	2302      	movs	r3, #2
 8000756:	217c      	movs	r1, #124	@ 0x7c
 8000758:	69f8      	ldr	r0, [r7, #28]
 800075a:	f001 f9a5 	bl	8001aa8 <HAL_I2C_Master_Transmit>
	HAL_Delay(5);
 800075e:	2005      	movs	r0, #5
 8000760:	f000 fe0e 	bl	8001380 <HAL_Delay>

	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,data,2,5000);
 8000764:	f107 0218 	add.w	r2, r7, #24
 8000768:	f241 3388 	movw	r3, #5000	@ 0x1388
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	2302      	movs	r3, #2
 8000770:	217c      	movs	r1, #124	@ 0x7c
 8000772:	69f8      	ldr	r0, [r7, #28]
 8000774:	f001 f998 	bl	8001aa8 <HAL_I2C_Master_Transmit>

	// CONTROL
	DataStruct->_displaycontrol = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000778:	683b      	ldr	r3, [r7, #0]
 800077a:	2204      	movs	r2, #4
 800077c:	705a      	strb	r2, [r3, #1]

	data[1] = LCD_DISPLAYCONTROL | DataStruct->_displaycontrol;
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	785b      	ldrb	r3, [r3, #1]
 8000782:	f043 0308 	orr.w	r3, r3, #8
 8000786:	b2db      	uxtb	r3, r3
 8000788:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
 800078a:	f107 0218 	add.w	r2, r7, #24
 800078e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000792:	9300      	str	r3, [sp, #0]
 8000794:	2302      	movs	r3, #2
 8000796:	217c      	movs	r1, #124	@ 0x7c
 8000798:	69f8      	ldr	r0, [r7, #28]
 800079a:	f001 f985 	bl	8001aa8 <HAL_I2C_Master_Transmit>

	data[1] = LCD_CLEARDISPLAY;
 800079e:	2301      	movs	r3, #1
 80007a0:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80007a2:	f107 0218 	add.w	r2, r7, #24
 80007a6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007aa:	9300      	str	r3, [sp, #0]
 80007ac:	2302      	movs	r3, #2
 80007ae:	217c      	movs	r1, #124	@ 0x7c
 80007b0:	69f8      	ldr	r0, [r7, #28]
 80007b2:	f001 f979 	bl	8001aa8 <HAL_I2C_Master_Transmit>
	HAL_Delay(2);
 80007b6:	2002      	movs	r0, #2
 80007b8:	f000 fde2 	bl	8001380 <HAL_Delay>

	// MODE
	DataStruct->_displaymode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 80007bc:	683b      	ldr	r3, [r7, #0]
 80007be:	2202      	movs	r2, #2
 80007c0:	709a      	strb	r2, [r3, #2]
	data[1] = LCD_ENTRYMODESET | DataStruct->_displaymode;
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	789b      	ldrb	r3, [r3, #2]
 80007c6:	f043 0304 	orr.w	r3, r3, #4
 80007ca:	b2db      	uxtb	r3, r3
 80007cc:	767b      	strb	r3, [r7, #25]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)LCD_ADDRESS, (uint8_t *)data,2,1000);
 80007ce:	f107 0218 	add.w	r2, r7, #24
 80007d2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	2302      	movs	r3, #2
 80007da:	217c      	movs	r1, #124	@ 0x7c
 80007dc:	69f8      	ldr	r0, [r7, #28]
 80007de:	f001 f963 	bl	8001aa8 <HAL_I2C_Master_Transmit>

	// initialisation du lcd_rgb_Backight
		uint8_t data_backlight[2];
		data_backlight[0] = REG_MODE1;
 80007e2:	2300      	movs	r3, #0
 80007e4:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0;
 80007e6:	2300      	movs	r3, #0
 80007e8:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 80007ea:	f107 0210 	add.w	r2, r7, #16
 80007ee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007f2:	9300      	str	r3, [sp, #0]
 80007f4:	2302      	movs	r3, #2
 80007f6:	2160      	movs	r1, #96	@ 0x60
 80007f8:	69f8      	ldr	r0, [r7, #28]
 80007fa:	f001 f955 	bl	8001aa8 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_OUTPUT;
 80007fe:	2308      	movs	r3, #8
 8000800:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0xFF;
 8000802:	23ff      	movs	r3, #255	@ 0xff
 8000804:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8000806:	f107 0210 	add.w	r2, r7, #16
 800080a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	2302      	movs	r3, #2
 8000812:	2160      	movs	r1, #96	@ 0x60
 8000814:	69f8      	ldr	r0, [r7, #28]
 8000816:	f001 f947 	bl	8001aa8 <HAL_I2C_Master_Transmit>

		data_backlight[0] = REG_MODE2;
 800081a:	2301      	movs	r3, #1
 800081c:	743b      	strb	r3, [r7, #16]
		data_backlight[1] = 0x20;
 800081e:	2320      	movs	r3, #32
 8000820:	747b      	strb	r3, [r7, #17]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_backlight,2,1000);
 8000822:	f107 0210 	add.w	r2, r7, #16
 8000826:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800082a:	9300      	str	r3, [sp, #0]
 800082c:	2302      	movs	r3, #2
 800082e:	2160      	movs	r1, #96	@ 0x60
 8000830:	69f8      	ldr	r0, [r7, #28]
 8000832:	f001 f939 	bl	8001aa8 <HAL_I2C_Master_Transmit>

		//couleur du LCD en Blanc
		uint8_t data_rgb[2];
		data_rgb[0] = REG_RED;
 8000836:	2304      	movs	r3, #4
 8000838:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 800083a:	23ff      	movs	r3, #255	@ 0xff
 800083c:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800083e:	f107 020c 	add.w	r2, r7, #12
 8000842:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000846:	9300      	str	r3, [sp, #0]
 8000848:	2302      	movs	r3, #2
 800084a:	2160      	movs	r1, #96	@ 0x60
 800084c:	69f8      	ldr	r0, [r7, #28]
 800084e:	f001 f92b 	bl	8001aa8 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_GREEN;
 8000852:	2303      	movs	r3, #3
 8000854:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8000856:	23ff      	movs	r3, #255	@ 0xff
 8000858:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 800085a:	f107 020c 	add.w	r2, r7, #12
 800085e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000862:	9300      	str	r3, [sp, #0]
 8000864:	2302      	movs	r3, #2
 8000866:	2160      	movs	r1, #96	@ 0x60
 8000868:	69f8      	ldr	r0, [r7, #28]
 800086a:	f001 f91d 	bl	8001aa8 <HAL_I2C_Master_Transmit>

		data_rgb[0] = REG_BLUE;
 800086e:	2302      	movs	r3, #2
 8000870:	733b      	strb	r3, [r7, #12]
		data_rgb[1] = 255;
 8000872:	23ff      	movs	r3, #255	@ 0xff
 8000874:	737b      	strb	r3, [r7, #13]
		HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_rgb,2,1000);
 8000876:	f107 020c 	add.w	r2, r7, #12
 800087a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800087e:	9300      	str	r3, [sp, #0]
 8000880:	2302      	movs	r3, #2
 8000882:	2160      	movs	r1, #96	@ 0x60
 8000884:	69f8      	ldr	r0, [r7, #28]
 8000886:	f001 f90f 	bl	8001aa8 <HAL_I2C_Master_Transmit>


}
 800088a:	bf00      	nop
 800088c:	3720      	adds	r7, #32
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000134 	.word	0x20000134

08000898 <lcd_print>:
    unsigned char data[2] = {0x40, value};
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS, data,2,1000);
}

void lcd_print(I2C_HandleTypeDef* I2Cx, char *str)
{
 8000898:	b580      	push	{r7, lr}
 800089a:	b088      	sub	sp, #32
 800089c:	af02      	add	r7, sp, #8
 800089e:	6078      	str	r0, [r7, #4]
 80008a0:	6039      	str	r1, [r7, #0]
	I2C_HandleTypeDef* Handle = I2Cx;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	613b      	str	r3, [r7, #16]
    char data[2];
    data[0] = 0x40;
 80008a6:	2340      	movs	r3, #64	@ 0x40
 80008a8:	733b      	strb	r3, [r7, #12]
    int i=0;
 80008aa:	2300      	movs	r3, #0
 80008ac:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80008ae:	e011      	b.n	80008d4 <lcd_print+0x3c>
    {
            data[1] = str[i];
 80008b0:	697b      	ldr	r3, [r7, #20]
 80008b2:	683a      	ldr	r2, [r7, #0]
 80008b4:	4413      	add	r3, r2
 80008b6:	781b      	ldrb	r3, [r3, #0]
 80008b8:	737b      	strb	r3, [r7, #13]
            HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 80008ba:	f107 020c 	add.w	r2, r7, #12
 80008be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80008c2:	9300      	str	r3, [sp, #0]
 80008c4:	2302      	movs	r3, #2
 80008c6:	217c      	movs	r1, #124	@ 0x7c
 80008c8:	6938      	ldr	r0, [r7, #16]
 80008ca:	f001 f8ed 	bl	8001aa8 <HAL_I2C_Master_Transmit>
            i++;
 80008ce:	697b      	ldr	r3, [r7, #20]
 80008d0:	3301      	adds	r3, #1
 80008d2:	617b      	str	r3, [r7, #20]
    while(str[i] != '\0')
 80008d4:	697b      	ldr	r3, [r7, #20]
 80008d6:	683a      	ldr	r2, [r7, #0]
 80008d8:	4413      	add	r3, r2
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d1e7      	bne.n	80008b0 <lcd_print+0x18>
   }
}
 80008e0:	bf00      	nop
 80008e2:	bf00      	nop
 80008e4:	3718      	adds	r7, #24
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}

080008ea <lcd_position>:

void lcd_position(I2C_HandleTypeDef* I2Cx,char col, char row) // position du curseur le lcd
{
 80008ea:	b580      	push	{r7, lr}
 80008ec:	b086      	sub	sp, #24
 80008ee:	af02      	add	r7, sp, #8
 80008f0:	6078      	str	r0, [r7, #4]
 80008f2:	460b      	mov	r3, r1
 80008f4:	70fb      	strb	r3, [r7, #3]
 80008f6:	4613      	mov	r3, r2
 80008f8:	70bb      	strb	r3, [r7, #2]
	I2C_HandleTypeDef* Handle = I2Cx;
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	60fb      	str	r3, [r7, #12]
    if(row == 0)
 80008fe:	78bb      	ldrb	r3, [r7, #2]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d104      	bne.n	800090e <lcd_position+0x24>
    {
        col = col | 0x80;
 8000904:	78fb      	ldrb	r3, [r7, #3]
 8000906:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800090a:	70fb      	strb	r3, [r7, #3]
 800090c:	e003      	b.n	8000916 <lcd_position+0x2c>
    }
    else
    {
        col = col | 0xc0;
 800090e:	78fb      	ldrb	r3, [r7, #3]
 8000910:	f063 033f 	orn	r3, r3, #63	@ 0x3f
 8000914:	70fb      	strb	r3, [r7, #3]
    }

    char data[2];
    data[0] = 0x80;
 8000916:	2380      	movs	r3, #128	@ 0x80
 8000918:	723b      	strb	r3, [r7, #8]
    data[1] = col;
 800091a:	78fb      	ldrb	r3, [r7, #3]
 800091c:	727b      	strb	r3, [r7, #9]
    HAL_I2C_Master_Transmit(Handle,LCD_ADDRESS,(uint8_t *) data, 2,1000);
 800091e:	f107 0208 	add.w	r2, r7, #8
 8000922:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000926:	9300      	str	r3, [sp, #0]
 8000928:	2302      	movs	r3, #2
 800092a:	217c      	movs	r1, #124	@ 0x7c
 800092c:	68f8      	ldr	r0, [r7, #12]
 800092e:	f001 f8bb 	bl	8001aa8 <HAL_I2C_Master_Transmit>
}
 8000932:	bf00      	nop
 8000934:	3710      	adds	r7, #16
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
	...

0800093c <reglagecouleur>:

void reglagecouleur(uint8_t R,uint8_t G,uint8_t B)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b088      	sub	sp, #32
 8000940:	af02      	add	r7, sp, #8
 8000942:	4603      	mov	r3, r0
 8000944:	71fb      	strb	r3, [r7, #7]
 8000946:	460b      	mov	r3, r1
 8000948:	71bb      	strb	r3, [r7, #6]
 800094a:	4613      	mov	r3, r2
 800094c:	717b      	strb	r3, [r7, #5]
	I2C_HandleTypeDef* Handle = &hi2c1;
 800094e:	4b18      	ldr	r3, [pc, #96]	@ (80009b0 <reglagecouleur+0x74>)
 8000950:	617b      	str	r3, [r7, #20]
	uint8_t data_r[2];
	uint8_t data_g[2];
	uint8_t data_b[2];
	data_r[0] = REG_RED;
 8000952:	2304      	movs	r3, #4
 8000954:	743b      	strb	r3, [r7, #16]
	data_r[1] = R;
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	747b      	strb	r3, [r7, #17]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_r,2,1000);
 800095a:	f107 0210 	add.w	r2, r7, #16
 800095e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000962:	9300      	str	r3, [sp, #0]
 8000964:	2302      	movs	r3, #2
 8000966:	2160      	movs	r1, #96	@ 0x60
 8000968:	6978      	ldr	r0, [r7, #20]
 800096a:	f001 f89d 	bl	8001aa8 <HAL_I2C_Master_Transmit>

	data_g[0] = REG_GREEN;
 800096e:	2303      	movs	r3, #3
 8000970:	733b      	strb	r3, [r7, #12]
	data_g[1] = G;
 8000972:	79bb      	ldrb	r3, [r7, #6]
 8000974:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_g,2,1000);
 8000976:	f107 020c 	add.w	r2, r7, #12
 800097a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800097e:	9300      	str	r3, [sp, #0]
 8000980:	2302      	movs	r3, #2
 8000982:	2160      	movs	r1, #96	@ 0x60
 8000984:	6978      	ldr	r0, [r7, #20]
 8000986:	f001 f88f 	bl	8001aa8 <HAL_I2C_Master_Transmit>

	data_b[0] = REG_BLUE;
 800098a:	2302      	movs	r3, #2
 800098c:	723b      	strb	r3, [r7, #8]
	data_b[1] = B;
 800098e:	797b      	ldrb	r3, [r7, #5]
 8000990:	727b      	strb	r3, [r7, #9]
	HAL_I2C_Master_Transmit(Handle, (uint16_t)RGB_ADDRESS, (uint8_t *)data_b,2,1000);
 8000992:	f107 0208 	add.w	r2, r7, #8
 8000996:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800099a:	9300      	str	r3, [sp, #0]
 800099c:	2302      	movs	r3, #2
 800099e:	2160      	movs	r1, #96	@ 0x60
 80009a0:	6978      	ldr	r0, [r7, #20]
 80009a2:	f001 f881 	bl	8001aa8 <HAL_I2C_Master_Transmit>
}
 80009a6:	bf00      	nop
 80009a8:	3718      	adds	r7, #24
 80009aa:	46bd      	mov	sp, r7
 80009ac:	bd80      	pop	{r7, pc}
 80009ae:	bf00      	nop
 80009b0:	20000078 	.word	0x20000078

080009b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	b086      	sub	sp, #24
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80009ba:	f000 fc65 	bl	8001288 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80009be:	f000 f851 	bl	8000a64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80009c2:	f7ff fdcd 	bl	8000560 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80009c6:	f000 fc05 	bl	80011d4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80009ca:	f7ff fe2f 	bl	800062c <MX_I2C1_Init>
  MX_TIM2_Init();
 80009ce:	f000 f89b 	bl	8000b08 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  Ultrasonic_Init();
 80009d2:	f000 fbf9 	bl	80011c8 <Ultrasonic_Init>
  lcd_init(&hi2c1, &lcd);
 80009d6:	491e      	ldr	r1, [pc, #120]	@ (8000a50 <main+0x9c>)
 80009d8:	481e      	ldr	r0, [pc, #120]	@ (8000a54 <main+0xa0>)
 80009da:	f7ff fe67 	bl	80006ac <lcd_init>
  reglagecouleur(100,100,100);
 80009de:	2264      	movs	r2, #100	@ 0x64
 80009e0:	2164      	movs	r1, #100	@ 0x64
 80009e2:	2064      	movs	r0, #100	@ 0x64
 80009e4:	f7ff ffaa 	bl	800093c <reglagecouleur>
  lcd_position(&hi2c1,0,0);
 80009e8:	2200      	movs	r2, #0
 80009ea:	2100      	movs	r1, #0
 80009ec:	4819      	ldr	r0, [pc, #100]	@ (8000a54 <main+0xa0>)
 80009ee:	f7ff ff7c 	bl	80008ea <lcd_position>
  lcd_print(&hi2c1,"Distance:");
 80009f2:	4919      	ldr	r1, [pc, #100]	@ (8000a58 <main+0xa4>)
 80009f4:	4817      	ldr	r0, [pc, #92]	@ (8000a54 <main+0xa0>)
 80009f6:	f7ff ff4f 	bl	8000898 <lcd_print>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
      uint32_t distance = Ultrasonic_Measure(100); // Timeout de 100ms
 80009fa:	2064      	movs	r0, #100	@ 0x64
 80009fc:	f000 fbb4 	bl	8001168 <Ultrasonic_Measure>
 8000a00:	6178      	str	r0, [r7, #20]

      if (distance > 0 && distance < 350)
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d014      	beq.n	8000a32 <main+0x7e>
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	f5b3 7faf 	cmp.w	r3, #350	@ 0x15e
 8000a0e:	d210      	bcs.n	8000a32 <main+0x7e>
      {
          // Convertir la distance en chaîne de caractères
          char dist_str[16];
          sprintf(dist_str, "%lu cm  ", (unsigned long)distance);
 8000a10:	1d3b      	adds	r3, r7, #4
 8000a12:	697a      	ldr	r2, [r7, #20]
 8000a14:	4911      	ldr	r1, [pc, #68]	@ (8000a5c <main+0xa8>)
 8000a16:	4618      	mov	r0, r3
 8000a18:	f004 fd1e 	bl	8005458 <siprintf>

          lcd_position(&hi2c1,0,1);
 8000a1c:	2201      	movs	r2, #1
 8000a1e:	2100      	movs	r1, #0
 8000a20:	480c      	ldr	r0, [pc, #48]	@ (8000a54 <main+0xa0>)
 8000a22:	f7ff ff62 	bl	80008ea <lcd_position>
          lcd_print(&hi2c1, dist_str);
 8000a26:	1d3b      	adds	r3, r7, #4
 8000a28:	4619      	mov	r1, r3
 8000a2a:	480a      	ldr	r0, [pc, #40]	@ (8000a54 <main+0xa0>)
 8000a2c:	f7ff ff34 	bl	8000898 <lcd_print>
      {
 8000a30:	e008      	b.n	8000a44 <main+0x90>
      }
      else
      {
          lcd_position(&hi2c1,0,1);
 8000a32:	2201      	movs	r2, #1
 8000a34:	2100      	movs	r1, #0
 8000a36:	4807      	ldr	r0, [pc, #28]	@ (8000a54 <main+0xa0>)
 8000a38:	f7ff ff57 	bl	80008ea <lcd_position>
          lcd_print(&hi2c1,"Erreur mesure  ");
 8000a3c:	4908      	ldr	r1, [pc, #32]	@ (8000a60 <main+0xac>)
 8000a3e:	4805      	ldr	r0, [pc, #20]	@ (8000a54 <main+0xa0>)
 8000a40:	f7ff ff2a 	bl	8000898 <lcd_print>
      }

      HAL_Delay(500); // Mesure toutes les 500ms
 8000a44:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000a48:	f000 fc9a 	bl	8001380 <HAL_Delay>
  {
 8000a4c:	e7d5      	b.n	80009fa <main+0x46>
 8000a4e:	bf00      	nop
 8000a50:	20000118 	.word	0x20000118
 8000a54:	20000078 	.word	0x20000078
 8000a58:	08005db0 	.word	0x08005db0
 8000a5c:	08005dbc 	.word	0x08005dbc
 8000a60:	08005dc8 	.word	0x08005dc8

08000a64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b096      	sub	sp, #88	@ 0x58
 8000a68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a6a:	f107 0314 	add.w	r3, r7, #20
 8000a6e:	2244      	movs	r2, #68	@ 0x44
 8000a70:	2100      	movs	r1, #0
 8000a72:	4618      	mov	r0, r3
 8000a74:	f004 fd10 	bl	8005498 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000a78:	463b      	mov	r3, r7
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	601a      	str	r2, [r3, #0]
 8000a7e:	605a      	str	r2, [r3, #4]
 8000a80:	609a      	str	r2, [r3, #8]
 8000a82:	60da      	str	r2, [r3, #12]
 8000a84:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000a86:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000a8a:	f001 fcd9 	bl	8002440 <HAL_PWREx_ControlVoltageScaling>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000a94:	f000 f88c 	bl	8000bb0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000a9c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000aa0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000aa2:	2310      	movs	r3, #16
 8000aa4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000aa6:	2302      	movs	r3, #2
 8000aa8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000ab2:	230a      	movs	r3, #10
 8000ab4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000ab6:	2307      	movs	r3, #7
 8000ab8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000aba:	2302      	movs	r3, #2
 8000abc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000abe:	2302      	movs	r3, #2
 8000ac0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ac2:	f107 0314 	add.w	r3, r7, #20
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f001 fd10 	bl	80024ec <HAL_RCC_OscConfig>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000ad2:	f000 f86d 	bl	8000bb0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000ad6:	230f      	movs	r3, #15
 8000ad8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ada:	2303      	movs	r3, #3
 8000adc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000aea:	463b      	mov	r3, r7
 8000aec:	2104      	movs	r1, #4
 8000aee:	4618      	mov	r0, r3
 8000af0:	f002 f8d8 	bl	8002ca4 <HAL_RCC_ClockConfig>
 8000af4:	4603      	mov	r3, r0
 8000af6:	2b00      	cmp	r3, #0
 8000af8:	d001      	beq.n	8000afe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000afa:	f000 f859 	bl	8000bb0 <Error_Handler>
  }
}
 8000afe:	bf00      	nop
 8000b00:	3758      	adds	r7, #88	@ 0x58
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}
	...

08000b08 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b0e:	f107 0314 	add.w	r3, r7, #20
 8000b12:	2200      	movs	r2, #0
 8000b14:	601a      	str	r2, [r3, #0]
 8000b16:	605a      	str	r2, [r3, #4]
 8000b18:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]
 8000b24:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b26:	4b21      	ldr	r3, [pc, #132]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b28:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b2c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b30:	224f      	movs	r2, #79	@ 0x4f
 8000b32:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b34:	4b1d      	ldr	r3, [pc, #116]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000b3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b3c:	f04f 32ff 	mov.w	r2, #4294967295
 8000b40:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b42:	4b1a      	ldr	r3, [pc, #104]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b48:	4b18      	ldr	r3, [pc, #96]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8000b4e:	4817      	ldr	r0, [pc, #92]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b50:	f002 ff88 	bl	8003a64 <HAL_TIM_IC_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d001      	beq.n	8000b5e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000b5a:	f000 f829 	bl	8000bb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b62:	2300      	movs	r3, #0
 8000b64:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b66:	f107 0314 	add.w	r3, r7, #20
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	480f      	ldr	r0, [pc, #60]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b6e:	f003 fe17 	bl	80047a0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b72:	4603      	mov	r3, r0
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d001      	beq.n	8000b7c <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8000b78:	f000 f81a 	bl	8000bb0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000b80:	2301      	movs	r3, #1
 8000b82:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000b84:	2300      	movs	r3, #0
 8000b86:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000b88:	2300      	movs	r3, #0
 8000b8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8000b8c:	1d3b      	adds	r3, r7, #4
 8000b8e:	2204      	movs	r2, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	4806      	ldr	r0, [pc, #24]	@ (8000bac <MX_TIM2_Init+0xa4>)
 8000b94:	f003 facf 	bl	8004136 <HAL_TIM_IC_ConfigChannel>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	2b00      	cmp	r3, #0
 8000b9c:	d001      	beq.n	8000ba2 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8000b9e:	f000 f807 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ba2:	bf00      	nop
 8000ba4:	3720      	adds	r7, #32
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	200000cc 	.word	0x200000cc

08000bb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb4:	b672      	cpsid	i
}
 8000bb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bb8:	bf00      	nop
 8000bba:	e7fd      	b.n	8000bb8 <Error_Handler+0x8>

08000bbc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	b083      	sub	sp, #12
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bc6:	4a0e      	ldr	r2, [pc, #56]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bc8:	f043 0301 	orr.w	r3, r3, #1
 8000bcc:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bce:	4b0c      	ldr	r3, [pc, #48]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd2:	f003 0301 	and.w	r3, r3, #1
 8000bd6:	607b      	str	r3, [r7, #4]
 8000bd8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bda:	4b09      	ldr	r3, [pc, #36]	@ (8000c00 <HAL_MspInit+0x44>)
 8000bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bde:	4a08      	ldr	r2, [pc, #32]	@ (8000c00 <HAL_MspInit+0x44>)
 8000be0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8000be6:	4b06      	ldr	r3, [pc, #24]	@ (8000c00 <HAL_MspInit+0x44>)
 8000be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bee:	603b      	str	r3, [r7, #0]
 8000bf0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bf2:	bf00      	nop
 8000bf4:	370c      	adds	r7, #12
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfc:	4770      	bx	lr
 8000bfe:	bf00      	nop
 8000c00:	40021000 	.word	0x40021000

08000c04 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b0ac      	sub	sp, #176	@ 0xb0
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000c1c:	f107 0314 	add.w	r3, r7, #20
 8000c20:	2288      	movs	r2, #136	@ 0x88
 8000c22:	2100      	movs	r1, #0
 8000c24:	4618      	mov	r0, r3
 8000c26:	f004 fc37 	bl	8005498 <memset>
  if(hi2c->Instance==I2C1)
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	4a21      	ldr	r2, [pc, #132]	@ (8000cb4 <HAL_I2C_MspInit+0xb0>)
 8000c30:	4293      	cmp	r3, r2
 8000c32:	d13b      	bne.n	8000cac <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000c34:	2340      	movs	r3, #64	@ 0x40
 8000c36:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c3c:	f107 0314 	add.w	r3, r7, #20
 8000c40:	4618      	mov	r0, r3
 8000c42:	f002 fa53 	bl	80030ec <HAL_RCCEx_PeriphCLKConfig>
 8000c46:	4603      	mov	r3, r0
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d001      	beq.n	8000c50 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000c4c:	f7ff ffb0 	bl	8000bb0 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c50:	4b19      	ldr	r3, [pc, #100]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c54:	4a18      	ldr	r2, [pc, #96]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c56:	f043 0302 	orr.w	r3, r3, #2
 8000c5a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c5c:	4b16      	ldr	r3, [pc, #88]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c60:	f003 0302 	and.w	r3, r3, #2
 8000c64:	613b      	str	r3, [r7, #16]
 8000c66:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c68:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000c6c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000c70:	2312      	movs	r3, #18
 8000c72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c7c:	2303      	movs	r3, #3
 8000c7e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000c82:	2304      	movs	r3, #4
 8000c84:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c88:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	480b      	ldr	r0, [pc, #44]	@ (8000cbc <HAL_I2C_MspInit+0xb8>)
 8000c90:	f000 fcac 	bl	80015ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000c94:	4b08      	ldr	r3, [pc, #32]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000c98:	4a07      	ldr	r2, [pc, #28]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000c9a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000c9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ca0:	4b05      	ldr	r3, [pc, #20]	@ (8000cb8 <HAL_I2C_MspInit+0xb4>)
 8000ca2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ca4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000ca8:	60fb      	str	r3, [r7, #12]
 8000caa:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000cac:	bf00      	nop
 8000cae:	37b0      	adds	r7, #176	@ 0xb0
 8000cb0:	46bd      	mov	sp, r7
 8000cb2:	bd80      	pop	{r7, pc}
 8000cb4:	40005400 	.word	0x40005400
 8000cb8:	40021000 	.word	0x40021000
 8000cbc:	48000400 	.word	0x48000400

08000cc0 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b08a      	sub	sp, #40	@ 0x28
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cc8:	f107 0314 	add.w	r3, r7, #20
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]
 8000cd0:	605a      	str	r2, [r3, #4]
 8000cd2:	609a      	str	r2, [r3, #8]
 8000cd4:	60da      	str	r2, [r3, #12]
 8000cd6:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ce0:	d130      	bne.n	8000d44 <HAL_TIM_IC_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000ce2:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000ce4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ce6:	4a19      	ldr	r2, [pc, #100]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000ce8:	f043 0301 	orr.w	r3, r3, #1
 8000cec:	6593      	str	r3, [r2, #88]	@ 0x58
 8000cee:	4b17      	ldr	r3, [pc, #92]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000cf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000cf2:	f003 0301 	and.w	r3, r3, #1
 8000cf6:	613b      	str	r3, [r7, #16]
 8000cf8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cfa:	4b14      	ldr	r3, [pc, #80]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000cfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000cfe:	4a13      	ldr	r2, [pc, #76]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000d00:	f043 0301 	orr.w	r3, r3, #1
 8000d04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d06:	4b11      	ldr	r3, [pc, #68]	@ (8000d4c <HAL_TIM_IC_MspInit+0x8c>)
 8000d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d0a:	f003 0301 	and.w	r3, r3, #1
 8000d0e:	60fb      	str	r3, [r7, #12]
 8000d10:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d12:	2302      	movs	r3, #2
 8000d14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d16:	2302      	movs	r3, #2
 8000d18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1a:	2300      	movs	r3, #0
 8000d1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d1e:	2300      	movs	r3, #0
 8000d20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000d22:	2301      	movs	r3, #1
 8000d24:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d26:	f107 0314 	add.w	r3, r7, #20
 8000d2a:	4619      	mov	r1, r3
 8000d2c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d30:	f000 fc5c 	bl	80015ec <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000d34:	2200      	movs	r2, #0
 8000d36:	2100      	movs	r1, #0
 8000d38:	201c      	movs	r0, #28
 8000d3a:	f000 fc20 	bl	800157e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d3e:	201c      	movs	r0, #28
 8000d40:	f000 fc39 	bl	80015b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8000d44:	bf00      	nop
 8000d46:	3728      	adds	r7, #40	@ 0x28
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	bd80      	pop	{r7, pc}
 8000d4c:	40021000 	.word	0x40021000

08000d50 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b0ac      	sub	sp, #176	@ 0xb0
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000d68:	f107 0314 	add.w	r3, r7, #20
 8000d6c:	2288      	movs	r2, #136	@ 0x88
 8000d6e:	2100      	movs	r1, #0
 8000d70:	4618      	mov	r0, r3
 8000d72:	f004 fb91 	bl	8005498 <memset>
  if(huart->Instance==USART2)
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a21      	ldr	r2, [pc, #132]	@ (8000e00 <HAL_UART_MspInit+0xb0>)
 8000d7c:	4293      	cmp	r3, r2
 8000d7e:	d13b      	bne.n	8000df8 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000d80:	2302      	movs	r3, #2
 8000d82:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000d84:	2300      	movs	r3, #0
 8000d86:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000d88:	f107 0314 	add.w	r3, r7, #20
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	f002 f9ad 	bl	80030ec <HAL_RCCEx_PeriphCLKConfig>
 8000d92:	4603      	mov	r3, r0
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d001      	beq.n	8000d9c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000d98:	f7ff ff0a 	bl	8000bb0 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d9c:	4b19      	ldr	r3, [pc, #100]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000da0:	4a18      	ldr	r2, [pc, #96]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000da2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da6:	6593      	str	r3, [r2, #88]	@ 0x58
 8000da8:	4b16      	ldr	r3, [pc, #88]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000db0:	613b      	str	r3, [r7, #16]
 8000db2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000db4:	4b13      	ldr	r3, [pc, #76]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000db6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000db8:	4a12      	ldr	r2, [pc, #72]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000dba:	f043 0301 	orr.w	r3, r3, #1
 8000dbe:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000dc0:	4b10      	ldr	r3, [pc, #64]	@ (8000e04 <HAL_UART_MspInit+0xb4>)
 8000dc2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000dc4:	f003 0301 	and.w	r3, r3, #1
 8000dc8:	60fb      	str	r3, [r7, #12]
 8000dca:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000dcc:	230c      	movs	r3, #12
 8000dce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd2:	2302      	movs	r3, #2
 8000dd4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dde:	2303      	movs	r3, #3
 8000de0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000de4:	2307      	movs	r3, #7
 8000de6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dea:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8000dee:	4619      	mov	r1, r3
 8000df0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000df4:	f000 fbfa 	bl	80015ec <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8000df8:	bf00      	nop
 8000dfa:	37b0      	adds	r7, #176	@ 0xb0
 8000dfc:	46bd      	mov	sp, r7
 8000dfe:	bd80      	pop	{r7, pc}
 8000e00:	40004400 	.word	0x40004400
 8000e04:	40021000 	.word	0x40021000

08000e08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e08:	b480      	push	{r7}
 8000e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e0c:	bf00      	nop
 8000e0e:	e7fd      	b.n	8000e0c <NMI_Handler+0x4>

08000e10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e10:	b480      	push	{r7}
 8000e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e14:	bf00      	nop
 8000e16:	e7fd      	b.n	8000e14 <HardFault_Handler+0x4>

08000e18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e1c:	bf00      	nop
 8000e1e:	e7fd      	b.n	8000e1c <MemManage_Handler+0x4>

08000e20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <BusFault_Handler+0x4>

08000e28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e28:	b480      	push	{r7}
 8000e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e2c:	bf00      	nop
 8000e2e:	e7fd      	b.n	8000e2c <UsageFault_Handler+0x4>

08000e30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e34:	bf00      	nop
 8000e36:	46bd      	mov	sp, r7
 8000e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3c:	4770      	bx	lr

08000e3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e4a:	4770      	bx	lr

08000e4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e4c:	b480      	push	{r7}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e50:	bf00      	nop
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr

08000e5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e5a:	b580      	push	{r7, lr}
 8000e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e5e:	f000 fa6f 	bl	8001340 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e62:	bf00      	nop
 8000e64:	bd80      	pop	{r7, pc}
	...

08000e68 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000e6c:	4802      	ldr	r0, [pc, #8]	@ (8000e78 <TIM2_IRQHandler+0x10>)
 8000e6e:	f003 f85b 	bl	8003f28 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000e72:	bf00      	nop
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	200000cc 	.word	0x200000cc

08000e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b086      	sub	sp, #24
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000e84:	4a14      	ldr	r2, [pc, #80]	@ (8000ed8 <_sbrk+0x5c>)
 8000e86:	4b15      	ldr	r3, [pc, #84]	@ (8000edc <_sbrk+0x60>)
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000e8c:	697b      	ldr	r3, [r7, #20]
 8000e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000e90:	4b13      	ldr	r3, [pc, #76]	@ (8000ee0 <_sbrk+0x64>)
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d102      	bne.n	8000e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000e98:	4b11      	ldr	r3, [pc, #68]	@ (8000ee0 <_sbrk+0x64>)
 8000e9a:	4a12      	ldr	r2, [pc, #72]	@ (8000ee4 <_sbrk+0x68>)
 8000e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000e9e:	4b10      	ldr	r3, [pc, #64]	@ (8000ee0 <_sbrk+0x64>)
 8000ea0:	681a      	ldr	r2, [r3, #0]
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d207      	bcs.n	8000ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000eac:	f004 fafc 	bl	80054a8 <__errno>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	220c      	movs	r2, #12
 8000eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8000eba:	e009      	b.n	8000ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ebc:	4b08      	ldr	r3, [pc, #32]	@ (8000ee0 <_sbrk+0x64>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ec2:	4b07      	ldr	r3, [pc, #28]	@ (8000ee0 <_sbrk+0x64>)
 8000ec4:	681a      	ldr	r2, [r3, #0]
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	4413      	add	r3, r2
 8000eca:	4a05      	ldr	r2, [pc, #20]	@ (8000ee0 <_sbrk+0x64>)
 8000ecc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000ece:	68fb      	ldr	r3, [r7, #12]
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	3718      	adds	r7, #24
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	20018000 	.word	0x20018000
 8000edc:	00000400 	.word	0x00000400
 8000ee0:	2000011c 	.word	0x2000011c
 8000ee4:	20000308 	.word	0x20000308

08000ee8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000eec:	4b06      	ldr	r3, [pc, #24]	@ (8000f08 <SystemInit+0x20>)
 8000eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ef2:	4a05      	ldr	r2, [pc, #20]	@ (8000f08 <SystemInit+0x20>)
 8000ef4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ef8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <HAL_Delay_us>:
/**
 * @brief Délai en microsecondes (si HAL_Delay_us n'existe pas)
 * @param us: Nombre de microsecondes
 */
void HAL_Delay_us(uint32_t us)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b085      	sub	sp, #20
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
    uint32_t start = DWT->CYCCNT;
 8000f14:	4b0d      	ldr	r3, [pc, #52]	@ (8000f4c <HAL_Delay_us+0x40>)
 8000f16:	685b      	ldr	r3, [r3, #4]
 8000f18:	60fb      	str	r3, [r7, #12]
    uint32_t cycles = us * (SystemCoreClock / 1000000);
 8000f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <HAL_Delay_us+0x44>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	4a0d      	ldr	r2, [pc, #52]	@ (8000f54 <HAL_Delay_us+0x48>)
 8000f20:	fba2 2303 	umull	r2, r3, r2, r3
 8000f24:	0c9a      	lsrs	r2, r3, #18
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	fb02 f303 	mul.w	r3, r2, r3
 8000f2c:	60bb      	str	r3, [r7, #8]

    while ((DWT->CYCCNT - start) < cycles);
 8000f2e:	bf00      	nop
 8000f30:	4b06      	ldr	r3, [pc, #24]	@ (8000f4c <HAL_Delay_us+0x40>)
 8000f32:	685a      	ldr	r2, [r3, #4]
 8000f34:	68fb      	ldr	r3, [r7, #12]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	68ba      	ldr	r2, [r7, #8]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	d8f8      	bhi.n	8000f30 <HAL_Delay_us+0x24>
}
 8000f3e:	bf00      	nop
 8000f40:	bf00      	nop
 8000f42:	3714      	adds	r7, #20
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr
 8000f4c:	e0001000 	.word	0xe0001000
 8000f50:	20000000 	.word	0x20000000
 8000f54:	431bde83 	.word	0x431bde83

08000f58 <Ultrasonic_Trigger>:
/**
 * @brief Fonction pour déclencher une mesure ultrasonique
 * @note Génère une impulsion de 10µs sur la broche SIG
 */
void Ultrasonic_Trigger(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af00      	add	r7, sp, #0
    /* Configurer la broche en sortie pour le trigger */
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f5e:	1d3b      	adds	r3, r7, #4
 8000f60:	2200      	movs	r2, #0
 8000f62:	601a      	str	r2, [r3, #0]
 8000f64:	605a      	str	r2, [r3, #4]
 8000f66:	609a      	str	r2, [r3, #8]
 8000f68:	60da      	str	r2, [r3, #12]
 8000f6a:	611a      	str	r2, [r3, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000f6c:	2308      	movs	r3, #8
 8000f6e:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f70:	2301      	movs	r3, #1
 8000f72:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f7c:	1d3b      	adds	r3, r7, #4
 8000f7e:	4619      	mov	r1, r3
 8000f80:	4815      	ldr	r0, [pc, #84]	@ (8000fd8 <Ultrasonic_Trigger+0x80>)
 8000f82:	f000 fb33 	bl	80015ec <HAL_GPIO_Init>

    /* Générer l'impulsion de trigger (10µs minimum) */
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2108      	movs	r1, #8
 8000f8a:	4813      	ldr	r0, [pc, #76]	@ (8000fd8 <Ultrasonic_Trigger+0x80>)
 8000f8c:	f000 fcd8 	bl	8001940 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8000f90:	2001      	movs	r0, #1
 8000f92:	f000 f9f5 	bl	8001380 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8000f96:	2201      	movs	r2, #1
 8000f98:	2108      	movs	r1, #8
 8000f9a:	480f      	ldr	r0, [pc, #60]	@ (8000fd8 <Ultrasonic_Trigger+0x80>)
 8000f9c:	f000 fcd0 	bl	8001940 <HAL_GPIO_WritePin>
    HAL_Delay_us(10);  // Voir fonction ci-dessous si HAL_Delay_us n'existe pas
 8000fa0:	200a      	movs	r0, #10
 8000fa2:	f7ff ffb3 	bl	8000f0c <HAL_Delay_us>
    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8000fa6:	2200      	movs	r2, #0
 8000fa8:	2108      	movs	r1, #8
 8000faa:	480b      	ldr	r0, [pc, #44]	@ (8000fd8 <Ultrasonic_Trigger+0x80>)
 8000fac:	f000 fcc8 	bl	8001940 <HAL_GPIO_WritePin>

    /* Reconfigurer la broche en input capture */
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000fb4:	2301      	movs	r3, #1
 8000fb6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000fb8:	1d3b      	adds	r3, r7, #4
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4806      	ldr	r0, [pc, #24]	@ (8000fd8 <Ultrasonic_Trigger+0x80>)
 8000fbe:	f000 fb15 	bl	80015ec <HAL_GPIO_Init>

    /* Réinitialiser les flags */
    is_first_captured = false;
 8000fc2:	4b06      	ldr	r3, [pc, #24]	@ (8000fdc <Ultrasonic_Trigger+0x84>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]
    measurement_done = false;
 8000fc8:	4b05      	ldr	r3, [pc, #20]	@ (8000fe0 <Ultrasonic_Trigger+0x88>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
}
 8000fce:	bf00      	nop
 8000fd0:	3718      	adds	r7, #24
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	48000400 	.word	0x48000400
 8000fdc:	2000012c 	.word	0x2000012c
 8000fe0:	2000012d 	.word	0x2000012d

08000fe4 <DWT_Init>:

/**
 * @brief Initialisation du DWT pour les délais microsecondes
 */
void DWT_Init(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8000fe8:	4b09      	ldr	r3, [pc, #36]	@ (8001010 <DWT_Init+0x2c>)
 8000fea:	68db      	ldr	r3, [r3, #12]
 8000fec:	4a08      	ldr	r2, [pc, #32]	@ (8001010 <DWT_Init+0x2c>)
 8000fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000ff2:	60d3      	str	r3, [r2, #12]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8000ff4:	4b07      	ldr	r3, [pc, #28]	@ (8001014 <DWT_Init+0x30>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	4a06      	ldr	r2, [pc, #24]	@ (8001014 <DWT_Init+0x30>)
 8000ffa:	f043 0301 	orr.w	r3, r3, #1
 8000ffe:	6013      	str	r3, [r2, #0]
    DWT->CYCCNT = 0;
 8001000:	4b04      	ldr	r3, [pc, #16]	@ (8001014 <DWT_Init+0x30>)
 8001002:	2200      	movs	r2, #0
 8001004:	605a      	str	r2, [r3, #4]
}
 8001006:	bf00      	nop
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr
 8001010:	e000edf0 	.word	0xe000edf0
 8001014:	e0001000 	.word	0xe0001000

08001018 <HAL_TIM_IC_CaptureCallback>:
/**
 * @brief Callback d'interruption Input Capture
 * @param htim: Handle du timer
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001028:	f040 8088 	bne.w	800113c <HAL_TIM_IC_CaptureCallback+0x124>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_2)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	7f1b      	ldrb	r3, [r3, #28]
 8001030:	2b02      	cmp	r3, #2
 8001032:	f040 8083 	bne.w	800113c <HAL_TIM_IC_CaptureCallback+0x124>
        {
            if (!is_first_captured)
 8001036:	4b43      	ldr	r3, [pc, #268]	@ (8001144 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	b2db      	uxtb	r3, r3
 800103c:	f083 0301 	eor.w	r3, r3, #1
 8001040:	b2db      	uxtb	r3, r3
 8001042:	2b00      	cmp	r3, #0
 8001044:	d01a      	beq.n	800107c <HAL_TIM_IC_CaptureCallback+0x64>
            {
                /* Première capture: front montant */
                ic_val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 8001046:	2104      	movs	r1, #4
 8001048:	6878      	ldr	r0, [r7, #4]
 800104a:	f003 f911 	bl	8004270 <HAL_TIM_ReadCapturedValue>
 800104e:	4603      	mov	r3, r0
 8001050:	4a3d      	ldr	r2, [pc, #244]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001052:	6013      	str	r3, [r2, #0]
                is_first_captured = true;
 8001054:	4b3b      	ldr	r3, [pc, #236]	@ (8001144 <HAL_TIM_IC_CaptureCallback+0x12c>)
 8001056:	2201      	movs	r2, #1
 8001058:	701a      	strb	r2, [r3, #0]

                /* Changer la polarité pour capturer le front descendant */
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_FALLING);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	6a1a      	ldr	r2, [r3, #32]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001068:	621a      	str	r2, [r3, #32]
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	6a1a      	ldr	r2, [r3, #32]
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f042 0220 	orr.w	r2, r2, #32
 8001078:	621a      	str	r2, [r3, #32]
                /* Arrêter le timer */
                HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_2);
            }
        }
    }
}
 800107a:	e05f      	b.n	800113c <HAL_TIM_IC_CaptureCallback+0x124>
                ic_val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_2);
 800107c:	2104      	movs	r1, #4
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f003 f8f6 	bl	8004270 <HAL_TIM_ReadCapturedValue>
 8001084:	4603      	mov	r3, r0
 8001086:	4a31      	ldr	r2, [pc, #196]	@ (800114c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001088:	6013      	str	r3, [r2, #0]
                if (ic_val2 >= ic_val1)
 800108a:	4b30      	ldr	r3, [pc, #192]	@ (800114c <HAL_TIM_IC_CaptureCallback+0x134>)
 800108c:	681a      	ldr	r2, [r3, #0]
 800108e:	4b2e      	ldr	r3, [pc, #184]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	429a      	cmp	r2, r3
 8001094:	d307      	bcc.n	80010a6 <HAL_TIM_IC_CaptureCallback+0x8e>
                    difference = ic_val2 - ic_val1;
 8001096:	4b2d      	ldr	r3, [pc, #180]	@ (800114c <HAL_TIM_IC_CaptureCallback+0x134>)
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	4b2b      	ldr	r3, [pc, #172]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x130>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	4a2b      	ldr	r2, [pc, #172]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0x138>)
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	e006      	b.n	80010b4 <HAL_TIM_IC_CaptureCallback+0x9c>
                    difference = (0xFFFFFFFF - ic_val1) + ic_val2 + 1;
 80010a6:	4b29      	ldr	r3, [pc, #164]	@ (800114c <HAL_TIM_IC_CaptureCallback+0x134>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	4b27      	ldr	r3, [pc, #156]	@ (8001148 <HAL_TIM_IC_CaptureCallback+0x130>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	1ad3      	subs	r3, r2, r3
 80010b0:	4a27      	ldr	r2, [pc, #156]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0x138>)
 80010b2:	6013      	str	r3, [r2, #0]
                float temp_distance = (float)difference * 0.01715f;
 80010b4:	4b26      	ldr	r3, [pc, #152]	@ (8001150 <HAL_TIM_IC_CaptureCallback+0x138>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	ee07 3a90 	vmov	s15, r3
 80010bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80010c0:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8001154 <HAL_TIM_IC_CaptureCallback+0x13c>
 80010c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010c8:	edc7 7a03 	vstr	s15, [r7, #12]
                if (temp_distance < 2.0f)
 80010cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80010d0:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80010d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010dc:	d503      	bpl.n	80010e6 <HAL_TIM_IC_CaptureCallback+0xce>
                    distance_cm = 2;
 80010de:	4b1e      	ldr	r3, [pc, #120]	@ (8001158 <HAL_TIM_IC_CaptureCallback+0x140>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	601a      	str	r2, [r3, #0]
 80010e4:	e015      	b.n	8001112 <HAL_TIM_IC_CaptureCallback+0xfa>
                else if (temp_distance > 400.0f)
 80010e6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010ea:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800115c <HAL_TIM_IC_CaptureCallback+0x144>
 80010ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f6:	dd04      	ble.n	8001102 <HAL_TIM_IC_CaptureCallback+0xea>
                    distance_cm = 400;
 80010f8:	4b17      	ldr	r3, [pc, #92]	@ (8001158 <HAL_TIM_IC_CaptureCallback+0x140>)
 80010fa:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	e007      	b.n	8001112 <HAL_TIM_IC_CaptureCallback+0xfa>
                    distance_cm = (uint32_t)temp_distance;
 8001102:	edd7 7a03 	vldr	s15, [r7, #12]
 8001106:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800110a:	ee17 2a90 	vmov	r2, s15
 800110e:	4b12      	ldr	r3, [pc, #72]	@ (8001158 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001110:	601a      	str	r2, [r3, #0]
                measurement_done = true;
 8001112:	4b13      	ldr	r3, [pc, #76]	@ (8001160 <HAL_TIM_IC_CaptureCallback+0x148>)
 8001114:	2201      	movs	r2, #1
 8001116:	701a      	strb	r2, [r3, #0]
                __HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_2, TIM_INPUTCHANNELPOLARITY_RISING);
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	6a1a      	ldr	r2, [r3, #32]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8001126:	621a      	str	r2, [r3, #32]
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681a      	ldr	r2, [r3, #0]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	6a12      	ldr	r2, [r2, #32]
 8001132:	621a      	str	r2, [r3, #32]
                HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_2);
 8001134:	2104      	movs	r1, #4
 8001136:	480b      	ldr	r0, [pc, #44]	@ (8001164 <HAL_TIM_IC_CaptureCallback+0x14c>)
 8001138:	f002 fe36 	bl	8003da8 <HAL_TIM_IC_Stop_IT>
}
 800113c:	bf00      	nop
 800113e:	3710      	adds	r7, #16
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	2000012c 	.word	0x2000012c
 8001148:	20000120 	.word	0x20000120
 800114c:	20000124 	.word	0x20000124
 8001150:	20000128 	.word	0x20000128
 8001154:	3c8c7e28 	.word	0x3c8c7e28
 8001158:	20000130 	.word	0x20000130
 800115c:	43c80000 	.word	0x43c80000
 8001160:	2000012d 	.word	0x2000012d
 8001164:	200000cc 	.word	0x200000cc

08001168 <Ultrasonic_Measure>:
 * @brief Effectuer une mesure complète (bloquante)
 * @param timeout_ms: Timeout en millisecondes
 * @return Distance en cm, ou 0 en cas de timeout/erreur
 */
uint32_t Ultrasonic_Measure(uint32_t timeout_ms)
{
 8001168:	b580      	push	{r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
    uint32_t start_tick = HAL_GetTick();
 8001170:	f000 f8fa 	bl	8001368 <HAL_GetTick>
 8001174:	60f8      	str	r0, [r7, #12]

    /* Démarrer l'Input Capture en mode interruption */
    HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 8001176:	2104      	movs	r1, #4
 8001178:	4810      	ldr	r0, [pc, #64]	@ (80011bc <Ultrasonic_Measure+0x54>)
 800117a:	f002 fccb 	bl	8003b14 <HAL_TIM_IC_Start_IT>

    /* Déclencher la mesure */
    Ultrasonic_Trigger();
 800117e:	f7ff feeb 	bl	8000f58 <Ultrasonic_Trigger>

    /* Attendre la fin de la mesure ou timeout */
    while (!measurement_done)
 8001182:	e00d      	b.n	80011a0 <Ultrasonic_Measure+0x38>
    {
        if ((HAL_GetTick() - start_tick) > timeout_ms)
 8001184:	f000 f8f0 	bl	8001368 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	68fb      	ldr	r3, [r7, #12]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	429a      	cmp	r2, r3
 8001192:	d205      	bcs.n	80011a0 <Ultrasonic_Measure+0x38>
        {
            HAL_TIM_IC_Stop_IT(&htim2, TIM_CHANNEL_2);
 8001194:	2104      	movs	r1, #4
 8001196:	4809      	ldr	r0, [pc, #36]	@ (80011bc <Ultrasonic_Measure+0x54>)
 8001198:	f002 fe06 	bl	8003da8 <HAL_TIM_IC_Stop_IT>
            return 0; // Timeout - retourne 0 au lieu de -1
 800119c:	2300      	movs	r3, #0
 800119e:	e009      	b.n	80011b4 <Ultrasonic_Measure+0x4c>
    while (!measurement_done)
 80011a0:	4b07      	ldr	r3, [pc, #28]	@ (80011c0 <Ultrasonic_Measure+0x58>)
 80011a2:	781b      	ldrb	r3, [r3, #0]
 80011a4:	b2db      	uxtb	r3, r3
 80011a6:	f083 0301 	eor.w	r3, r3, #1
 80011aa:	b2db      	uxtb	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d1e9      	bne.n	8001184 <Ultrasonic_Measure+0x1c>
        }
    }

    return distance_cm;
 80011b0:	4b04      	ldr	r3, [pc, #16]	@ (80011c4 <Ultrasonic_Measure+0x5c>)
 80011b2:	681b      	ldr	r3, [r3, #0]
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	3710      	adds	r7, #16
 80011b8:	46bd      	mov	sp, r7
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200000cc 	.word	0x200000cc
 80011c0:	2000012d 	.word	0x2000012d
 80011c4:	20000130 	.word	0x20000130

080011c8 <Ultrasonic_Init>:
/**
 * @brief Fonction d'initialisation du capteur
 * @note À appeler après l'initialisation du TIM2 par CubeMX
 */
void Ultrasonic_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
    /* Initialiser le DWT pour les délais microsecondes */
    DWT_Init();
 80011cc:	f7ff ff0a 	bl	8000fe4 <DWT_Init>
     * - Polarité: Rising Edge
     * - Interruption activée
     */

    /* La broche sera configurée dynamiquement dans Ultrasonic_Trigger() */
}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}

080011d4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80011d8:	4b14      	ldr	r3, [pc, #80]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011da:	4a15      	ldr	r2, [pc, #84]	@ (8001230 <MX_USART2_UART_Init+0x5c>)
 80011dc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80011de:	4b13      	ldr	r3, [pc, #76]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011e0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80011e4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80011e6:	4b11      	ldr	r3, [pc, #68]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80011ec:	4b0f      	ldr	r3, [pc, #60]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80011f2:	4b0e      	ldr	r3, [pc, #56]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <MX_USART2_UART_Init+0x58>)
 80011fa:	220c      	movs	r2, #12
 80011fc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80011fe:	4b0b      	ldr	r3, [pc, #44]	@ (800122c <MX_USART2_UART_Init+0x58>)
 8001200:	2200      	movs	r2, #0
 8001202:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001204:	4b09      	ldr	r3, [pc, #36]	@ (800122c <MX_USART2_UART_Init+0x58>)
 8001206:	2200      	movs	r2, #0
 8001208:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <MX_USART2_UART_Init+0x58>)
 800120c:	2200      	movs	r2, #0
 800120e:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <MX_USART2_UART_Init+0x58>)
 8001212:	2200      	movs	r2, #0
 8001214:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_USART2_UART_Init+0x58>)
 8001218:	f003 fb68 	bl	80048ec <HAL_UART_Init>
 800121c:	4603      	mov	r3, r0
 800121e:	2b00      	cmp	r3, #0
 8001220:	d001      	beq.n	8001226 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001222:	f7ff fcc5 	bl	8000bb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001226:	bf00      	nop
 8001228:	bd80      	pop	{r7, pc}
 800122a:	bf00      	nop
 800122c:	20000134 	.word	0x20000134
 8001230:	40004400 	.word	0x40004400

08001234 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001234:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800126c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001238:	f7ff fe56 	bl	8000ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800123c:	480c      	ldr	r0, [pc, #48]	@ (8001270 <LoopForever+0x6>)
  ldr r1, =_edata
 800123e:	490d      	ldr	r1, [pc, #52]	@ (8001274 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001240:	4a0d      	ldr	r2, [pc, #52]	@ (8001278 <LoopForever+0xe>)
  movs r3, #0
 8001242:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001244:	e002      	b.n	800124c <LoopCopyDataInit>

08001246 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001246:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001248:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800124a:	3304      	adds	r3, #4

0800124c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800124c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800124e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001250:	d3f9      	bcc.n	8001246 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001252:	4a0a      	ldr	r2, [pc, #40]	@ (800127c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001254:	4c0a      	ldr	r4, [pc, #40]	@ (8001280 <LoopForever+0x16>)
  movs r3, #0
 8001256:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001258:	e001      	b.n	800125e <LoopFillZerobss>

0800125a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800125a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800125c:	3204      	adds	r2, #4

0800125e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800125e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001260:	d3fb      	bcc.n	800125a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001262:	f004 f927 	bl	80054b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001266:	f7ff fba5 	bl	80009b4 <main>

0800126a <LoopForever>:

LoopForever:
    b LoopForever
 800126a:	e7fe      	b.n	800126a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800126c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001270:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001274:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001278:	08005e64 	.word	0x08005e64
  ldr r2, =_sbss
 800127c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8001280:	20000308 	.word	0x20000308

08001284 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001284:	e7fe      	b.n	8001284 <ADC1_2_IRQHandler>
	...

08001288 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800128e:	2300      	movs	r3, #0
 8001290:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001292:	4b0c      	ldr	r3, [pc, #48]	@ (80012c4 <HAL_Init+0x3c>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	4a0b      	ldr	r2, [pc, #44]	@ (80012c4 <HAL_Init+0x3c>)
 8001298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800129c:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800129e:	2003      	movs	r0, #3
 80012a0:	f000 f962 	bl	8001568 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80012a4:	2000      	movs	r0, #0
 80012a6:	f000 f80f 	bl	80012c8 <HAL_InitTick>
 80012aa:	4603      	mov	r3, r0
 80012ac:	2b00      	cmp	r3, #0
 80012ae:	d002      	beq.n	80012b6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80012b0:	2301      	movs	r3, #1
 80012b2:	71fb      	strb	r3, [r7, #7]
 80012b4:	e001      	b.n	80012ba <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80012b6:	f7ff fc81 	bl	8000bbc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80012ba:	79fb      	ldrb	r3, [r7, #7]
}
 80012bc:	4618      	mov	r0, r3
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40022000 	.word	0x40022000

080012c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80012d0:	2300      	movs	r3, #0
 80012d2:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80012d4:	4b17      	ldr	r3, [pc, #92]	@ (8001334 <HAL_InitTick+0x6c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d023      	beq.n	8001324 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80012dc:	4b16      	ldr	r3, [pc, #88]	@ (8001338 <HAL_InitTick+0x70>)
 80012de:	681a      	ldr	r2, [r3, #0]
 80012e0:	4b14      	ldr	r3, [pc, #80]	@ (8001334 <HAL_InitTick+0x6c>)
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	4619      	mov	r1, r3
 80012e6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80012ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80012f2:	4618      	mov	r0, r3
 80012f4:	f000 f96d 	bl	80015d2 <HAL_SYSTICK_Config>
 80012f8:	4603      	mov	r3, r0
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d10f      	bne.n	800131e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	2b0f      	cmp	r3, #15
 8001302:	d809      	bhi.n	8001318 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001304:	2200      	movs	r2, #0
 8001306:	6879      	ldr	r1, [r7, #4]
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	f000 f937 	bl	800157e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001310:	4a0a      	ldr	r2, [pc, #40]	@ (800133c <HAL_InitTick+0x74>)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	e007      	b.n	8001328 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	73fb      	strb	r3, [r7, #15]
 800131c:	e004      	b.n	8001328 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800131e:	2301      	movs	r3, #1
 8001320:	73fb      	strb	r3, [r7, #15]
 8001322:	e001      	b.n	8001328 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001324:	2301      	movs	r3, #1
 8001326:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001328:	7bfb      	ldrb	r3, [r7, #15]
}
 800132a:	4618      	mov	r0, r3
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000008 	.word	0x20000008
 8001338:	20000000 	.word	0x20000000
 800133c:	20000004 	.word	0x20000004

08001340 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001344:	4b06      	ldr	r3, [pc, #24]	@ (8001360 <HAL_IncTick+0x20>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	461a      	mov	r2, r3
 800134a:	4b06      	ldr	r3, [pc, #24]	@ (8001364 <HAL_IncTick+0x24>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	4413      	add	r3, r2
 8001350:	4a04      	ldr	r2, [pc, #16]	@ (8001364 <HAL_IncTick+0x24>)
 8001352:	6013      	str	r3, [r2, #0]
}
 8001354:	bf00      	nop
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	20000008 	.word	0x20000008
 8001364:	200001bc 	.word	0x200001bc

08001368 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  return uwTick;
 800136c:	4b03      	ldr	r3, [pc, #12]	@ (800137c <HAL_GetTick+0x14>)
 800136e:	681b      	ldr	r3, [r3, #0]
}
 8001370:	4618      	mov	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
 800137a:	bf00      	nop
 800137c:	200001bc 	.word	0x200001bc

08001380 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b084      	sub	sp, #16
 8001384:	af00      	add	r7, sp, #0
 8001386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001388:	f7ff ffee 	bl	8001368 <HAL_GetTick>
 800138c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001392:	68fb      	ldr	r3, [r7, #12]
 8001394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001398:	d005      	beq.n	80013a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800139a:	4b0a      	ldr	r3, [pc, #40]	@ (80013c4 <HAL_Delay+0x44>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	461a      	mov	r2, r3
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80013a6:	bf00      	nop
 80013a8:	f7ff ffde 	bl	8001368 <HAL_GetTick>
 80013ac:	4602      	mov	r2, r0
 80013ae:	68bb      	ldr	r3, [r7, #8]
 80013b0:	1ad3      	subs	r3, r2, r3
 80013b2:	68fa      	ldr	r2, [r7, #12]
 80013b4:	429a      	cmp	r2, r3
 80013b6:	d8f7      	bhi.n	80013a8 <HAL_Delay+0x28>
  {
  }
}
 80013b8:	bf00      	nop
 80013ba:	bf00      	nop
 80013bc:	3710      	adds	r7, #16
 80013be:	46bd      	mov	sp, r7
 80013c0:	bd80      	pop	{r7, pc}
 80013c2:	bf00      	nop
 80013c4:	20000008 	.word	0x20000008

080013c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013c8:	b480      	push	{r7}
 80013ca:	b085      	sub	sp, #20
 80013cc:	af00      	add	r7, sp, #0
 80013ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	f003 0307 	and.w	r3, r3, #7
 80013d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013d8:	4b0c      	ldr	r3, [pc, #48]	@ (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013da:	68db      	ldr	r3, [r3, #12]
 80013dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013de:	68ba      	ldr	r2, [r7, #8]
 80013e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80013e4:	4013      	ands	r3, r2
 80013e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013ec:	68bb      	ldr	r3, [r7, #8]
 80013ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80013f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013fa:	4a04      	ldr	r2, [pc, #16]	@ (800140c <__NVIC_SetPriorityGrouping+0x44>)
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	60d3      	str	r3, [r2, #12]
}
 8001400:	bf00      	nop
 8001402:	3714      	adds	r7, #20
 8001404:	46bd      	mov	sp, r7
 8001406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140a:	4770      	bx	lr
 800140c:	e000ed00 	.word	0xe000ed00

08001410 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001410:	b480      	push	{r7}
 8001412:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001414:	4b04      	ldr	r3, [pc, #16]	@ (8001428 <__NVIC_GetPriorityGrouping+0x18>)
 8001416:	68db      	ldr	r3, [r3, #12]
 8001418:	0a1b      	lsrs	r3, r3, #8
 800141a:	f003 0307 	and.w	r3, r3, #7
}
 800141e:	4618      	mov	r0, r3
 8001420:	46bd      	mov	sp, r7
 8001422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001426:	4770      	bx	lr
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800142c:	b480      	push	{r7}
 800142e:	b083      	sub	sp, #12
 8001430:	af00      	add	r7, sp, #0
 8001432:	4603      	mov	r3, r0
 8001434:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001436:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800143a:	2b00      	cmp	r3, #0
 800143c:	db0b      	blt.n	8001456 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	f003 021f 	and.w	r2, r3, #31
 8001444:	4907      	ldr	r1, [pc, #28]	@ (8001464 <__NVIC_EnableIRQ+0x38>)
 8001446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144a:	095b      	lsrs	r3, r3, #5
 800144c:	2001      	movs	r0, #1
 800144e:	fa00 f202 	lsl.w	r2, r0, r2
 8001452:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001456:	bf00      	nop
 8001458:	370c      	adds	r7, #12
 800145a:	46bd      	mov	sp, r7
 800145c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	e000e100 	.word	0xe000e100

08001468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	4603      	mov	r3, r0
 8001470:	6039      	str	r1, [r7, #0]
 8001472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001478:	2b00      	cmp	r3, #0
 800147a:	db0a      	blt.n	8001492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800147c:	683b      	ldr	r3, [r7, #0]
 800147e:	b2da      	uxtb	r2, r3
 8001480:	490c      	ldr	r1, [pc, #48]	@ (80014b4 <__NVIC_SetPriority+0x4c>)
 8001482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001486:	0112      	lsls	r2, r2, #4
 8001488:	b2d2      	uxtb	r2, r2
 800148a:	440b      	add	r3, r1
 800148c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001490:	e00a      	b.n	80014a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001492:	683b      	ldr	r3, [r7, #0]
 8001494:	b2da      	uxtb	r2, r3
 8001496:	4908      	ldr	r1, [pc, #32]	@ (80014b8 <__NVIC_SetPriority+0x50>)
 8001498:	79fb      	ldrb	r3, [r7, #7]
 800149a:	f003 030f 	and.w	r3, r3, #15
 800149e:	3b04      	subs	r3, #4
 80014a0:	0112      	lsls	r2, r2, #4
 80014a2:	b2d2      	uxtb	r2, r2
 80014a4:	440b      	add	r3, r1
 80014a6:	761a      	strb	r2, [r3, #24]
}
 80014a8:	bf00      	nop
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr
 80014b4:	e000e100 	.word	0xe000e100
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014bc:	b480      	push	{r7}
 80014be:	b089      	sub	sp, #36	@ 0x24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	60f8      	str	r0, [r7, #12]
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	f003 0307 	and.w	r3, r3, #7
 80014ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014d0:	69fb      	ldr	r3, [r7, #28]
 80014d2:	f1c3 0307 	rsb	r3, r3, #7
 80014d6:	2b04      	cmp	r3, #4
 80014d8:	bf28      	it	cs
 80014da:	2304      	movcs	r3, #4
 80014dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014de:	69fb      	ldr	r3, [r7, #28]
 80014e0:	3304      	adds	r3, #4
 80014e2:	2b06      	cmp	r3, #6
 80014e4:	d902      	bls.n	80014ec <NVIC_EncodePriority+0x30>
 80014e6:	69fb      	ldr	r3, [r7, #28]
 80014e8:	3b03      	subs	r3, #3
 80014ea:	e000      	b.n	80014ee <NVIC_EncodePriority+0x32>
 80014ec:	2300      	movs	r3, #0
 80014ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	f04f 32ff 	mov.w	r2, #4294967295
 80014f4:	69bb      	ldr	r3, [r7, #24]
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	43da      	mvns	r2, r3
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	401a      	ands	r2, r3
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001504:	f04f 31ff 	mov.w	r1, #4294967295
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	fa01 f303 	lsl.w	r3, r1, r3
 800150e:	43d9      	mvns	r1, r3
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001514:	4313      	orrs	r3, r2
         );
}
 8001516:	4618      	mov	r0, r3
 8001518:	3724      	adds	r7, #36	@ 0x24
 800151a:	46bd      	mov	sp, r7
 800151c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001520:	4770      	bx	lr
	...

08001524 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	3b01      	subs	r3, #1
 8001530:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001534:	d301      	bcc.n	800153a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001536:	2301      	movs	r3, #1
 8001538:	e00f      	b.n	800155a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800153a:	4a0a      	ldr	r2, [pc, #40]	@ (8001564 <SysTick_Config+0x40>)
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	3b01      	subs	r3, #1
 8001540:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001542:	210f      	movs	r1, #15
 8001544:	f04f 30ff 	mov.w	r0, #4294967295
 8001548:	f7ff ff8e 	bl	8001468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800154c:	4b05      	ldr	r3, [pc, #20]	@ (8001564 <SysTick_Config+0x40>)
 800154e:	2200      	movs	r2, #0
 8001550:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001552:	4b04      	ldr	r3, [pc, #16]	@ (8001564 <SysTick_Config+0x40>)
 8001554:	2207      	movs	r2, #7
 8001556:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001558:	2300      	movs	r3, #0
}
 800155a:	4618      	mov	r0, r3
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	e000e010 	.word	0xe000e010

08001568 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001568:	b580      	push	{r7, lr}
 800156a:	b082      	sub	sp, #8
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ff29 	bl	80013c8 <__NVIC_SetPriorityGrouping>
}
 8001576:	bf00      	nop
 8001578:	3708      	adds	r7, #8
 800157a:	46bd      	mov	sp, r7
 800157c:	bd80      	pop	{r7, pc}

0800157e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800157e:	b580      	push	{r7, lr}
 8001580:	b086      	sub	sp, #24
 8001582:	af00      	add	r7, sp, #0
 8001584:	4603      	mov	r3, r0
 8001586:	60b9      	str	r1, [r7, #8]
 8001588:	607a      	str	r2, [r7, #4]
 800158a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800158c:	2300      	movs	r3, #0
 800158e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001590:	f7ff ff3e 	bl	8001410 <__NVIC_GetPriorityGrouping>
 8001594:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001596:	687a      	ldr	r2, [r7, #4]
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	6978      	ldr	r0, [r7, #20]
 800159c:	f7ff ff8e 	bl	80014bc <NVIC_EncodePriority>
 80015a0:	4602      	mov	r2, r0
 80015a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015a6:	4611      	mov	r1, r2
 80015a8:	4618      	mov	r0, r3
 80015aa:	f7ff ff5d 	bl	8001468 <__NVIC_SetPriority>
}
 80015ae:	bf00      	nop
 80015b0:	3718      	adds	r7, #24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b082      	sub	sp, #8
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	4603      	mov	r3, r0
 80015be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015c4:	4618      	mov	r0, r3
 80015c6:	f7ff ff31 	bl	800142c <__NVIC_EnableIRQ>
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015d2:	b580      	push	{r7, lr}
 80015d4:	b082      	sub	sp, #8
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015da:	6878      	ldr	r0, [r7, #4]
 80015dc:	f7ff ffa2 	bl	8001524 <SysTick_Config>
 80015e0:	4603      	mov	r3, r0
}
 80015e2:	4618      	mov	r0, r3
 80015e4:	3708      	adds	r7, #8
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
	...

080015ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015ec:	b480      	push	{r7}
 80015ee:	b087      	sub	sp, #28
 80015f0:	af00      	add	r7, sp, #0
 80015f2:	6078      	str	r0, [r7, #4]
 80015f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80015fa:	e17f      	b.n	80018fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	681a      	ldr	r2, [r3, #0]
 8001600:	2101      	movs	r1, #1
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	fa01 f303 	lsl.w	r3, r1, r3
 8001608:	4013      	ands	r3, r2
 800160a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	2b00      	cmp	r3, #0
 8001610:	f000 8171 	beq.w	80018f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b01      	cmp	r3, #1
 800161e:	d005      	beq.n	800162c <HAL_GPIO_Init+0x40>
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f003 0303 	and.w	r3, r3, #3
 8001628:	2b02      	cmp	r3, #2
 800162a:	d130      	bne.n	800168e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	005b      	lsls	r3, r3, #1
 8001636:	2203      	movs	r2, #3
 8001638:	fa02 f303 	lsl.w	r3, r2, r3
 800163c:	43db      	mvns	r3, r3
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	4013      	ands	r3, r2
 8001642:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	68da      	ldr	r2, [r3, #12]
 8001648:	697b      	ldr	r3, [r7, #20]
 800164a:	005b      	lsls	r3, r3, #1
 800164c:	fa02 f303 	lsl.w	r3, r2, r3
 8001650:	693a      	ldr	r2, [r7, #16]
 8001652:	4313      	orrs	r3, r2
 8001654:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	693a      	ldr	r2, [r7, #16]
 800165a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	685b      	ldr	r3, [r3, #4]
 8001660:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001662:	2201      	movs	r2, #1
 8001664:	697b      	ldr	r3, [r7, #20]
 8001666:	fa02 f303 	lsl.w	r3, r2, r3
 800166a:	43db      	mvns	r3, r3
 800166c:	693a      	ldr	r2, [r7, #16]
 800166e:	4013      	ands	r3, r2
 8001670:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001672:	683b      	ldr	r3, [r7, #0]
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	091b      	lsrs	r3, r3, #4
 8001678:	f003 0201 	and.w	r2, r3, #1
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	693a      	ldr	r2, [r7, #16]
 8001684:	4313      	orrs	r3, r2
 8001686:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	693a      	ldr	r2, [r7, #16]
 800168c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800168e:	683b      	ldr	r3, [r7, #0]
 8001690:	685b      	ldr	r3, [r3, #4]
 8001692:	f003 0303 	and.w	r3, r3, #3
 8001696:	2b03      	cmp	r3, #3
 8001698:	d118      	bne.n	80016cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800169e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80016a0:	2201      	movs	r2, #1
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	693a      	ldr	r2, [r7, #16]
 80016ac:	4013      	ands	r3, r2
 80016ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	08db      	lsrs	r3, r3, #3
 80016b6:	f003 0201 	and.w	r2, r3, #1
 80016ba:	697b      	ldr	r3, [r7, #20]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	693a      	ldr	r2, [r7, #16]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	693a      	ldr	r2, [r7, #16]
 80016ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	685b      	ldr	r3, [r3, #4]
 80016d0:	f003 0303 	and.w	r3, r3, #3
 80016d4:	2b03      	cmp	r3, #3
 80016d6:	d017      	beq.n	8001708 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	68db      	ldr	r3, [r3, #12]
 80016dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	2203      	movs	r2, #3
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	43db      	mvns	r3, r3
 80016ea:	693a      	ldr	r2, [r7, #16]
 80016ec:	4013      	ands	r3, r2
 80016ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	689a      	ldr	r2, [r3, #8]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	005b      	lsls	r3, r3, #1
 80016f8:	fa02 f303 	lsl.w	r3, r2, r3
 80016fc:	693a      	ldr	r2, [r7, #16]
 80016fe:	4313      	orrs	r3, r2
 8001700:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	693a      	ldr	r2, [r7, #16]
 8001706:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001708:	683b      	ldr	r3, [r7, #0]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f003 0303 	and.w	r3, r3, #3
 8001710:	2b02      	cmp	r3, #2
 8001712:	d123      	bne.n	800175c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001714:	697b      	ldr	r3, [r7, #20]
 8001716:	08da      	lsrs	r2, r3, #3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	3208      	adds	r2, #8
 800171c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001720:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	f003 0307 	and.w	r3, r3, #7
 8001728:	009b      	lsls	r3, r3, #2
 800172a:	220f      	movs	r2, #15
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	43db      	mvns	r3, r3
 8001732:	693a      	ldr	r2, [r7, #16]
 8001734:	4013      	ands	r3, r2
 8001736:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	691a      	ldr	r2, [r3, #16]
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f003 0307 	and.w	r3, r3, #7
 8001742:	009b      	lsls	r3, r3, #2
 8001744:	fa02 f303 	lsl.w	r3, r2, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4313      	orrs	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	08da      	lsrs	r2, r3, #3
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	3208      	adds	r2, #8
 8001756:	6939      	ldr	r1, [r7, #16]
 8001758:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	005b      	lsls	r3, r3, #1
 8001766:	2203      	movs	r2, #3
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	43db      	mvns	r3, r3
 800176e:	693a      	ldr	r2, [r7, #16]
 8001770:	4013      	ands	r3, r2
 8001772:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	685b      	ldr	r3, [r3, #4]
 8001778:	f003 0203 	and.w	r2, r3, #3
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	005b      	lsls	r3, r3, #1
 8001780:	fa02 f303 	lsl.w	r3, r2, r3
 8001784:	693a      	ldr	r2, [r7, #16]
 8001786:	4313      	orrs	r3, r2
 8001788:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	693a      	ldr	r2, [r7, #16]
 800178e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001798:	2b00      	cmp	r3, #0
 800179a:	f000 80ac 	beq.w	80018f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800179e:	4b5f      	ldr	r3, [pc, #380]	@ (800191c <HAL_GPIO_Init+0x330>)
 80017a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017a2:	4a5e      	ldr	r2, [pc, #376]	@ (800191c <HAL_GPIO_Init+0x330>)
 80017a4:	f043 0301 	orr.w	r3, r3, #1
 80017a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017aa:	4b5c      	ldr	r3, [pc, #368]	@ (800191c <HAL_GPIO_Init+0x330>)
 80017ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017ae:	f003 0301 	and.w	r3, r3, #1
 80017b2:	60bb      	str	r3, [r7, #8]
 80017b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80017b6:	4a5a      	ldr	r2, [pc, #360]	@ (8001920 <HAL_GPIO_Init+0x334>)
 80017b8:	697b      	ldr	r3, [r7, #20]
 80017ba:	089b      	lsrs	r3, r3, #2
 80017bc:	3302      	adds	r3, #2
 80017be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	f003 0303 	and.w	r3, r3, #3
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	220f      	movs	r2, #15
 80017ce:	fa02 f303 	lsl.w	r3, r2, r3
 80017d2:	43db      	mvns	r3, r3
 80017d4:	693a      	ldr	r2, [r7, #16]
 80017d6:	4013      	ands	r3, r2
 80017d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80017e0:	d025      	beq.n	800182e <HAL_GPIO_Init+0x242>
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	4a4f      	ldr	r2, [pc, #316]	@ (8001924 <HAL_GPIO_Init+0x338>)
 80017e6:	4293      	cmp	r3, r2
 80017e8:	d01f      	beq.n	800182a <HAL_GPIO_Init+0x23e>
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4a4e      	ldr	r2, [pc, #312]	@ (8001928 <HAL_GPIO_Init+0x33c>)
 80017ee:	4293      	cmp	r3, r2
 80017f0:	d019      	beq.n	8001826 <HAL_GPIO_Init+0x23a>
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a4d      	ldr	r2, [pc, #308]	@ (800192c <HAL_GPIO_Init+0x340>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d013      	beq.n	8001822 <HAL_GPIO_Init+0x236>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	4a4c      	ldr	r2, [pc, #304]	@ (8001930 <HAL_GPIO_Init+0x344>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d00d      	beq.n	800181e <HAL_GPIO_Init+0x232>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	4a4b      	ldr	r2, [pc, #300]	@ (8001934 <HAL_GPIO_Init+0x348>)
 8001806:	4293      	cmp	r3, r2
 8001808:	d007      	beq.n	800181a <HAL_GPIO_Init+0x22e>
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	4a4a      	ldr	r2, [pc, #296]	@ (8001938 <HAL_GPIO_Init+0x34c>)
 800180e:	4293      	cmp	r3, r2
 8001810:	d101      	bne.n	8001816 <HAL_GPIO_Init+0x22a>
 8001812:	2306      	movs	r3, #6
 8001814:	e00c      	b.n	8001830 <HAL_GPIO_Init+0x244>
 8001816:	2307      	movs	r3, #7
 8001818:	e00a      	b.n	8001830 <HAL_GPIO_Init+0x244>
 800181a:	2305      	movs	r3, #5
 800181c:	e008      	b.n	8001830 <HAL_GPIO_Init+0x244>
 800181e:	2304      	movs	r3, #4
 8001820:	e006      	b.n	8001830 <HAL_GPIO_Init+0x244>
 8001822:	2303      	movs	r3, #3
 8001824:	e004      	b.n	8001830 <HAL_GPIO_Init+0x244>
 8001826:	2302      	movs	r3, #2
 8001828:	e002      	b.n	8001830 <HAL_GPIO_Init+0x244>
 800182a:	2301      	movs	r3, #1
 800182c:	e000      	b.n	8001830 <HAL_GPIO_Init+0x244>
 800182e:	2300      	movs	r3, #0
 8001830:	697a      	ldr	r2, [r7, #20]
 8001832:	f002 0203 	and.w	r2, r2, #3
 8001836:	0092      	lsls	r2, r2, #2
 8001838:	4093      	lsls	r3, r2
 800183a:	693a      	ldr	r2, [r7, #16]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001840:	4937      	ldr	r1, [pc, #220]	@ (8001920 <HAL_GPIO_Init+0x334>)
 8001842:	697b      	ldr	r3, [r7, #20]
 8001844:	089b      	lsrs	r3, r3, #2
 8001846:	3302      	adds	r3, #2
 8001848:	693a      	ldr	r2, [r7, #16]
 800184a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800184e:	4b3b      	ldr	r3, [pc, #236]	@ (800193c <HAL_GPIO_Init+0x350>)
 8001850:	689b      	ldr	r3, [r3, #8]
 8001852:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	43db      	mvns	r3, r3
 8001858:	693a      	ldr	r2, [r7, #16]
 800185a:	4013      	ands	r3, r2
 800185c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800185e:	683b      	ldr	r3, [r7, #0]
 8001860:	685b      	ldr	r3, [r3, #4]
 8001862:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001866:	2b00      	cmp	r3, #0
 8001868:	d003      	beq.n	8001872 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800186a:	693a      	ldr	r2, [r7, #16]
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	4313      	orrs	r3, r2
 8001870:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001872:	4a32      	ldr	r2, [pc, #200]	@ (800193c <HAL_GPIO_Init+0x350>)
 8001874:	693b      	ldr	r3, [r7, #16]
 8001876:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001878:	4b30      	ldr	r3, [pc, #192]	@ (800193c <HAL_GPIO_Init+0x350>)
 800187a:	68db      	ldr	r3, [r3, #12]
 800187c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	43db      	mvns	r3, r3
 8001882:	693a      	ldr	r2, [r7, #16]
 8001884:	4013      	ands	r3, r2
 8001886:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001890:	2b00      	cmp	r3, #0
 8001892:	d003      	beq.n	800189c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	4313      	orrs	r3, r2
 800189a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800189c:	4a27      	ldr	r2, [pc, #156]	@ (800193c <HAL_GPIO_Init+0x350>)
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80018a2:	4b26      	ldr	r3, [pc, #152]	@ (800193c <HAL_GPIO_Init+0x350>)
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a8:	68fb      	ldr	r3, [r7, #12]
 80018aa:	43db      	mvns	r3, r3
 80018ac:	693a      	ldr	r2, [r7, #16]
 80018ae:	4013      	ands	r3, r2
 80018b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d003      	beq.n	80018c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80018be:	693a      	ldr	r2, [r7, #16]
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	4313      	orrs	r3, r2
 80018c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80018c6:	4a1d      	ldr	r2, [pc, #116]	@ (800193c <HAL_GPIO_Init+0x350>)
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80018cc:	4b1b      	ldr	r3, [pc, #108]	@ (800193c <HAL_GPIO_Init+0x350>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	43db      	mvns	r3, r3
 80018d6:	693a      	ldr	r2, [r7, #16]
 80018d8:	4013      	ands	r3, r2
 80018da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d003      	beq.n	80018f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80018e8:	693a      	ldr	r2, [r7, #16]
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	4313      	orrs	r3, r2
 80018ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018f0:	4a12      	ldr	r2, [pc, #72]	@ (800193c <HAL_GPIO_Init+0x350>)
 80018f2:	693b      	ldr	r3, [r7, #16]
 80018f4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	3301      	adds	r3, #1
 80018fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	697b      	ldr	r3, [r7, #20]
 8001902:	fa22 f303 	lsr.w	r3, r2, r3
 8001906:	2b00      	cmp	r3, #0
 8001908:	f47f ae78 	bne.w	80015fc <HAL_GPIO_Init+0x10>
  }
}
 800190c:	bf00      	nop
 800190e:	bf00      	nop
 8001910:	371c      	adds	r7, #28
 8001912:	46bd      	mov	sp, r7
 8001914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001918:	4770      	bx	lr
 800191a:	bf00      	nop
 800191c:	40021000 	.word	0x40021000
 8001920:	40010000 	.word	0x40010000
 8001924:	48000400 	.word	0x48000400
 8001928:	48000800 	.word	0x48000800
 800192c:	48000c00 	.word	0x48000c00
 8001930:	48001000 	.word	0x48001000
 8001934:	48001400 	.word	0x48001400
 8001938:	48001800 	.word	0x48001800
 800193c:	40010400 	.word	0x40010400

08001940 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001940:	b480      	push	{r7}
 8001942:	b083      	sub	sp, #12
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
 8001948:	460b      	mov	r3, r1
 800194a:	807b      	strh	r3, [r7, #2]
 800194c:	4613      	mov	r3, r2
 800194e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001950:	787b      	ldrb	r3, [r7, #1]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001956:	887a      	ldrh	r2, [r7, #2]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800195c:	e002      	b.n	8001964 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800195e:	887a      	ldrh	r2, [r7, #2]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001964:	bf00      	nop
 8001966:	370c      	adds	r7, #12
 8001968:	46bd      	mov	sp, r7
 800196a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196e:	4770      	bx	lr

08001970 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d101      	bne.n	8001982 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800197e:	2301      	movs	r3, #1
 8001980:	e08d      	b.n	8001a9e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001988:	b2db      	uxtb	r3, r3
 800198a:	2b00      	cmp	r3, #0
 800198c:	d106      	bne.n	800199c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001996:	6878      	ldr	r0, [r7, #4]
 8001998:	f7ff f934 	bl	8000c04 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	2224      	movs	r2, #36	@ 0x24
 80019a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681a      	ldr	r2, [r3, #0]
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	f022 0201 	bic.w	r2, r2, #1
 80019b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685a      	ldr	r2, [r3, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80019c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	689a      	ldr	r2, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80019d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	68db      	ldr	r3, [r3, #12]
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d107      	bne.n	80019ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689a      	ldr	r2, [r3, #8]
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	e006      	b.n	80019f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	689a      	ldr	r2, [r3, #8]
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80019f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
 80019fc:	2b02      	cmp	r3, #2
 80019fe:	d108      	bne.n	8001a12 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	685a      	ldr	r2, [r3, #4]
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	e007      	b.n	8001a22 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	685a      	ldr	r2, [r3, #4]
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a20:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	6812      	ldr	r2, [r2, #0]
 8001a2c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001a30:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a34:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	68da      	ldr	r2, [r3, #12]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001a44:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	691a      	ldr	r2, [r3, #16]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	695b      	ldr	r3, [r3, #20]
 8001a4e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	699b      	ldr	r3, [r3, #24]
 8001a56:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	430a      	orrs	r2, r1
 8001a5e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	69d9      	ldr	r1, [r3, #28]
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6a1a      	ldr	r2, [r3, #32]
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f042 0201 	orr.w	r2, r2, #1
 8001a7e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	2200      	movs	r2, #0
 8001a84:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2220      	movs	r2, #32
 8001a8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	2200      	movs	r2, #0
 8001a92:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	2200      	movs	r2, #0
 8001a98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b088      	sub	sp, #32
 8001aac:	af02      	add	r7, sp, #8
 8001aae:	60f8      	str	r0, [r7, #12]
 8001ab0:	607a      	str	r2, [r7, #4]
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	460b      	mov	r3, r1
 8001ab6:	817b      	strh	r3, [r7, #10]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ac2:	b2db      	uxtb	r3, r3
 8001ac4:	2b20      	cmp	r3, #32
 8001ac6:	f040 80fd 	bne.w	8001cc4 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d101      	bne.n	8001ad8 <HAL_I2C_Master_Transmit+0x30>
 8001ad4:	2302      	movs	r3, #2
 8001ad6:	e0f6      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	2201      	movs	r2, #1
 8001adc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8001ae0:	f7ff fc42 	bl	8001368 <HAL_GetTick>
 8001ae4:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8001ae6:	693b      	ldr	r3, [r7, #16]
 8001ae8:	9300      	str	r3, [sp, #0]
 8001aea:	2319      	movs	r3, #25
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f000 fa08 	bl	8001f08 <I2C_WaitOnFlagUntilTimeout>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8001afe:	2301      	movs	r3, #1
 8001b00:	e0e1      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2221      	movs	r2, #33	@ 0x21
 8001b06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b0a:	68fb      	ldr	r3, [r7, #12]
 8001b0c:	2210      	movs	r2, #16
 8001b0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2200      	movs	r2, #0
 8001b16:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8001b18:	68fb      	ldr	r3, [r7, #12]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	893a      	ldrh	r2, [r7, #8]
 8001b22:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	2200      	movs	r2, #0
 8001b28:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b2e:	b29b      	uxth	r3, r3
 8001b30:	2bff      	cmp	r3, #255	@ 0xff
 8001b32:	d906      	bls.n	8001b42 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	22ff      	movs	r2, #255	@ 0xff
 8001b38:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8001b3a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001b3e:	617b      	str	r3, [r7, #20]
 8001b40:	e007      	b.n	8001b52 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b46:	b29a      	uxth	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8001b4c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001b50:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d024      	beq.n	8001ba4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b5e:	781a      	ldrb	r2, [r3, #0]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b6a:	1c5a      	adds	r2, r3, #1
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	3b01      	subs	r3, #1
 8001b78:	b29a      	uxth	r2, r3
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b82:	3b01      	subs	r3, #1
 8001b84:	b29a      	uxth	r2, r3
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	3301      	adds	r3, #1
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	8979      	ldrh	r1, [r7, #10]
 8001b96:	4b4e      	ldr	r3, [pc, #312]	@ (8001cd0 <HAL_I2C_Master_Transmit+0x228>)
 8001b98:	9300      	str	r3, [sp, #0]
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	68f8      	ldr	r0, [r7, #12]
 8001b9e:	f000 fb77 	bl	8002290 <I2C_TransferConfig>
 8001ba2:	e066      	b.n	8001c72 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ba8:	b2da      	uxtb	r2, r3
 8001baa:	8979      	ldrh	r1, [r7, #10]
 8001bac:	4b48      	ldr	r3, [pc, #288]	@ (8001cd0 <HAL_I2C_Master_Transmit+0x228>)
 8001bae:	9300      	str	r3, [sp, #0]
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	f000 fb6c 	bl	8002290 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8001bb8:	e05b      	b.n	8001c72 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bba:	693a      	ldr	r2, [r7, #16]
 8001bbc:	6a39      	ldr	r1, [r7, #32]
 8001bbe:	68f8      	ldr	r0, [r7, #12]
 8001bc0:	f000 f9fb 	bl	8001fba <I2C_WaitOnTXISFlagUntilTimeout>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8001bca:	2301      	movs	r3, #1
 8001bcc:	e07b      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bd2:	781a      	ldrb	r2, [r3, #0]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bde:	1c5a      	adds	r2, r3, #1
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	3b01      	subs	r3, #1
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001bf6:	3b01      	subs	r3, #1
 8001bf8:	b29a      	uxth	r2, r3
 8001bfa:	68fb      	ldr	r3, [r7, #12]
 8001bfc:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c02:	b29b      	uxth	r3, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d034      	beq.n	8001c72 <HAL_I2C_Master_Transmit+0x1ca>
 8001c08:	68fb      	ldr	r3, [r7, #12]
 8001c0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d130      	bne.n	8001c72 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8001c10:	693b      	ldr	r3, [r7, #16]
 8001c12:	9300      	str	r3, [sp, #0]
 8001c14:	6a3b      	ldr	r3, [r7, #32]
 8001c16:	2200      	movs	r2, #0
 8001c18:	2180      	movs	r1, #128	@ 0x80
 8001c1a:	68f8      	ldr	r0, [r7, #12]
 8001c1c:	f000 f974 	bl	8001f08 <I2C_WaitOnFlagUntilTimeout>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8001c26:	2301      	movs	r3, #1
 8001c28:	e04d      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	2bff      	cmp	r3, #255	@ 0xff
 8001c32:	d90e      	bls.n	8001c52 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	22ff      	movs	r2, #255	@ 0xff
 8001c38:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c3e:	b2da      	uxtb	r2, r3
 8001c40:	8979      	ldrh	r1, [r7, #10]
 8001c42:	2300      	movs	r3, #0
 8001c44:	9300      	str	r3, [sp, #0]
 8001c46:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001c4a:	68f8      	ldr	r0, [r7, #12]
 8001c4c:	f000 fb20 	bl	8002290 <I2C_TransferConfig>
 8001c50:	e00f      	b.n	8001c72 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c56:	b29a      	uxth	r2, r3
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c60:	b2da      	uxtb	r2, r3
 8001c62:	8979      	ldrh	r1, [r7, #10]
 8001c64:	2300      	movs	r3, #0
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 fb0f 	bl	8002290 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d19e      	bne.n	8001bba <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	6a39      	ldr	r1, [r7, #32]
 8001c80:	68f8      	ldr	r0, [r7, #12]
 8001c82:	f000 f9e1 	bl	8002048 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d001      	beq.n	8001c90 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	e01a      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	2220      	movs	r2, #32
 8001c96:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	6859      	ldr	r1, [r3, #4]
 8001c9e:	68fb      	ldr	r3, [r7, #12]
 8001ca0:	681a      	ldr	r2, [r3, #0]
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd4 <HAL_I2C_Master_Transmit+0x22c>)
 8001ca4:	400b      	ands	r3, r1
 8001ca6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
 8001caa:	2220      	movs	r2, #32
 8001cac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	e000      	b.n	8001cc6 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8001cc4:	2302      	movs	r3, #2
  }
}
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	3718      	adds	r7, #24
 8001cca:	46bd      	mov	sp, r7
 8001ccc:	bd80      	pop	{r7, pc}
 8001cce:	bf00      	nop
 8001cd0:	80002000 	.word	0x80002000
 8001cd4:	fe00e800 	.word	0xfe00e800

08001cd8 <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b08a      	sub	sp, #40	@ 0x28
 8001cdc:	af02      	add	r7, sp, #8
 8001cde:	60f8      	str	r0, [r7, #12]
 8001ce0:	607a      	str	r2, [r7, #4]
 8001ce2:	603b      	str	r3, [r7, #0]
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	f040 80de 	bne.w	8001eb6 <HAL_I2C_IsDeviceReady+0x1de>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001d04:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001d08:	d101      	bne.n	8001d0e <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8001d0a:	2302      	movs	r3, #2
 8001d0c:	e0d4      	b.n	8001eb8 <HAL_I2C_IsDeviceReady+0x1e0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001d0e:	68fb      	ldr	r3, [r7, #12]
 8001d10:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d101      	bne.n	8001d1c <HAL_I2C_IsDeviceReady+0x44>
 8001d18:	2302      	movs	r3, #2
 8001d1a:	e0cd      	b.n	8001eb8 <HAL_I2C_IsDeviceReady+0x1e0>
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	2201      	movs	r2, #1
 8001d20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	2224      	movs	r2, #36	@ 0x24
 8001d28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8001d32:	68fb      	ldr	r3, [r7, #12]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	2b01      	cmp	r3, #1
 8001d38:	d107      	bne.n	8001d4a <HAL_I2C_IsDeviceReady+0x72>
 8001d3a:	897b      	ldrh	r3, [r7, #10]
 8001d3c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d40:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d44:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d48:	e006      	b.n	8001d58 <HAL_I2C_IsDeviceReady+0x80>
 8001d4a:	897b      	ldrh	r3, [r7, #10]
 8001d4c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001d50:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d54:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8001d58:	68fa      	ldr	r2, [r7, #12]
 8001d5a:	6812      	ldr	r2, [r2, #0]
 8001d5c:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8001d5e:	f7ff fb03 	bl	8001368 <HAL_GetTick>
 8001d62:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	699b      	ldr	r3, [r3, #24]
 8001d6a:	f003 0320 	and.w	r3, r3, #32
 8001d6e:	2b20      	cmp	r3, #32
 8001d70:	bf0c      	ite	eq
 8001d72:	2301      	moveq	r3, #1
 8001d74:	2300      	movne	r3, #0
 8001d76:	b2db      	uxtb	r3, r3
 8001d78:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	699b      	ldr	r3, [r3, #24]
 8001d80:	f003 0310 	and.w	r3, r3, #16
 8001d84:	2b10      	cmp	r3, #16
 8001d86:	bf0c      	ite	eq
 8001d88:	2301      	moveq	r3, #1
 8001d8a:	2300      	movne	r3, #0
 8001d8c:	b2db      	uxtb	r3, r3
 8001d8e:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001d90:	e034      	b.n	8001dfc <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d98:	d01a      	beq.n	8001dd0 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8001d9a:	f7ff fae5 	bl	8001368 <HAL_GetTick>
 8001d9e:	4602      	mov	r2, r0
 8001da0:	69bb      	ldr	r3, [r7, #24]
 8001da2:	1ad3      	subs	r3, r2, r3
 8001da4:	683a      	ldr	r2, [r7, #0]
 8001da6:	429a      	cmp	r2, r3
 8001da8:	d302      	bcc.n	8001db0 <HAL_I2C_IsDeviceReady+0xd8>
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d10f      	bne.n	8001dd0 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	2220      	movs	r2, #32
 8001db4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001dbc:	f043 0220 	orr.w	r2, r3, #32
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	e073      	b.n	8001eb8 <HAL_I2C_IsDeviceReady+0x1e0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	699b      	ldr	r3, [r3, #24]
 8001dd6:	f003 0320 	and.w	r3, r3, #32
 8001dda:	2b20      	cmp	r3, #32
 8001ddc:	bf0c      	ite	eq
 8001dde:	2301      	moveq	r3, #1
 8001de0:	2300      	movne	r3, #0
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	699b      	ldr	r3, [r3, #24]
 8001dec:	f003 0310 	and.w	r3, r3, #16
 8001df0:	2b10      	cmp	r3, #16
 8001df2:	bf0c      	ite	eq
 8001df4:	2301      	moveq	r3, #1
 8001df6:	2300      	movne	r3, #0
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8001dfc:	7ffb      	ldrb	r3, [r7, #31]
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d102      	bne.n	8001e08 <HAL_I2C_IsDeviceReady+0x130>
 8001e02:	7fbb      	ldrb	r3, [r7, #30]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d0c4      	beq.n	8001d92 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	699b      	ldr	r3, [r3, #24]
 8001e0e:	f003 0310 	and.w	r3, r3, #16
 8001e12:	2b10      	cmp	r3, #16
 8001e14:	d024      	beq.n	8001e60 <HAL_I2C_IsDeviceReady+0x188>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8001e16:	69bb      	ldr	r3, [r7, #24]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	2120      	movs	r1, #32
 8001e20:	68f8      	ldr	r0, [r7, #12]
 8001e22:	f000 f871 	bl	8001f08 <I2C_WaitOnFlagUntilTimeout>
 8001e26:	4603      	mov	r3, r0
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00b      	beq.n	8001e44 <HAL_I2C_IsDeviceReady+0x16c>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d128      	bne.n	8001e86 <HAL_I2C_IsDeviceReady+0x1ae>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2220      	movs	r2, #32
 8001e3a:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	645a      	str	r2, [r3, #68]	@ 0x44
 8001e42:	e020      	b.n	8001e86 <HAL_I2C_IsDeviceReady+0x1ae>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	2220      	movs	r2, #32
 8001e4a:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	2220      	movs	r2, #32
 8001e50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	2200      	movs	r2, #0
 8001e58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	e02b      	b.n	8001eb8 <HAL_I2C_IsDeviceReady+0x1e0>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2210      	movs	r2, #16
 8001e66:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) == HAL_OK)
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	9300      	str	r3, [sp, #0]
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	2120      	movs	r1, #32
 8001e72:	68f8      	ldr	r0, [r7, #12]
 8001e74:	f000 f848 	bl	8001f08 <I2C_WaitOnFlagUntilTimeout>
 8001e78:	4603      	mov	r3, r0
 8001e7a:	2b00      	cmp	r3, #0
 8001e7c:	d103      	bne.n	8001e86 <HAL_I2C_IsDeviceReady+0x1ae>
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	2220      	movs	r2, #32
 8001e84:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8001e86:	697b      	ldr	r3, [r7, #20]
 8001e88:	3301      	adds	r3, #1
 8001e8a:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	687a      	ldr	r2, [r7, #4]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	f63f af4e 	bhi.w	8001d32 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	2220      	movs	r2, #32
 8001e9a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ea2:	f043 0220 	orr.w	r2, r3, #32
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	2200      	movs	r2, #0
 8001eae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	e000      	b.n	8001eb8 <HAL_I2C_IsDeviceReady+0x1e0>
  }
  else
  {
    return HAL_BUSY;
 8001eb6:	2302      	movs	r3, #2
  }
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3720      	adds	r7, #32
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	699b      	ldr	r3, [r3, #24]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d103      	bne.n	8001ede <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	2200      	movs	r2, #0
 8001edc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	699b      	ldr	r3, [r3, #24]
 8001ee4:	f003 0301 	and.w	r3, r3, #1
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d007      	beq.n	8001efc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	699a      	ldr	r2, [r3, #24]
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f042 0201 	orr.w	r2, r2, #1
 8001efa:	619a      	str	r2, [r3, #24]
  }
}
 8001efc:	bf00      	nop
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f06:	4770      	bx	lr

08001f08 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	60f8      	str	r0, [r7, #12]
 8001f10:	60b9      	str	r1, [r7, #8]
 8001f12:	603b      	str	r3, [r7, #0]
 8001f14:	4613      	mov	r3, r2
 8001f16:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f18:	e03b      	b.n	8001f92 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001f1a:	69ba      	ldr	r2, [r7, #24]
 8001f1c:	6839      	ldr	r1, [r7, #0]
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f000 f8d6 	bl	80020d0 <I2C_IsErrorOccurred>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d001      	beq.n	8001f2e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	e041      	b.n	8001fb2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f34:	d02d      	beq.n	8001f92 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001f36:	f7ff fa17 	bl	8001368 <HAL_GetTick>
 8001f3a:	4602      	mov	r2, r0
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	1ad3      	subs	r3, r2, r3
 8001f40:	683a      	ldr	r2, [r7, #0]
 8001f42:	429a      	cmp	r2, r3
 8001f44:	d302      	bcc.n	8001f4c <I2C_WaitOnFlagUntilTimeout+0x44>
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d122      	bne.n	8001f92 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	699a      	ldr	r2, [r3, #24]
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	4013      	ands	r3, r2
 8001f56:	68ba      	ldr	r2, [r7, #8]
 8001f58:	429a      	cmp	r2, r3
 8001f5a:	bf0c      	ite	eq
 8001f5c:	2301      	moveq	r3, #1
 8001f5e:	2300      	movne	r3, #0
 8001f60:	b2db      	uxtb	r3, r3
 8001f62:	461a      	mov	r2, r3
 8001f64:	79fb      	ldrb	r3, [r7, #7]
 8001f66:	429a      	cmp	r2, r3
 8001f68:	d113      	bne.n	8001f92 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f6e:	f043 0220 	orr.w	r2, r3, #32
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	2220      	movs	r2, #32
 8001f7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	2200      	movs	r2, #0
 8001f82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	e00f      	b.n	8001fb2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	699a      	ldr	r2, [r3, #24]
 8001f98:	68bb      	ldr	r3, [r7, #8]
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	68ba      	ldr	r2, [r7, #8]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	bf0c      	ite	eq
 8001fa2:	2301      	moveq	r3, #1
 8001fa4:	2300      	movne	r3, #0
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	461a      	mov	r2, r3
 8001faa:	79fb      	ldrb	r3, [r7, #7]
 8001fac:	429a      	cmp	r2, r3
 8001fae:	d0b4      	beq.n	8001f1a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8001fb0:	2300      	movs	r3, #0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3710      	adds	r7, #16
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b084      	sub	sp, #16
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	60f8      	str	r0, [r7, #12]
 8001fc2:	60b9      	str	r1, [r7, #8]
 8001fc4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001fc6:	e033      	b.n	8002030 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8001fc8:	687a      	ldr	r2, [r7, #4]
 8001fca:	68b9      	ldr	r1, [r7, #8]
 8001fcc:	68f8      	ldr	r0, [r7, #12]
 8001fce:	f000 f87f 	bl	80020d0 <I2C_IsErrorOccurred>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e031      	b.n	8002040 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fe2:	d025      	beq.n	8002030 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001fe4:	f7ff f9c0 	bl	8001368 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68ba      	ldr	r2, [r7, #8]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d302      	bcc.n	8001ffa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d11a      	bne.n	8002030 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	699b      	ldr	r3, [r3, #24]
 8002000:	f003 0302 	and.w	r3, r3, #2
 8002004:	2b02      	cmp	r3, #2
 8002006:	d013      	beq.n	8002030 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800200c:	f043 0220 	orr.w	r2, r3, #32
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	2220      	movs	r2, #32
 8002018:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2200      	movs	r2, #0
 8002020:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	2200      	movs	r2, #0
 8002028:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800202c:	2301      	movs	r3, #1
 800202e:	e007      	b.n	8002040 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b02      	cmp	r3, #2
 800203c:	d1c4      	bne.n	8001fc8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800203e:	2300      	movs	r3, #0
}
 8002040:	4618      	mov	r0, r3
 8002042:	3710      	adds	r7, #16
 8002044:	46bd      	mov	sp, r7
 8002046:	bd80      	pop	{r7, pc}

08002048 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002054:	e02f      	b.n	80020b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002056:	687a      	ldr	r2, [r7, #4]
 8002058:	68b9      	ldr	r1, [r7, #8]
 800205a:	68f8      	ldr	r0, [r7, #12]
 800205c:	f000 f838 	bl	80020d0 <I2C_IsErrorOccurred>
 8002060:	4603      	mov	r3, r0
 8002062:	2b00      	cmp	r3, #0
 8002064:	d001      	beq.n	800206a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e02d      	b.n	80020c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800206a:	f7ff f97d 	bl	8001368 <HAL_GetTick>
 800206e:	4602      	mov	r2, r0
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	1ad3      	subs	r3, r2, r3
 8002074:	68ba      	ldr	r2, [r7, #8]
 8002076:	429a      	cmp	r2, r3
 8002078:	d302      	bcc.n	8002080 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800207a:	68bb      	ldr	r3, [r7, #8]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d11a      	bne.n	80020b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	699b      	ldr	r3, [r3, #24]
 8002086:	f003 0320 	and.w	r3, r3, #32
 800208a:	2b20      	cmp	r3, #32
 800208c:	d013      	beq.n	80020b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002092:	f043 0220 	orr.w	r2, r3, #32
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	2220      	movs	r2, #32
 800209e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	2200      	movs	r2, #0
 80020a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2200      	movs	r2, #0
 80020ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80020b2:	2301      	movs	r3, #1
 80020b4:	e007      	b.n	80020c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	699b      	ldr	r3, [r3, #24]
 80020bc:	f003 0320 	and.w	r3, r3, #32
 80020c0:	2b20      	cmp	r3, #32
 80020c2:	d1c8      	bne.n	8002056 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80020c4:	2300      	movs	r3, #0
}
 80020c6:	4618      	mov	r0, r3
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
	...

080020d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08a      	sub	sp, #40	@ 0x28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80020dc:	2300      	movs	r3, #0
 80020de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	699b      	ldr	r3, [r3, #24]
 80020e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80020ea:	2300      	movs	r3, #0
 80020ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	f003 0310 	and.w	r3, r3, #16
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d068      	beq.n	80021ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	2210      	movs	r2, #16
 8002102:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002104:	e049      	b.n	800219a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800210c:	d045      	beq.n	800219a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800210e:	f7ff f92b 	bl	8001368 <HAL_GetTick>
 8002112:	4602      	mov	r2, r0
 8002114:	69fb      	ldr	r3, [r7, #28]
 8002116:	1ad3      	subs	r3, r2, r3
 8002118:	68ba      	ldr	r2, [r7, #8]
 800211a:	429a      	cmp	r2, r3
 800211c:	d302      	bcc.n	8002124 <I2C_IsErrorOccurred+0x54>
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	2b00      	cmp	r3, #0
 8002122:	d13a      	bne.n	800219a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	685b      	ldr	r3, [r3, #4]
 800212a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800212e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002136:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	699b      	ldr	r3, [r3, #24]
 800213e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002142:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002146:	d121      	bne.n	800218c <I2C_IsErrorOccurred+0xbc>
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800214e:	d01d      	beq.n	800218c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002150:	7cfb      	ldrb	r3, [r7, #19]
 8002152:	2b20      	cmp	r3, #32
 8002154:	d01a      	beq.n	800218c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	685a      	ldr	r2, [r3, #4]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002164:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002166:	f7ff f8ff 	bl	8001368 <HAL_GetTick>
 800216a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800216c:	e00e      	b.n	800218c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800216e:	f7ff f8fb 	bl	8001368 <HAL_GetTick>
 8002172:	4602      	mov	r2, r0
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	1ad3      	subs	r3, r2, r3
 8002178:	2b19      	cmp	r3, #25
 800217a:	d907      	bls.n	800218c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800217c:	6a3b      	ldr	r3, [r7, #32]
 800217e:	f043 0320 	orr.w	r3, r3, #32
 8002182:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002184:	2301      	movs	r3, #1
 8002186:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800218a:	e006      	b.n	800219a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	699b      	ldr	r3, [r3, #24]
 8002192:	f003 0320 	and.w	r3, r3, #32
 8002196:	2b20      	cmp	r3, #32
 8002198:	d1e9      	bne.n	800216e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f003 0320 	and.w	r3, r3, #32
 80021a4:	2b20      	cmp	r3, #32
 80021a6:	d003      	beq.n	80021b0 <I2C_IsErrorOccurred+0xe0>
 80021a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d0aa      	beq.n	8002106 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80021b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d103      	bne.n	80021c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	2220      	movs	r2, #32
 80021be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	f043 0304 	orr.w	r3, r3, #4
 80021c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	699b      	ldr	r3, [r3, #24]
 80021d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80021d6:	69bb      	ldr	r3, [r7, #24]
 80021d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00b      	beq.n	80021f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80021e0:	6a3b      	ldr	r3, [r7, #32]
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80021f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80021f2:	2301      	movs	r3, #1
 80021f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80021f8:	69bb      	ldr	r3, [r7, #24]
 80021fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d00b      	beq.n	800221a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002202:	6a3b      	ldr	r3, [r7, #32]
 8002204:	f043 0308 	orr.w	r3, r3, #8
 8002208:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002212:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002214:	2301      	movs	r3, #1
 8002216:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002220:	2b00      	cmp	r3, #0
 8002222:	d00b      	beq.n	800223c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002224:	6a3b      	ldr	r3, [r7, #32]
 8002226:	f043 0302 	orr.w	r3, r3, #2
 800222a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002234:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800223c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002240:	2b00      	cmp	r3, #0
 8002242:	d01c      	beq.n	800227e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002244:	68f8      	ldr	r0, [r7, #12]
 8002246:	f7ff fe3b 	bl	8001ec0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	6859      	ldr	r1, [r3, #4]
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b0d      	ldr	r3, [pc, #52]	@ (800228c <I2C_IsErrorOccurred+0x1bc>)
 8002256:	400b      	ands	r3, r1
 8002258:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800225e:	6a3b      	ldr	r3, [r7, #32]
 8002260:	431a      	orrs	r2, r3
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	2220      	movs	r2, #32
 800226a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	2200      	movs	r2, #0
 8002272:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2200      	movs	r2, #0
 800227a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800227e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002282:	4618      	mov	r0, r3
 8002284:	3728      	adds	r7, #40	@ 0x28
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	fe00e800 	.word	0xfe00e800

08002290 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002290:	b480      	push	{r7}
 8002292:	b087      	sub	sp, #28
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	607b      	str	r3, [r7, #4]
 800229a:	460b      	mov	r3, r1
 800229c:	817b      	strh	r3, [r7, #10]
 800229e:	4613      	mov	r3, r2
 80022a0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022a2:	897b      	ldrh	r3, [r7, #10]
 80022a4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022a8:	7a7b      	ldrb	r3, [r7, #9]
 80022aa:	041b      	lsls	r3, r3, #16
 80022ac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022b0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80022b6:	6a3b      	ldr	r3, [r7, #32]
 80022b8:	4313      	orrs	r3, r2
 80022ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80022be:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	6a3b      	ldr	r3, [r7, #32]
 80022c8:	0d5b      	lsrs	r3, r3, #21
 80022ca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80022ce:	4b08      	ldr	r3, [pc, #32]	@ (80022f0 <I2C_TransferConfig+0x60>)
 80022d0:	430b      	orrs	r3, r1
 80022d2:	43db      	mvns	r3, r3
 80022d4:	ea02 0103 	and.w	r1, r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	697a      	ldr	r2, [r7, #20]
 80022de:	430a      	orrs	r2, r1
 80022e0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80022e2:	bf00      	nop
 80022e4:	371c      	adds	r7, #28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	03ff63ff 	.word	0x03ff63ff

080022f4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002304:	b2db      	uxtb	r3, r3
 8002306:	2b20      	cmp	r3, #32
 8002308:	d138      	bne.n	800237c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002310:	2b01      	cmp	r3, #1
 8002312:	d101      	bne.n	8002318 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002314:	2302      	movs	r3, #2
 8002316:	e032      	b.n	800237e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2224      	movs	r2, #36	@ 0x24
 8002324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	681a      	ldr	r2, [r3, #0]
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	f022 0201 	bic.w	r2, r2, #1
 8002336:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002346:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	6819      	ldr	r1, [r3, #0]
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	681a      	ldr	r2, [r3, #0]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f042 0201 	orr.w	r2, r2, #1
 8002366:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	2220      	movs	r2, #32
 800236c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2200      	movs	r2, #0
 8002374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002378:	2300      	movs	r3, #0
 800237a:	e000      	b.n	800237e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800237c:	2302      	movs	r3, #2
  }
}
 800237e:	4618      	mov	r0, r3
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002388:	4770      	bx	lr

0800238a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800238a:	b480      	push	{r7}
 800238c:	b085      	sub	sp, #20
 800238e:	af00      	add	r7, sp, #0
 8002390:	6078      	str	r0, [r7, #4]
 8002392:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800239a:	b2db      	uxtb	r3, r3
 800239c:	2b20      	cmp	r3, #32
 800239e:	d139      	bne.n	8002414 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d101      	bne.n	80023ae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80023aa:	2302      	movs	r3, #2
 80023ac:	e033      	b.n	8002416 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2201      	movs	r2, #1
 80023b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2224      	movs	r2, #36	@ 0x24
 80023ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	681a      	ldr	r2, [r3, #0]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 0201 	bic.w	r2, r2, #1
 80023cc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80023dc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80023de:	683b      	ldr	r3, [r7, #0]
 80023e0:	021b      	lsls	r3, r3, #8
 80023e2:	68fa      	ldr	r2, [r7, #12]
 80023e4:	4313      	orrs	r3, r2
 80023e6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	68fa      	ldr	r2, [r7, #12]
 80023ee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	f042 0201 	orr.w	r2, r2, #1
 80023fe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002410:	2300      	movs	r3, #0
 8002412:	e000      	b.n	8002416 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002414:	2302      	movs	r3, #2
  }
}
 8002416:	4618      	mov	r0, r3
 8002418:	3714      	adds	r7, #20
 800241a:	46bd      	mov	sp, r7
 800241c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002420:	4770      	bx	lr
	...

08002424 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002428:	4b04      	ldr	r3, [pc, #16]	@ (800243c <HAL_PWREx_GetVoltageRange+0x18>)
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002430:	4618      	mov	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40007000 	.word	0x40007000

08002440 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800244e:	d130      	bne.n	80024b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002450:	4b23      	ldr	r3, [pc, #140]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002458:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800245c:	d038      	beq.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800245e:	4b20      	ldr	r3, [pc, #128]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002466:	4a1e      	ldr	r2, [pc, #120]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002468:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800246c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800246e:	4b1d      	ldr	r3, [pc, #116]	@ (80024e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	2232      	movs	r2, #50	@ 0x32
 8002474:	fb02 f303 	mul.w	r3, r2, r3
 8002478:	4a1b      	ldr	r2, [pc, #108]	@ (80024e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	0c9b      	lsrs	r3, r3, #18
 8002480:	3301      	adds	r3, #1
 8002482:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002484:	e002      	b.n	800248c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	3b01      	subs	r3, #1
 800248a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800248c:	4b14      	ldr	r3, [pc, #80]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800248e:	695b      	ldr	r3, [r3, #20]
 8002490:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002494:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002498:	d102      	bne.n	80024a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d1f2      	bne.n	8002486 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80024a0:	4b0f      	ldr	r3, [pc, #60]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024a2:	695b      	ldr	r3, [r3, #20]
 80024a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024ac:	d110      	bne.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80024ae:	2303      	movs	r3, #3
 80024b0:	e00f      	b.n	80024d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80024b2:	4b0b      	ldr	r3, [pc, #44]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80024ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024be:	d007      	beq.n	80024d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80024c0:	4b07      	ldr	r3, [pc, #28]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80024c8:	4a05      	ldr	r2, [pc, #20]	@ (80024e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80024ca:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3714      	adds	r7, #20
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr
 80024de:	bf00      	nop
 80024e0:	40007000 	.word	0x40007000
 80024e4:	20000000 	.word	0x20000000
 80024e8:	431bde83 	.word	0x431bde83

080024ec <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b088      	sub	sp, #32
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d101      	bne.n	80024fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024fa:	2301      	movs	r3, #1
 80024fc:	e3ca      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80024fe:	4b97      	ldr	r3, [pc, #604]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002500:	689b      	ldr	r3, [r3, #8]
 8002502:	f003 030c 	and.w	r3, r3, #12
 8002506:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002508:	4b94      	ldr	r3, [pc, #592]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800250a:	68db      	ldr	r3, [r3, #12]
 800250c:	f003 0303 	and.w	r3, r3, #3
 8002510:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	f003 0310 	and.w	r3, r3, #16
 800251a:	2b00      	cmp	r3, #0
 800251c:	f000 80e4 	beq.w	80026e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002520:	69bb      	ldr	r3, [r7, #24]
 8002522:	2b00      	cmp	r3, #0
 8002524:	d007      	beq.n	8002536 <HAL_RCC_OscConfig+0x4a>
 8002526:	69bb      	ldr	r3, [r7, #24]
 8002528:	2b0c      	cmp	r3, #12
 800252a:	f040 808b 	bne.w	8002644 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	2b01      	cmp	r3, #1
 8002532:	f040 8087 	bne.w	8002644 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002536:	4b89      	ldr	r3, [pc, #548]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f003 0302 	and.w	r3, r3, #2
 800253e:	2b00      	cmp	r3, #0
 8002540:	d005      	beq.n	800254e <HAL_RCC_OscConfig+0x62>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	699b      	ldr	r3, [r3, #24]
 8002546:	2b00      	cmp	r3, #0
 8002548:	d101      	bne.n	800254e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	e3a2      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a1a      	ldr	r2, [r3, #32]
 8002552:	4b82      	ldr	r3, [pc, #520]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f003 0308 	and.w	r3, r3, #8
 800255a:	2b00      	cmp	r3, #0
 800255c:	d004      	beq.n	8002568 <HAL_RCC_OscConfig+0x7c>
 800255e:	4b7f      	ldr	r3, [pc, #508]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002566:	e005      	b.n	8002574 <HAL_RCC_OscConfig+0x88>
 8002568:	4b7c      	ldr	r3, [pc, #496]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800256a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800256e:	091b      	lsrs	r3, r3, #4
 8002570:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002574:	4293      	cmp	r3, r2
 8002576:	d223      	bcs.n	80025c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6a1b      	ldr	r3, [r3, #32]
 800257c:	4618      	mov	r0, r3
 800257e:	f000 fd55 	bl	800302c <RCC_SetFlashLatencyFromMSIRange>
 8002582:	4603      	mov	r3, r0
 8002584:	2b00      	cmp	r3, #0
 8002586:	d001      	beq.n	800258c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002588:	2301      	movs	r3, #1
 800258a:	e383      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800258c:	4b73      	ldr	r3, [pc, #460]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a72      	ldr	r2, [pc, #456]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002592:	f043 0308 	orr.w	r3, r3, #8
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	4b70      	ldr	r3, [pc, #448]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	496d      	ldr	r1, [pc, #436]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025a6:	4313      	orrs	r3, r2
 80025a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025aa:	4b6c      	ldr	r3, [pc, #432]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69db      	ldr	r3, [r3, #28]
 80025b6:	021b      	lsls	r3, r3, #8
 80025b8:	4968      	ldr	r1, [pc, #416]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025ba:	4313      	orrs	r3, r2
 80025bc:	604b      	str	r3, [r1, #4]
 80025be:	e025      	b.n	800260c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80025c0:	4b66      	ldr	r3, [pc, #408]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a65      	ldr	r2, [pc, #404]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025c6:	f043 0308 	orr.w	r3, r3, #8
 80025ca:	6013      	str	r3, [r2, #0]
 80025cc:	4b63      	ldr	r3, [pc, #396]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	6a1b      	ldr	r3, [r3, #32]
 80025d8:	4960      	ldr	r1, [pc, #384]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025da:	4313      	orrs	r3, r2
 80025dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80025de:	4b5f      	ldr	r3, [pc, #380]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	021b      	lsls	r3, r3, #8
 80025ec:	495b      	ldr	r1, [pc, #364]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80025f2:	69bb      	ldr	r3, [r7, #24]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d109      	bne.n	800260c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6a1b      	ldr	r3, [r3, #32]
 80025fc:	4618      	mov	r0, r3
 80025fe:	f000 fd15 	bl	800302c <RCC_SetFlashLatencyFromMSIRange>
 8002602:	4603      	mov	r3, r0
 8002604:	2b00      	cmp	r3, #0
 8002606:	d001      	beq.n	800260c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002608:	2301      	movs	r3, #1
 800260a:	e343      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800260c:	f000 fc4a 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8002610:	4602      	mov	r2, r0
 8002612:	4b52      	ldr	r3, [pc, #328]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	091b      	lsrs	r3, r3, #4
 8002618:	f003 030f 	and.w	r3, r3, #15
 800261c:	4950      	ldr	r1, [pc, #320]	@ (8002760 <HAL_RCC_OscConfig+0x274>)
 800261e:	5ccb      	ldrb	r3, [r1, r3]
 8002620:	f003 031f 	and.w	r3, r3, #31
 8002624:	fa22 f303 	lsr.w	r3, r2, r3
 8002628:	4a4e      	ldr	r2, [pc, #312]	@ (8002764 <HAL_RCC_OscConfig+0x278>)
 800262a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800262c:	4b4e      	ldr	r3, [pc, #312]	@ (8002768 <HAL_RCC_OscConfig+0x27c>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4618      	mov	r0, r3
 8002632:	f7fe fe49 	bl	80012c8 <HAL_InitTick>
 8002636:	4603      	mov	r3, r0
 8002638:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800263a:	7bfb      	ldrb	r3, [r7, #15]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d052      	beq.n	80026e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002640:	7bfb      	ldrb	r3, [r7, #15]
 8002642:	e327      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	699b      	ldr	r3, [r3, #24]
 8002648:	2b00      	cmp	r3, #0
 800264a:	d032      	beq.n	80026b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800264c:	4b43      	ldr	r3, [pc, #268]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a42      	ldr	r2, [pc, #264]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002652:	f043 0301 	orr.w	r3, r3, #1
 8002656:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002658:	f7fe fe86 	bl	8001368 <HAL_GetTick>
 800265c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800265e:	e008      	b.n	8002672 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002660:	f7fe fe82 	bl	8001368 <HAL_GetTick>
 8002664:	4602      	mov	r2, r0
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	1ad3      	subs	r3, r2, r3
 800266a:	2b02      	cmp	r3, #2
 800266c:	d901      	bls.n	8002672 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800266e:	2303      	movs	r3, #3
 8002670:	e310      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002672:	4b3a      	ldr	r3, [pc, #232]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f003 0302 	and.w	r3, r3, #2
 800267a:	2b00      	cmp	r3, #0
 800267c:	d0f0      	beq.n	8002660 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800267e:	4b37      	ldr	r3, [pc, #220]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a36      	ldr	r2, [pc, #216]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002684:	f043 0308 	orr.w	r3, r3, #8
 8002688:	6013      	str	r3, [r2, #0]
 800268a:	4b34      	ldr	r3, [pc, #208]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6a1b      	ldr	r3, [r3, #32]
 8002696:	4931      	ldr	r1, [pc, #196]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002698:	4313      	orrs	r3, r2
 800269a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800269c:	4b2f      	ldr	r3, [pc, #188]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	69db      	ldr	r3, [r3, #28]
 80026a8:	021b      	lsls	r3, r3, #8
 80026aa:	492c      	ldr	r1, [pc, #176]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	604b      	str	r3, [r1, #4]
 80026b0:	e01a      	b.n	80026e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80026b2:	4b2a      	ldr	r3, [pc, #168]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a29      	ldr	r2, [pc, #164]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80026b8:	f023 0301 	bic.w	r3, r3, #1
 80026bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80026be:	f7fe fe53 	bl	8001368 <HAL_GetTick>
 80026c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026c4:	e008      	b.n	80026d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80026c6:	f7fe fe4f 	bl	8001368 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	693b      	ldr	r3, [r7, #16]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	2b02      	cmp	r3, #2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e2dd      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80026d8:	4b20      	ldr	r3, [pc, #128]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1f0      	bne.n	80026c6 <HAL_RCC_OscConfig+0x1da>
 80026e4:	e000      	b.n	80026e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80026e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f003 0301 	and.w	r3, r3, #1
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d074      	beq.n	80027de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	2b08      	cmp	r3, #8
 80026f8:	d005      	beq.n	8002706 <HAL_RCC_OscConfig+0x21a>
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	2b0c      	cmp	r3, #12
 80026fe:	d10e      	bne.n	800271e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2b03      	cmp	r3, #3
 8002704:	d10b      	bne.n	800271e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002706:	4b15      	ldr	r3, [pc, #84]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800270e:	2b00      	cmp	r3, #0
 8002710:	d064      	beq.n	80027dc <HAL_RCC_OscConfig+0x2f0>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d160      	bne.n	80027dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800271a:	2301      	movs	r3, #1
 800271c:	e2ba      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002726:	d106      	bne.n	8002736 <HAL_RCC_OscConfig+0x24a>
 8002728:	4b0c      	ldr	r3, [pc, #48]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0b      	ldr	r2, [pc, #44]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800272e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002732:	6013      	str	r3, [r2, #0]
 8002734:	e026      	b.n	8002784 <HAL_RCC_OscConfig+0x298>
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	685b      	ldr	r3, [r3, #4]
 800273a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800273e:	d115      	bne.n	800276c <HAL_RCC_OscConfig+0x280>
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	4a05      	ldr	r2, [pc, #20]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002746:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800274a:	6013      	str	r3, [r2, #0]
 800274c:	4b03      	ldr	r3, [pc, #12]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	4a02      	ldr	r2, [pc, #8]	@ (800275c <HAL_RCC_OscConfig+0x270>)
 8002752:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	e014      	b.n	8002784 <HAL_RCC_OscConfig+0x298>
 800275a:	bf00      	nop
 800275c:	40021000 	.word	0x40021000
 8002760:	08005dd8 	.word	0x08005dd8
 8002764:	20000000 	.word	0x20000000
 8002768:	20000004 	.word	0x20000004
 800276c:	4ba0      	ldr	r3, [pc, #640]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a9f      	ldr	r2, [pc, #636]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002772:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002776:	6013      	str	r3, [r2, #0]
 8002778:	4b9d      	ldr	r3, [pc, #628]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	4a9c      	ldr	r2, [pc, #624]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800277e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002782:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	685b      	ldr	r3, [r3, #4]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d013      	beq.n	80027b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800278c:	f7fe fdec 	bl	8001368 <HAL_GetTick>
 8002790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002792:	e008      	b.n	80027a6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002794:	f7fe fde8 	bl	8001368 <HAL_GetTick>
 8002798:	4602      	mov	r2, r0
 800279a:	693b      	ldr	r3, [r7, #16]
 800279c:	1ad3      	subs	r3, r2, r3
 800279e:	2b64      	cmp	r3, #100	@ 0x64
 80027a0:	d901      	bls.n	80027a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80027a2:	2303      	movs	r3, #3
 80027a4:	e276      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80027a6:	4b92      	ldr	r3, [pc, #584]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d0f0      	beq.n	8002794 <HAL_RCC_OscConfig+0x2a8>
 80027b2:	e014      	b.n	80027de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80027b4:	f7fe fdd8 	bl	8001368 <HAL_GetTick>
 80027b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ba:	e008      	b.n	80027ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80027bc:	f7fe fdd4 	bl	8001368 <HAL_GetTick>
 80027c0:	4602      	mov	r2, r0
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	2b64      	cmp	r3, #100	@ 0x64
 80027c8:	d901      	bls.n	80027ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80027ca:	2303      	movs	r3, #3
 80027cc:	e262      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80027ce:	4b88      	ldr	r3, [pc, #544]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d1f0      	bne.n	80027bc <HAL_RCC_OscConfig+0x2d0>
 80027da:	e000      	b.n	80027de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f003 0302 	and.w	r3, r3, #2
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d060      	beq.n	80028ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80027ea:	69bb      	ldr	r3, [r7, #24]
 80027ec:	2b04      	cmp	r3, #4
 80027ee:	d005      	beq.n	80027fc <HAL_RCC_OscConfig+0x310>
 80027f0:	69bb      	ldr	r3, [r7, #24]
 80027f2:	2b0c      	cmp	r3, #12
 80027f4:	d119      	bne.n	800282a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d116      	bne.n	800282a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80027fc:	4b7c      	ldr	r3, [pc, #496]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002804:	2b00      	cmp	r3, #0
 8002806:	d005      	beq.n	8002814 <HAL_RCC_OscConfig+0x328>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	68db      	ldr	r3, [r3, #12]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d101      	bne.n	8002814 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e23f      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002814:	4b76      	ldr	r3, [pc, #472]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	691b      	ldr	r3, [r3, #16]
 8002820:	061b      	lsls	r3, r3, #24
 8002822:	4973      	ldr	r1, [pc, #460]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002824:	4313      	orrs	r3, r2
 8002826:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002828:	e040      	b.n	80028ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	2b00      	cmp	r3, #0
 8002830:	d023      	beq.n	800287a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002832:	4b6f      	ldr	r3, [pc, #444]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	4a6e      	ldr	r2, [pc, #440]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002838:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800283c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800283e:	f7fe fd93 	bl	8001368 <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002844:	e008      	b.n	8002858 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002846:	f7fe fd8f 	bl	8001368 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	2b02      	cmp	r3, #2
 8002852:	d901      	bls.n	8002858 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002854:	2303      	movs	r3, #3
 8002856:	e21d      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002858:	4b65      	ldr	r3, [pc, #404]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002860:	2b00      	cmp	r3, #0
 8002862:	d0f0      	beq.n	8002846 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002864:	4b62      	ldr	r3, [pc, #392]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	691b      	ldr	r3, [r3, #16]
 8002870:	061b      	lsls	r3, r3, #24
 8002872:	495f      	ldr	r1, [pc, #380]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002874:	4313      	orrs	r3, r2
 8002876:	604b      	str	r3, [r1, #4]
 8002878:	e018      	b.n	80028ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800287a:	4b5d      	ldr	r3, [pc, #372]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a5c      	ldr	r2, [pc, #368]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002884:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002886:	f7fe fd6f 	bl	8001368 <HAL_GetTick>
 800288a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800288c:	e008      	b.n	80028a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800288e:	f7fe fd6b 	bl	8001368 <HAL_GetTick>
 8002892:	4602      	mov	r2, r0
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	1ad3      	subs	r3, r2, r3
 8002898:	2b02      	cmp	r3, #2
 800289a:	d901      	bls.n	80028a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800289c:	2303      	movs	r3, #3
 800289e:	e1f9      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80028a0:	4b53      	ldr	r3, [pc, #332]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d1f0      	bne.n	800288e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	f003 0308 	and.w	r3, r3, #8
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d03c      	beq.n	8002932 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d01c      	beq.n	80028fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80028c0:	4b4b      	ldr	r3, [pc, #300]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80028c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028c6:	4a4a      	ldr	r2, [pc, #296]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80028c8:	f043 0301 	orr.w	r3, r3, #1
 80028cc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028d0:	f7fe fd4a 	bl	8001368 <HAL_GetTick>
 80028d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028d6:	e008      	b.n	80028ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80028d8:	f7fe fd46 	bl	8001368 <HAL_GetTick>
 80028dc:	4602      	mov	r2, r0
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d901      	bls.n	80028ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80028e6:	2303      	movs	r3, #3
 80028e8:	e1d4      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80028ea:	4b41      	ldr	r3, [pc, #260]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80028ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80028f0:	f003 0302 	and.w	r3, r3, #2
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d0ef      	beq.n	80028d8 <HAL_RCC_OscConfig+0x3ec>
 80028f8:	e01b      	b.n	8002932 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80028fa:	4b3d      	ldr	r3, [pc, #244]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80028fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002900:	4a3b      	ldr	r2, [pc, #236]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002902:	f023 0301 	bic.w	r3, r3, #1
 8002906:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800290a:	f7fe fd2d 	bl	8001368 <HAL_GetTick>
 800290e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002910:	e008      	b.n	8002924 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002912:	f7fe fd29 	bl	8001368 <HAL_GetTick>
 8002916:	4602      	mov	r2, r0
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	1ad3      	subs	r3, r2, r3
 800291c:	2b02      	cmp	r3, #2
 800291e:	d901      	bls.n	8002924 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002920:	2303      	movs	r3, #3
 8002922:	e1b7      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002924:	4b32      	ldr	r3, [pc, #200]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002926:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800292a:	f003 0302 	and.w	r3, r3, #2
 800292e:	2b00      	cmp	r3, #0
 8002930:	d1ef      	bne.n	8002912 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	f003 0304 	and.w	r3, r3, #4
 800293a:	2b00      	cmp	r3, #0
 800293c:	f000 80a6 	beq.w	8002a8c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002940:	2300      	movs	r3, #0
 8002942:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002944:	4b2a      	ldr	r3, [pc, #168]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002946:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002948:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800294c:	2b00      	cmp	r3, #0
 800294e:	d10d      	bne.n	800296c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002950:	4b27      	ldr	r3, [pc, #156]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002952:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002954:	4a26      	ldr	r2, [pc, #152]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 8002956:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800295a:	6593      	str	r3, [r2, #88]	@ 0x58
 800295c:	4b24      	ldr	r3, [pc, #144]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 800295e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002960:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002964:	60bb      	str	r3, [r7, #8]
 8002966:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002968:	2301      	movs	r3, #1
 800296a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800296c:	4b21      	ldr	r3, [pc, #132]	@ (80029f4 <HAL_RCC_OscConfig+0x508>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002974:	2b00      	cmp	r3, #0
 8002976:	d118      	bne.n	80029aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002978:	4b1e      	ldr	r3, [pc, #120]	@ (80029f4 <HAL_RCC_OscConfig+0x508>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a1d      	ldr	r2, [pc, #116]	@ (80029f4 <HAL_RCC_OscConfig+0x508>)
 800297e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002982:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002984:	f7fe fcf0 	bl	8001368 <HAL_GetTick>
 8002988:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800298c:	f7fe fcec 	bl	8001368 <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	693b      	ldr	r3, [r7, #16]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e17a      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800299e:	4b15      	ldr	r3, [pc, #84]	@ (80029f4 <HAL_RCC_OscConfig+0x508>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d0f0      	beq.n	800298c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	2b01      	cmp	r3, #1
 80029b0:	d108      	bne.n	80029c4 <HAL_RCC_OscConfig+0x4d8>
 80029b2:	4b0f      	ldr	r3, [pc, #60]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029b8:	4a0d      	ldr	r2, [pc, #52]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029ba:	f043 0301 	orr.w	r3, r3, #1
 80029be:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029c2:	e029      	b.n	8002a18 <HAL_RCC_OscConfig+0x52c>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	689b      	ldr	r3, [r3, #8]
 80029c8:	2b05      	cmp	r3, #5
 80029ca:	d115      	bne.n	80029f8 <HAL_RCC_OscConfig+0x50c>
 80029cc:	4b08      	ldr	r3, [pc, #32]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029d2:	4a07      	ldr	r2, [pc, #28]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029d4:	f043 0304 	orr.w	r3, r3, #4
 80029d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029dc:	4b04      	ldr	r3, [pc, #16]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029e2:	4a03      	ldr	r2, [pc, #12]	@ (80029f0 <HAL_RCC_OscConfig+0x504>)
 80029e4:	f043 0301 	orr.w	r3, r3, #1
 80029e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80029ec:	e014      	b.n	8002a18 <HAL_RCC_OscConfig+0x52c>
 80029ee:	bf00      	nop
 80029f0:	40021000 	.word	0x40021000
 80029f4:	40007000 	.word	0x40007000
 80029f8:	4b9c      	ldr	r3, [pc, #624]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 80029fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80029fe:	4a9b      	ldr	r2, [pc, #620]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a00:	f023 0301 	bic.w	r3, r3, #1
 8002a04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002a08:	4b98      	ldr	r3, [pc, #608]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a0e:	4a97      	ldr	r2, [pc, #604]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a10:	f023 0304 	bic.w	r3, r3, #4
 8002a14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d016      	beq.n	8002a4e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a20:	f7fe fca2 	bl	8001368 <HAL_GetTick>
 8002a24:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a26:	e00a      	b.n	8002a3e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a28:	f7fe fc9e 	bl	8001368 <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	693b      	ldr	r3, [r7, #16]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a36:	4293      	cmp	r3, r2
 8002a38:	d901      	bls.n	8002a3e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002a3a:	2303      	movs	r3, #3
 8002a3c:	e12a      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002a3e:	4b8b      	ldr	r3, [pc, #556]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a44:	f003 0302 	and.w	r3, r3, #2
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d0ed      	beq.n	8002a28 <HAL_RCC_OscConfig+0x53c>
 8002a4c:	e015      	b.n	8002a7a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fc8b 	bl	8001368 <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a54:	e00a      	b.n	8002a6c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002a56:	f7fe fc87 	bl	8001368 <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d901      	bls.n	8002a6c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	e113      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002a6c:	4b7f      	ldr	r3, [pc, #508]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d1ed      	bne.n	8002a56 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002a7a:	7ffb      	ldrb	r3, [r7, #31]
 8002a7c:	2b01      	cmp	r3, #1
 8002a7e:	d105      	bne.n	8002a8c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002a80:	4b7a      	ldr	r3, [pc, #488]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a84:	4a79      	ldr	r2, [pc, #484]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002a86:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002a8a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80fe 	beq.w	8002c92 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	f040 80d0 	bne.w	8002c40 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8002aa0:	4b72      	ldr	r3, [pc, #456]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002aa2:	68db      	ldr	r3, [r3, #12]
 8002aa4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f003 0203 	and.w	r2, r3, #3
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d130      	bne.n	8002b16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002abe:	3b01      	subs	r3, #1
 8002ac0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ac2:	429a      	cmp	r2, r3
 8002ac4:	d127      	bne.n	8002b16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002ac6:	697b      	ldr	r3, [r7, #20]
 8002ac8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ad0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ad2:	429a      	cmp	r2, r3
 8002ad4:	d11f      	bne.n	8002b16 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ae0:	2a07      	cmp	r2, #7
 8002ae2:	bf14      	ite	ne
 8002ae4:	2201      	movne	r2, #1
 8002ae6:	2200      	moveq	r2, #0
 8002ae8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d113      	bne.n	8002b16 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002af8:	085b      	lsrs	r3, r3, #1
 8002afa:	3b01      	subs	r3, #1
 8002afc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002afe:	429a      	cmp	r2, r3
 8002b00:	d109      	bne.n	8002b16 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0c:	085b      	lsrs	r3, r3, #1
 8002b0e:	3b01      	subs	r3, #1
 8002b10:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d06e      	beq.n	8002bf4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	2b0c      	cmp	r3, #12
 8002b1a:	d069      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002b1c:	4b53      	ldr	r3, [pc, #332]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d105      	bne.n	8002b34 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002b28:	4b50      	ldr	r3, [pc, #320]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d001      	beq.n	8002b38 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
 8002b36:	e0ad      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002b38:	4b4c      	ldr	r3, [pc, #304]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a4b      	ldr	r2, [pc, #300]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b42:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002b44:	f7fe fc10 	bl	8001368 <HAL_GetTick>
 8002b48:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b4a:	e008      	b.n	8002b5e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b4c:	f7fe fc0c 	bl	8001368 <HAL_GetTick>
 8002b50:	4602      	mov	r2, r0
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	1ad3      	subs	r3, r2, r3
 8002b56:	2b02      	cmp	r3, #2
 8002b58:	d901      	bls.n	8002b5e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8002b5a:	2303      	movs	r3, #3
 8002b5c:	e09a      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002b5e:	4b43      	ldr	r3, [pc, #268]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d1f0      	bne.n	8002b4c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002b6a:	4b40      	ldr	r3, [pc, #256]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002b6c:	68da      	ldr	r2, [r3, #12]
 8002b6e:	4b40      	ldr	r3, [pc, #256]	@ (8002c70 <HAL_RCC_OscConfig+0x784>)
 8002b70:	4013      	ands	r3, r2
 8002b72:	687a      	ldr	r2, [r7, #4]
 8002b74:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8002b76:	687a      	ldr	r2, [r7, #4]
 8002b78:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002b7a:	3a01      	subs	r2, #1
 8002b7c:	0112      	lsls	r2, r2, #4
 8002b7e:	4311      	orrs	r1, r2
 8002b80:	687a      	ldr	r2, [r7, #4]
 8002b82:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002b84:	0212      	lsls	r2, r2, #8
 8002b86:	4311      	orrs	r1, r2
 8002b88:	687a      	ldr	r2, [r7, #4]
 8002b8a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002b8c:	0852      	lsrs	r2, r2, #1
 8002b8e:	3a01      	subs	r2, #1
 8002b90:	0552      	lsls	r2, r2, #21
 8002b92:	4311      	orrs	r1, r2
 8002b94:	687a      	ldr	r2, [r7, #4]
 8002b96:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002b98:	0852      	lsrs	r2, r2, #1
 8002b9a:	3a01      	subs	r2, #1
 8002b9c:	0652      	lsls	r2, r2, #25
 8002b9e:	4311      	orrs	r1, r2
 8002ba0:	687a      	ldr	r2, [r7, #4]
 8002ba2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002ba4:	0912      	lsrs	r2, r2, #4
 8002ba6:	0452      	lsls	r2, r2, #17
 8002ba8:	430a      	orrs	r2, r1
 8002baa:	4930      	ldr	r1, [pc, #192]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8002bb0:	4b2e      	ldr	r3, [pc, #184]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a2d      	ldr	r2, [pc, #180]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bb6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002bbc:	4b2b      	ldr	r3, [pc, #172]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bbe:	68db      	ldr	r3, [r3, #12]
 8002bc0:	4a2a      	ldr	r2, [pc, #168]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bc2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002bc6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002bc8:	f7fe fbce 	bl	8001368 <HAL_GetTick>
 8002bcc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bce:	e008      	b.n	8002be2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bd0:	f7fe fbca 	bl	8001368 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	2b02      	cmp	r3, #2
 8002bdc:	d901      	bls.n	8002be2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e058      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002be2:	4b22      	ldr	r3, [pc, #136]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d0f0      	beq.n	8002bd0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002bee:	e050      	b.n	8002c92 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002bf0:	2301      	movs	r3, #1
 8002bf2:	e04f      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d148      	bne.n	8002c92 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002c00:	4b1a      	ldr	r3, [pc, #104]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a19      	ldr	r2, [pc, #100]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c06:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c0a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002c0c:	4b17      	ldr	r3, [pc, #92]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	4a16      	ldr	r2, [pc, #88]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002c16:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002c18:	f7fe fba6 	bl	8001368 <HAL_GetTick>
 8002c1c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c1e:	e008      	b.n	8002c32 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c20:	f7fe fba2 	bl	8001368 <HAL_GetTick>
 8002c24:	4602      	mov	r2, r0
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	1ad3      	subs	r3, r2, r3
 8002c2a:	2b02      	cmp	r3, #2
 8002c2c:	d901      	bls.n	8002c32 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002c2e:	2303      	movs	r3, #3
 8002c30:	e030      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002c32:	4b0e      	ldr	r3, [pc, #56]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d0f0      	beq.n	8002c20 <HAL_RCC_OscConfig+0x734>
 8002c3e:	e028      	b.n	8002c92 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	2b0c      	cmp	r3, #12
 8002c44:	d023      	beq.n	8002c8e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c46:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	4a08      	ldr	r2, [pc, #32]	@ (8002c6c <HAL_RCC_OscConfig+0x780>)
 8002c4c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c52:	f7fe fb89 	bl	8001368 <HAL_GetTick>
 8002c56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c58:	e00c      	b.n	8002c74 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002c5a:	f7fe fb85 	bl	8001368 <HAL_GetTick>
 8002c5e:	4602      	mov	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d905      	bls.n	8002c74 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e013      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
 8002c6c:	40021000 	.word	0x40021000
 8002c70:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002c74:	4b09      	ldr	r3, [pc, #36]	@ (8002c9c <HAL_RCC_OscConfig+0x7b0>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d1ec      	bne.n	8002c5a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002c80:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <HAL_RCC_OscConfig+0x7b0>)
 8002c82:	68da      	ldr	r2, [r3, #12]
 8002c84:	4905      	ldr	r1, [pc, #20]	@ (8002c9c <HAL_RCC_OscConfig+0x7b0>)
 8002c86:	4b06      	ldr	r3, [pc, #24]	@ (8002ca0 <HAL_RCC_OscConfig+0x7b4>)
 8002c88:	4013      	ands	r3, r2
 8002c8a:	60cb      	str	r3, [r1, #12]
 8002c8c:	e001      	b.n	8002c92 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002c8e:	2301      	movs	r3, #1
 8002c90:	e000      	b.n	8002c94 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002c92:	2300      	movs	r3, #0
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	3720      	adds	r7, #32
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40021000 	.word	0x40021000
 8002ca0:	feeefffc 	.word	0xfeeefffc

08002ca4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b084      	sub	sp, #16
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	6078      	str	r0, [r7, #4]
 8002cac:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d101      	bne.n	8002cb8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	e0e7      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002cb8:	4b75      	ldr	r3, [pc, #468]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f003 0307 	and.w	r3, r3, #7
 8002cc0:	683a      	ldr	r2, [r7, #0]
 8002cc2:	429a      	cmp	r2, r3
 8002cc4:	d910      	bls.n	8002ce8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cc6:	4b72      	ldr	r3, [pc, #456]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f023 0207 	bic.w	r2, r3, #7
 8002cce:	4970      	ldr	r1, [pc, #448]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002cd0:	683b      	ldr	r3, [r7, #0]
 8002cd2:	4313      	orrs	r3, r2
 8002cd4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd6:	4b6e      	ldr	r3, [pc, #440]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	683a      	ldr	r2, [r7, #0]
 8002ce0:	429a      	cmp	r2, r3
 8002ce2:	d001      	beq.n	8002ce8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e0cf      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0302 	and.w	r3, r3, #2
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d010      	beq.n	8002d16 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	689a      	ldr	r2, [r3, #8]
 8002cf8:	4b66      	ldr	r3, [pc, #408]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002cfa:	689b      	ldr	r3, [r3, #8]
 8002cfc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002d00:	429a      	cmp	r2, r3
 8002d02:	d908      	bls.n	8002d16 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d04:	4b63      	ldr	r3, [pc, #396]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	4960      	ldr	r1, [pc, #384]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d12:	4313      	orrs	r3, r2
 8002d14:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f003 0301 	and.w	r3, r3, #1
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d04c      	beq.n	8002dbc <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	2b03      	cmp	r3, #3
 8002d28:	d107      	bne.n	8002d3a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002d2a:	4b5a      	ldr	r3, [pc, #360]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d121      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002d36:	2301      	movs	r3, #1
 8002d38:	e0a6      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	685b      	ldr	r3, [r3, #4]
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d107      	bne.n	8002d52 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d42:	4b54      	ldr	r3, [pc, #336]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d115      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e09a      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	685b      	ldr	r3, [r3, #4]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d107      	bne.n	8002d6a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002d5a:	4b4e      	ldr	r3, [pc, #312]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0302 	and.w	r3, r3, #2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d109      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e08e      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d6a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e086      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002d7a:	4b46      	ldr	r3, [pc, #280]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	f023 0203 	bic.w	r2, r3, #3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	4943      	ldr	r1, [pc, #268]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002d8c:	f7fe faec 	bl	8001368 <HAL_GetTick>
 8002d90:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d92:	e00a      	b.n	8002daa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002d94:	f7fe fae8 	bl	8001368 <HAL_GetTick>
 8002d98:	4602      	mov	r2, r0
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	1ad3      	subs	r3, r2, r3
 8002d9e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d901      	bls.n	8002daa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002da6:	2303      	movs	r3, #3
 8002da8:	e06e      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002daa:	4b3a      	ldr	r3, [pc, #232]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002dac:	689b      	ldr	r3, [r3, #8]
 8002dae:	f003 020c 	and.w	r2, r3, #12
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	685b      	ldr	r3, [r3, #4]
 8002db6:	009b      	lsls	r3, r3, #2
 8002db8:	429a      	cmp	r2, r3
 8002dba:	d1eb      	bne.n	8002d94 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 0302 	and.w	r3, r3, #2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d010      	beq.n	8002dea <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	4b31      	ldr	r3, [pc, #196]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002dd4:	429a      	cmp	r2, r3
 8002dd6:	d208      	bcs.n	8002dea <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dd8:	4b2e      	ldr	r3, [pc, #184]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	492b      	ldr	r1, [pc, #172]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002de6:	4313      	orrs	r3, r2
 8002de8:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002dea:	4b29      	ldr	r3, [pc, #164]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 0307 	and.w	r3, r3, #7
 8002df2:	683a      	ldr	r2, [r7, #0]
 8002df4:	429a      	cmp	r2, r3
 8002df6:	d210      	bcs.n	8002e1a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002df8:	4b25      	ldr	r3, [pc, #148]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f023 0207 	bic.w	r2, r3, #7
 8002e00:	4923      	ldr	r1, [pc, #140]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e08:	4b21      	ldr	r3, [pc, #132]	@ (8002e90 <HAL_RCC_ClockConfig+0x1ec>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f003 0307 	and.w	r3, r3, #7
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d001      	beq.n	8002e1a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e036      	b.n	8002e88 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0304 	and.w	r3, r3, #4
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d008      	beq.n	8002e38 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002e26:	4b1b      	ldr	r3, [pc, #108]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002e28:	689b      	ldr	r3, [r3, #8]
 8002e2a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	68db      	ldr	r3, [r3, #12]
 8002e32:	4918      	ldr	r1, [pc, #96]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d009      	beq.n	8002e58 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e44:	4b13      	ldr	r3, [pc, #76]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	4910      	ldr	r1, [pc, #64]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002e54:	4313      	orrs	r3, r2
 8002e56:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002e58:	f000 f824 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8002e94 <HAL_RCC_ClockConfig+0x1f0>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	091b      	lsrs	r3, r3, #4
 8002e64:	f003 030f 	and.w	r3, r3, #15
 8002e68:	490b      	ldr	r1, [pc, #44]	@ (8002e98 <HAL_RCC_ClockConfig+0x1f4>)
 8002e6a:	5ccb      	ldrb	r3, [r1, r3]
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	fa22 f303 	lsr.w	r3, r2, r3
 8002e74:	4a09      	ldr	r2, [pc, #36]	@ (8002e9c <HAL_RCC_ClockConfig+0x1f8>)
 8002e76:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002e78:	4b09      	ldr	r3, [pc, #36]	@ (8002ea0 <HAL_RCC_ClockConfig+0x1fc>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7fe fa23 	bl	80012c8 <HAL_InitTick>
 8002e82:	4603      	mov	r3, r0
 8002e84:	72fb      	strb	r3, [r7, #11]

  return status;
 8002e86:	7afb      	ldrb	r3, [r7, #11]
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3710      	adds	r7, #16
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40022000 	.word	0x40022000
 8002e94:	40021000 	.word	0x40021000
 8002e98:	08005dd8 	.word	0x08005dd8
 8002e9c:	20000000 	.word	0x20000000
 8002ea0:	20000004 	.word	0x20000004

08002ea4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ea4:	b480      	push	{r7}
 8002ea6:	b089      	sub	sp, #36	@ 0x24
 8002ea8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002eaa:	2300      	movs	r3, #0
 8002eac:	61fb      	str	r3, [r7, #28]
 8002eae:	2300      	movs	r3, #0
 8002eb0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002eb2:	4b3e      	ldr	r3, [pc, #248]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	f003 030c 	and.w	r3, r3, #12
 8002eba:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002ebc:	4b3b      	ldr	r3, [pc, #236]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	f003 0303 	and.w	r3, r3, #3
 8002ec4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d005      	beq.n	8002ed8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	2b0c      	cmp	r3, #12
 8002ed0:	d121      	bne.n	8002f16 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d11e      	bne.n	8002f16 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002ed8:	4b34      	ldr	r3, [pc, #208]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0308 	and.w	r3, r3, #8
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d107      	bne.n	8002ef4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002ee4:	4b31      	ldr	r3, [pc, #196]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002ee6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002eea:	0a1b      	lsrs	r3, r3, #8
 8002eec:	f003 030f 	and.w	r3, r3, #15
 8002ef0:	61fb      	str	r3, [r7, #28]
 8002ef2:	e005      	b.n	8002f00 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002ef4:	4b2d      	ldr	r3, [pc, #180]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	091b      	lsrs	r3, r3, #4
 8002efa:	f003 030f 	and.w	r3, r3, #15
 8002efe:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002f00:	4a2b      	ldr	r2, [pc, #172]	@ (8002fb0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8002f02:	69fb      	ldr	r3, [r7, #28]
 8002f04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f08:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f0a:	693b      	ldr	r3, [r7, #16]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d10d      	bne.n	8002f2c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002f10:	69fb      	ldr	r3, [r7, #28]
 8002f12:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002f14:	e00a      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	2b04      	cmp	r3, #4
 8002f1a:	d102      	bne.n	8002f22 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002f1c:	4b25      	ldr	r3, [pc, #148]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	e004      	b.n	8002f2c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d101      	bne.n	8002f2c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002f28:	4b23      	ldr	r3, [pc, #140]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f2a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002f2c:	693b      	ldr	r3, [r7, #16]
 8002f2e:	2b0c      	cmp	r3, #12
 8002f30:	d134      	bne.n	8002f9c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002f32:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002f34:	68db      	ldr	r3, [r3, #12]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002f3c:	68bb      	ldr	r3, [r7, #8]
 8002f3e:	2b02      	cmp	r3, #2
 8002f40:	d003      	beq.n	8002f4a <HAL_RCC_GetSysClockFreq+0xa6>
 8002f42:	68bb      	ldr	r3, [r7, #8]
 8002f44:	2b03      	cmp	r3, #3
 8002f46:	d003      	beq.n	8002f50 <HAL_RCC_GetSysClockFreq+0xac>
 8002f48:	e005      	b.n	8002f56 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002f4a:	4b1a      	ldr	r3, [pc, #104]	@ (8002fb4 <HAL_RCC_GetSysClockFreq+0x110>)
 8002f4c:	617b      	str	r3, [r7, #20]
      break;
 8002f4e:	e005      	b.n	8002f5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002f50:	4b19      	ldr	r3, [pc, #100]	@ (8002fb8 <HAL_RCC_GetSysClockFreq+0x114>)
 8002f52:	617b      	str	r3, [r7, #20]
      break;
 8002f54:	e002      	b.n	8002f5c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002f56:	69fb      	ldr	r3, [r7, #28]
 8002f58:	617b      	str	r3, [r7, #20]
      break;
 8002f5a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002f5c:	4b13      	ldr	r3, [pc, #76]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002f5e:	68db      	ldr	r3, [r3, #12]
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	f003 0307 	and.w	r3, r3, #7
 8002f66:	3301      	adds	r3, #1
 8002f68:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002f6a:	4b10      	ldr	r3, [pc, #64]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	0a1b      	lsrs	r3, r3, #8
 8002f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f74:	697a      	ldr	r2, [r7, #20]
 8002f76:	fb03 f202 	mul.w	r2, r3, r2
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f80:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002f82:	4b0a      	ldr	r3, [pc, #40]	@ (8002fac <HAL_RCC_GetSysClockFreq+0x108>)
 8002f84:	68db      	ldr	r3, [r3, #12]
 8002f86:	0e5b      	lsrs	r3, r3, #25
 8002f88:	f003 0303 	and.w	r3, r3, #3
 8002f8c:	3301      	adds	r3, #1
 8002f8e:	005b      	lsls	r3, r3, #1
 8002f90:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002f92:	697a      	ldr	r2, [r7, #20]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f9a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002f9c:	69bb      	ldr	r3, [r7, #24]
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	3724      	adds	r7, #36	@ 0x24
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40021000 	.word	0x40021000
 8002fb0:	08005df0 	.word	0x08005df0
 8002fb4:	00f42400 	.word	0x00f42400
 8002fb8:	007a1200 	.word	0x007a1200

08002fbc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002fc0:	4b03      	ldr	r3, [pc, #12]	@ (8002fd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002fc2:	681b      	ldr	r3, [r3, #0]
}
 8002fc4:	4618      	mov	r0, r3
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fcc:	4770      	bx	lr
 8002fce:	bf00      	nop
 8002fd0:	20000000 	.word	0x20000000

08002fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002fd4:	b580      	push	{r7, lr}
 8002fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002fd8:	f7ff fff0 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8002fdc:	4602      	mov	r2, r0
 8002fde:	4b06      	ldr	r3, [pc, #24]	@ (8002ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002fe0:	689b      	ldr	r3, [r3, #8]
 8002fe2:	0a1b      	lsrs	r3, r3, #8
 8002fe4:	f003 0307 	and.w	r3, r3, #7
 8002fe8:	4904      	ldr	r1, [pc, #16]	@ (8002ffc <HAL_RCC_GetPCLK1Freq+0x28>)
 8002fea:	5ccb      	ldrb	r3, [r1, r3]
 8002fec:	f003 031f 	and.w	r3, r3, #31
 8002ff0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	40021000 	.word	0x40021000
 8002ffc:	08005de8 	.word	0x08005de8

08003000 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003004:	f7ff ffda 	bl	8002fbc <HAL_RCC_GetHCLKFreq>
 8003008:	4602      	mov	r2, r0
 800300a:	4b06      	ldr	r3, [pc, #24]	@ (8003024 <HAL_RCC_GetPCLK2Freq+0x24>)
 800300c:	689b      	ldr	r3, [r3, #8]
 800300e:	0adb      	lsrs	r3, r3, #11
 8003010:	f003 0307 	and.w	r3, r3, #7
 8003014:	4904      	ldr	r1, [pc, #16]	@ (8003028 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003016:	5ccb      	ldrb	r3, [r1, r3]
 8003018:	f003 031f 	and.w	r3, r3, #31
 800301c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003020:	4618      	mov	r0, r3
 8003022:	bd80      	pop	{r7, pc}
 8003024:	40021000 	.word	0x40021000
 8003028:	08005de8 	.word	0x08005de8

0800302c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b086      	sub	sp, #24
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003034:	2300      	movs	r3, #0
 8003036:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003038:	4b2a      	ldr	r3, [pc, #168]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800303a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800303c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003040:	2b00      	cmp	r3, #0
 8003042:	d003      	beq.n	800304c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003044:	f7ff f9ee 	bl	8002424 <HAL_PWREx_GetVoltageRange>
 8003048:	6178      	str	r0, [r7, #20]
 800304a:	e014      	b.n	8003076 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800304c:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800304e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003050:	4a24      	ldr	r2, [pc, #144]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003052:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003056:	6593      	str	r3, [r2, #88]	@ 0x58
 8003058:	4b22      	ldr	r3, [pc, #136]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800305a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003060:	60fb      	str	r3, [r7, #12]
 8003062:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003064:	f7ff f9de 	bl	8002424 <HAL_PWREx_GetVoltageRange>
 8003068:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800306a:	4b1e      	ldr	r3, [pc, #120]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800306c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800306e:	4a1d      	ldr	r2, [pc, #116]	@ (80030e4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003070:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003074:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003076:	697b      	ldr	r3, [r7, #20]
 8003078:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800307c:	d10b      	bne.n	8003096 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2b80      	cmp	r3, #128	@ 0x80
 8003082:	d919      	bls.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2ba0      	cmp	r3, #160	@ 0xa0
 8003088:	d902      	bls.n	8003090 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800308a:	2302      	movs	r3, #2
 800308c:	613b      	str	r3, [r7, #16]
 800308e:	e013      	b.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003090:	2301      	movs	r3, #1
 8003092:	613b      	str	r3, [r7, #16]
 8003094:	e010      	b.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	2b80      	cmp	r3, #128	@ 0x80
 800309a:	d902      	bls.n	80030a2 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800309c:	2303      	movs	r3, #3
 800309e:	613b      	str	r3, [r7, #16]
 80030a0:	e00a      	b.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	2b80      	cmp	r3, #128	@ 0x80
 80030a6:	d102      	bne.n	80030ae <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80030a8:	2302      	movs	r3, #2
 80030aa:	613b      	str	r3, [r7, #16]
 80030ac:	e004      	b.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	2b70      	cmp	r3, #112	@ 0x70
 80030b2:	d101      	bne.n	80030b8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80030b4:	2301      	movs	r3, #1
 80030b6:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80030b8:	4b0b      	ldr	r3, [pc, #44]	@ (80030e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f023 0207 	bic.w	r2, r3, #7
 80030c0:	4909      	ldr	r1, [pc, #36]	@ (80030e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030c2:	693b      	ldr	r3, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80030c8:	4b07      	ldr	r3, [pc, #28]	@ (80030e8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d001      	beq.n	80030da <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3718      	adds	r7, #24
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40021000 	.word	0x40021000
 80030e8:	40022000 	.word	0x40022000

080030ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b086      	sub	sp, #24
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030f4:	2300      	movs	r3, #0
 80030f6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030f8:	2300      	movs	r3, #0
 80030fa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003104:	2b00      	cmp	r3, #0
 8003106:	d041      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800310c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003110:	d02a      	beq.n	8003168 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003112:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003116:	d824      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003118:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800311c:	d008      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800311e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003122:	d81e      	bhi.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00a      	beq.n	800313e <HAL_RCCEx_PeriphCLKConfig+0x52>
 8003128:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800312c:	d010      	beq.n	8003150 <HAL_RCCEx_PeriphCLKConfig+0x64>
 800312e:	e018      	b.n	8003162 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003130:	4b86      	ldr	r3, [pc, #536]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003132:	68db      	ldr	r3, [r3, #12]
 8003134:	4a85      	ldr	r2, [pc, #532]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003136:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800313a:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 800313c:	e015      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	3304      	adds	r3, #4
 8003142:	2100      	movs	r1, #0
 8003144:	4618      	mov	r0, r3
 8003146:	f000 fabb 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 800314a:	4603      	mov	r3, r0
 800314c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800314e:	e00c      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	3320      	adds	r3, #32
 8003154:	2100      	movs	r1, #0
 8003156:	4618      	mov	r0, r3
 8003158:	f000 fba6 	bl	80038a8 <RCCEx_PLLSAI2_Config>
 800315c:	4603      	mov	r3, r0
 800315e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003160:	e003      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003162:	2301      	movs	r3, #1
 8003164:	74fb      	strb	r3, [r7, #19]
      break;
 8003166:	e000      	b.n	800316a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003168:	bf00      	nop
    }

    if(ret == HAL_OK)
 800316a:	7cfb      	ldrb	r3, [r7, #19]
 800316c:	2b00      	cmp	r3, #0
 800316e:	d10b      	bne.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003170:	4b76      	ldr	r3, [pc, #472]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003172:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003176:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800317e:	4973      	ldr	r1, [pc, #460]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003180:	4313      	orrs	r3, r2
 8003182:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003186:	e001      	b.n	800318c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003188:	7cfb      	ldrb	r3, [r7, #19]
 800318a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d041      	beq.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800319c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031a0:	d02a      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80031a2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80031a6:	d824      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80031a8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031ac:	d008      	beq.n	80031c0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80031ae:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80031b2:	d81e      	bhi.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d00a      	beq.n	80031ce <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80031b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80031bc:	d010      	beq.n	80031e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80031be:	e018      	b.n	80031f2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80031c0:	4b62      	ldr	r3, [pc, #392]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c2:	68db      	ldr	r3, [r3, #12]
 80031c4:	4a61      	ldr	r2, [pc, #388]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031ca:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031cc:	e015      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	3304      	adds	r3, #4
 80031d2:	2100      	movs	r1, #0
 80031d4:	4618      	mov	r0, r3
 80031d6:	f000 fa73 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 80031da:	4603      	mov	r3, r0
 80031dc:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031de:	e00c      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	3320      	adds	r3, #32
 80031e4:	2100      	movs	r1, #0
 80031e6:	4618      	mov	r0, r3
 80031e8:	f000 fb5e 	bl	80038a8 <RCCEx_PLLSAI2_Config>
 80031ec:	4603      	mov	r3, r0
 80031ee:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80031f0:	e003      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	74fb      	strb	r3, [r7, #19]
      break;
 80031f6:	e000      	b.n	80031fa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80031f8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80031fa:	7cfb      	ldrb	r3, [r7, #19]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d10b      	bne.n	8003218 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003200:	4b52      	ldr	r3, [pc, #328]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003202:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003206:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800320e:	494f      	ldr	r1, [pc, #316]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003210:	4313      	orrs	r3, r2
 8003212:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003216:	e001      	b.n	800321c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003218:	7cfb      	ldrb	r3, [r7, #19]
 800321a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 80a0 	beq.w	800336a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2300      	movs	r3, #0
 800322c:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800322e:	4b47      	ldr	r3, [pc, #284]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003230:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003232:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d101      	bne.n	800323e <HAL_RCCEx_PeriphCLKConfig+0x152>
 800323a:	2301      	movs	r3, #1
 800323c:	e000      	b.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x154>
 800323e:	2300      	movs	r3, #0
 8003240:	2b00      	cmp	r3, #0
 8003242:	d00d      	beq.n	8003260 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003244:	4b41      	ldr	r3, [pc, #260]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003246:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003248:	4a40      	ldr	r2, [pc, #256]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800324a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800324e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003250:	4b3e      	ldr	r3, [pc, #248]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003252:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003254:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003258:	60bb      	str	r3, [r7, #8]
 800325a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800325c:	2301      	movs	r3, #1
 800325e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003260:	4b3b      	ldr	r3, [pc, #236]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a3a      	ldr	r2, [pc, #232]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003266:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800326a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800326c:	f7fe f87c 	bl	8001368 <HAL_GetTick>
 8003270:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003272:	e009      	b.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003274:	f7fe f878 	bl	8001368 <HAL_GetTick>
 8003278:	4602      	mov	r2, r0
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	2b02      	cmp	r3, #2
 8003280:	d902      	bls.n	8003288 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003282:	2303      	movs	r3, #3
 8003284:	74fb      	strb	r3, [r7, #19]
        break;
 8003286:	e005      	b.n	8003294 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003288:	4b31      	ldr	r3, [pc, #196]	@ (8003350 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0ef      	beq.n	8003274 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003294:	7cfb      	ldrb	r3, [r7, #19]
 8003296:	2b00      	cmp	r3, #0
 8003298:	d15c      	bne.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800329a:	4b2c      	ldr	r3, [pc, #176]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800329c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032a0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80032a4:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d01f      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x200>
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	429a      	cmp	r2, r3
 80032b6:	d019      	beq.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80032b8:	4b24      	ldr	r3, [pc, #144]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80032c4:	4b21      	ldr	r3, [pc, #132]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ca:	4a20      	ldr	r2, [pc, #128]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80032d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80032d4:	4b1d      	ldr	r3, [pc, #116]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032da:	4a1c      	ldr	r2, [pc, #112]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80032e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80032e4:	4a19      	ldr	r2, [pc, #100]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80032e6:	697b      	ldr	r3, [r7, #20]
 80032e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80032ec:	697b      	ldr	r3, [r7, #20]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d016      	beq.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f6:	f7fe f837 	bl	8001368 <HAL_GetTick>
 80032fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80032fc:	e00b      	b.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80032fe:	f7fe f833 	bl	8001368 <HAL_GetTick>
 8003302:	4602      	mov	r2, r0
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	1ad3      	subs	r3, r2, r3
 8003308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800330c:	4293      	cmp	r3, r2
 800330e:	d902      	bls.n	8003316 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8003310:	2303      	movs	r3, #3
 8003312:	74fb      	strb	r3, [r7, #19]
            break;
 8003314:	e006      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003316:	4b0d      	ldr	r3, [pc, #52]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331c:	f003 0302 	and.w	r3, r3, #2
 8003320:	2b00      	cmp	r3, #0
 8003322:	d0ec      	beq.n	80032fe <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8003324:	7cfb      	ldrb	r3, [r7, #19]
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10c      	bne.n	8003344 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800332a:	4b08      	ldr	r3, [pc, #32]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800332c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003330:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800333a:	4904      	ldr	r1, [pc, #16]	@ (800334c <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800333c:	4313      	orrs	r3, r2
 800333e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003342:	e009      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003344:	7cfb      	ldrb	r3, [r7, #19]
 8003346:	74bb      	strb	r3, [r7, #18]
 8003348:	e006      	b.n	8003358 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800334a:	bf00      	nop
 800334c:	40021000 	.word	0x40021000
 8003350:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003354:	7cfb      	ldrb	r3, [r7, #19]
 8003356:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003358:	7c7b      	ldrb	r3, [r7, #17]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d105      	bne.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800335e:	4b9e      	ldr	r3, [pc, #632]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003360:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003362:	4a9d      	ldr	r2, [pc, #628]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003364:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003368:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d00a      	beq.n	800338c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003376:	4b98      	ldr	r3, [pc, #608]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800337c:	f023 0203 	bic.w	r2, r3, #3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003384:	4994      	ldr	r1, [pc, #592]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003386:	4313      	orrs	r3, r2
 8003388:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d00a      	beq.n	80033ae <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003398:	4b8f      	ldr	r3, [pc, #572]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800339e:	f023 020c 	bic.w	r2, r3, #12
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033a6:	498c      	ldr	r1, [pc, #560]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033a8:	4313      	orrs	r3, r2
 80033aa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 0304 	and.w	r3, r3, #4
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d00a      	beq.n	80033d0 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80033ba:	4b87      	ldr	r3, [pc, #540]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033c0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033c8:	4983      	ldr	r1, [pc, #524]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ca:	4313      	orrs	r3, r2
 80033cc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0308 	and.w	r3, r3, #8
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d00a      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80033dc:	4b7e      	ldr	r3, [pc, #504]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033e2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033ea:	497b      	ldr	r1, [pc, #492]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ec:	4313      	orrs	r3, r2
 80033ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0310 	and.w	r3, r3, #16
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d00a      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80033fe:	4b76      	ldr	r3, [pc, #472]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003400:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003404:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800340c:	4972      	ldr	r1, [pc, #456]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800340e:	4313      	orrs	r3, r2
 8003410:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00a      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003420:	4b6d      	ldr	r3, [pc, #436]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003422:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003426:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800342e:	496a      	ldr	r1, [pc, #424]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003430:	4313      	orrs	r3, r2
 8003432:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00a      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003442:	4b65      	ldr	r3, [pc, #404]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003448:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003450:	4961      	ldr	r1, [pc, #388]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003452:	4313      	orrs	r3, r2
 8003454:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003460:	2b00      	cmp	r3, #0
 8003462:	d00a      	beq.n	800347a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003464:	4b5c      	ldr	r3, [pc, #368]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003466:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800346a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003472:	4959      	ldr	r1, [pc, #356]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003474:	4313      	orrs	r3, r2
 8003476:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003482:	2b00      	cmp	r3, #0
 8003484:	d00a      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003486:	4b54      	ldr	r3, [pc, #336]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003488:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800348c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003494:	4950      	ldr	r1, [pc, #320]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003496:	4313      	orrs	r3, r2
 8003498:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80034a8:	4b4b      	ldr	r3, [pc, #300]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034b6:	4948      	ldr	r1, [pc, #288]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00a      	beq.n	80034e0 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80034ca:	4b43      	ldr	r3, [pc, #268]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d8:	493f      	ldr	r1, [pc, #252]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d028      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80034ec:	4b3a      	ldr	r3, [pc, #232]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80034fa:	4937      	ldr	r1, [pc, #220]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80034fc:	4313      	orrs	r3, r2
 80034fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003506:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800350a:	d106      	bne.n	800351a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800350c:	4b32      	ldr	r3, [pc, #200]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	4a31      	ldr	r2, [pc, #196]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003512:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003516:	60d3      	str	r3, [r2, #12]
 8003518:	e011      	b.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800351e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003522:	d10c      	bne.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	3304      	adds	r3, #4
 8003528:	2101      	movs	r1, #1
 800352a:	4618      	mov	r0, r3
 800352c:	f000 f8c8 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 8003530:	4603      	mov	r3, r0
 8003532:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003534:	7cfb      	ldrb	r3, [r7, #19]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d001      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 800353a:	7cfb      	ldrb	r3, [r7, #19]
 800353c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d028      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800354a:	4b23      	ldr	r3, [pc, #140]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003558:	491f      	ldr	r1, [pc, #124]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800355a:	4313      	orrs	r3, r2
 800355c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003564:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003568:	d106      	bne.n	8003578 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800356a:	4b1b      	ldr	r3, [pc, #108]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800356c:	68db      	ldr	r3, [r3, #12]
 800356e:	4a1a      	ldr	r2, [pc, #104]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003570:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003574:	60d3      	str	r3, [r2, #12]
 8003576:	e011      	b.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800357c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003580:	d10c      	bne.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	3304      	adds	r3, #4
 8003586:	2101      	movs	r1, #1
 8003588:	4618      	mov	r0, r3
 800358a:	f000 f899 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 800358e:	4603      	mov	r3, r0
 8003590:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003592:	7cfb      	ldrb	r3, [r7, #19]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d001      	beq.n	800359c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003598:	7cfb      	ldrb	r3, [r7, #19]
 800359a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d02b      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80035a8:	4b0b      	ldr	r3, [pc, #44]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035ae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b6:	4908      	ldr	r1, [pc, #32]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035c2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80035c6:	d109      	bne.n	80035dc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80035c8:	4b03      	ldr	r3, [pc, #12]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ca:	68db      	ldr	r3, [r3, #12]
 80035cc:	4a02      	ldr	r2, [pc, #8]	@ (80035d8 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80035ce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80035d2:	60d3      	str	r3, [r2, #12]
 80035d4:	e014      	b.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80035d6:	bf00      	nop
 80035d8:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035e0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035e4:	d10c      	bne.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	3304      	adds	r3, #4
 80035ea:	2101      	movs	r1, #1
 80035ec:	4618      	mov	r0, r3
 80035ee:	f000 f867 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 80035f2:	4603      	mov	r3, r0
 80035f4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80035f6:	7cfb      	ldrb	r3, [r7, #19]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d001      	beq.n	8003600 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80035fc:	7cfb      	ldrb	r3, [r7, #19]
 80035fe:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003608:	2b00      	cmp	r3, #0
 800360a:	d02f      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800360c:	4b2b      	ldr	r3, [pc, #172]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800360e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003612:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800361a:	4928      	ldr	r1, [pc, #160]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800361c:	4313      	orrs	r3, r2
 800361e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003626:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800362a:	d10d      	bne.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	3304      	adds	r3, #4
 8003630:	2102      	movs	r1, #2
 8003632:	4618      	mov	r0, r3
 8003634:	f000 f844 	bl	80036c0 <RCCEx_PLLSAI1_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800363c:	7cfb      	ldrb	r3, [r7, #19]
 800363e:	2b00      	cmp	r3, #0
 8003640:	d014      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003642:	7cfb      	ldrb	r3, [r7, #19]
 8003644:	74bb      	strb	r3, [r7, #18]
 8003646:	e011      	b.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800364c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003650:	d10c      	bne.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3320      	adds	r3, #32
 8003656:	2102      	movs	r1, #2
 8003658:	4618      	mov	r0, r3
 800365a:	f000 f925 	bl	80038a8 <RCCEx_PLLSAI2_Config>
 800365e:	4603      	mov	r3, r0
 8003660:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003662:	7cfb      	ldrb	r3, [r7, #19]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d001      	beq.n	800366c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003668:	7cfb      	ldrb	r3, [r7, #19]
 800366a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003674:	2b00      	cmp	r3, #0
 8003676:	d00a      	beq.n	800368e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003678:	4b10      	ldr	r3, [pc, #64]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800367a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800367e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003686:	490d      	ldr	r1, [pc, #52]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003688:	4313      	orrs	r3, r2
 800368a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003696:	2b00      	cmp	r3, #0
 8003698:	d00b      	beq.n	80036b2 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800369a:	4b08      	ldr	r3, [pc, #32]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800369c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036a0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80036aa:	4904      	ldr	r1, [pc, #16]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80036b2:	7cbb      	ldrb	r3, [r7, #18]
}
 80036b4:	4618      	mov	r0, r3
 80036b6:	3718      	adds	r7, #24
 80036b8:	46bd      	mov	sp, r7
 80036ba:	bd80      	pop	{r7, pc}
 80036bc:	40021000 	.word	0x40021000

080036c0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b084      	sub	sp, #16
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
 80036c8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80036ca:	2300      	movs	r3, #0
 80036cc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80036ce:	4b75      	ldr	r3, [pc, #468]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036d0:	68db      	ldr	r3, [r3, #12]
 80036d2:	f003 0303 	and.w	r3, r3, #3
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d018      	beq.n	800370c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80036da:	4b72      	ldr	r3, [pc, #456]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036dc:	68db      	ldr	r3, [r3, #12]
 80036de:	f003 0203 	and.w	r2, r3, #3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	429a      	cmp	r2, r3
 80036e8:	d10d      	bne.n	8003706 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
       ||
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d009      	beq.n	8003706 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80036f2:	4b6c      	ldr	r3, [pc, #432]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036f4:	68db      	ldr	r3, [r3, #12]
 80036f6:	091b      	lsrs	r3, r3, #4
 80036f8:	f003 0307 	and.w	r3, r3, #7
 80036fc:	1c5a      	adds	r2, r3, #1
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	685b      	ldr	r3, [r3, #4]
       ||
 8003702:	429a      	cmp	r2, r3
 8003704:	d047      	beq.n	8003796 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003706:	2301      	movs	r3, #1
 8003708:	73fb      	strb	r3, [r7, #15]
 800370a:	e044      	b.n	8003796 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	2b03      	cmp	r3, #3
 8003712:	d018      	beq.n	8003746 <RCCEx_PLLSAI1_Config+0x86>
 8003714:	2b03      	cmp	r3, #3
 8003716:	d825      	bhi.n	8003764 <RCCEx_PLLSAI1_Config+0xa4>
 8003718:	2b01      	cmp	r3, #1
 800371a:	d002      	beq.n	8003722 <RCCEx_PLLSAI1_Config+0x62>
 800371c:	2b02      	cmp	r3, #2
 800371e:	d009      	beq.n	8003734 <RCCEx_PLLSAI1_Config+0x74>
 8003720:	e020      	b.n	8003764 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003722:	4b60      	ldr	r3, [pc, #384]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	f003 0302 	and.w	r3, r3, #2
 800372a:	2b00      	cmp	r3, #0
 800372c:	d11d      	bne.n	800376a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800372e:	2301      	movs	r3, #1
 8003730:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003732:	e01a      	b.n	800376a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003734:	4b5b      	ldr	r3, [pc, #364]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800373c:	2b00      	cmp	r3, #0
 800373e:	d116      	bne.n	800376e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003744:	e013      	b.n	800376e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003746:	4b57      	ldr	r3, [pc, #348]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800374e:	2b00      	cmp	r3, #0
 8003750:	d10f      	bne.n	8003772 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003752:	4b54      	ldr	r3, [pc, #336]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800375a:	2b00      	cmp	r3, #0
 800375c:	d109      	bne.n	8003772 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003762:	e006      	b.n	8003772 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	73fb      	strb	r3, [r7, #15]
      break;
 8003768:	e004      	b.n	8003774 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800376a:	bf00      	nop
 800376c:	e002      	b.n	8003774 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800376e:	bf00      	nop
 8003770:	e000      	b.n	8003774 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003772:	bf00      	nop
    }

    if(status == HAL_OK)
 8003774:	7bfb      	ldrb	r3, [r7, #15]
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10d      	bne.n	8003796 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800377a:	4b4a      	ldr	r3, [pc, #296]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800377c:	68db      	ldr	r3, [r3, #12]
 800377e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	6819      	ldr	r1, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	685b      	ldr	r3, [r3, #4]
 800378a:	3b01      	subs	r3, #1
 800378c:	011b      	lsls	r3, r3, #4
 800378e:	430b      	orrs	r3, r1
 8003790:	4944      	ldr	r1, [pc, #272]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003792:	4313      	orrs	r3, r2
 8003794:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003796:	7bfb      	ldrb	r3, [r7, #15]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d17d      	bne.n	8003898 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800379c:	4b41      	ldr	r3, [pc, #260]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a40      	ldr	r2, [pc, #256]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037a2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80037a6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80037a8:	f7fd fdde 	bl	8001368 <HAL_GetTick>
 80037ac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037ae:	e009      	b.n	80037c4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80037b0:	f7fd fdda 	bl	8001368 <HAL_GetTick>
 80037b4:	4602      	mov	r2, r0
 80037b6:	68bb      	ldr	r3, [r7, #8]
 80037b8:	1ad3      	subs	r3, r2, r3
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	d902      	bls.n	80037c4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	73fb      	strb	r3, [r7, #15]
        break;
 80037c2:	e005      	b.n	80037d0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80037c4:	4b37      	ldr	r3, [pc, #220]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80037cc:	2b00      	cmp	r3, #0
 80037ce:	d1ef      	bne.n	80037b0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80037d0:	7bfb      	ldrb	r3, [r7, #15]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d160      	bne.n	8003898 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	2b00      	cmp	r3, #0
 80037da:	d111      	bne.n	8003800 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80037dc:	4b31      	ldr	r3, [pc, #196]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037de:	691b      	ldr	r3, [r3, #16]
 80037e0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80037e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80037e8:	687a      	ldr	r2, [r7, #4]
 80037ea:	6892      	ldr	r2, [r2, #8]
 80037ec:	0211      	lsls	r1, r2, #8
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	68d2      	ldr	r2, [r2, #12]
 80037f2:	0912      	lsrs	r2, r2, #4
 80037f4:	0452      	lsls	r2, r2, #17
 80037f6:	430a      	orrs	r2, r1
 80037f8:	492a      	ldr	r1, [pc, #168]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	610b      	str	r3, [r1, #16]
 80037fe:	e027      	b.n	8003850 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003800:	683b      	ldr	r3, [r7, #0]
 8003802:	2b01      	cmp	r3, #1
 8003804:	d112      	bne.n	800382c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003806:	4b27      	ldr	r3, [pc, #156]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003808:	691b      	ldr	r3, [r3, #16]
 800380a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 800380e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	6892      	ldr	r2, [r2, #8]
 8003816:	0211      	lsls	r1, r2, #8
 8003818:	687a      	ldr	r2, [r7, #4]
 800381a:	6912      	ldr	r2, [r2, #16]
 800381c:	0852      	lsrs	r2, r2, #1
 800381e:	3a01      	subs	r2, #1
 8003820:	0552      	lsls	r2, r2, #21
 8003822:	430a      	orrs	r2, r1
 8003824:	491f      	ldr	r1, [pc, #124]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003826:	4313      	orrs	r3, r2
 8003828:	610b      	str	r3, [r1, #16]
 800382a:	e011      	b.n	8003850 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800382c:	4b1d      	ldr	r3, [pc, #116]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800382e:	691b      	ldr	r3, [r3, #16]
 8003830:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003834:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003838:	687a      	ldr	r2, [r7, #4]
 800383a:	6892      	ldr	r2, [r2, #8]
 800383c:	0211      	lsls	r1, r2, #8
 800383e:	687a      	ldr	r2, [r7, #4]
 8003840:	6952      	ldr	r2, [r2, #20]
 8003842:	0852      	lsrs	r2, r2, #1
 8003844:	3a01      	subs	r2, #1
 8003846:	0652      	lsls	r2, r2, #25
 8003848:	430a      	orrs	r2, r1
 800384a:	4916      	ldr	r1, [pc, #88]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800384c:	4313      	orrs	r3, r2
 800384e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003850:	4b14      	ldr	r3, [pc, #80]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a13      	ldr	r2, [pc, #76]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003856:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800385a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800385c:	f7fd fd84 	bl	8001368 <HAL_GetTick>
 8003860:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003862:	e009      	b.n	8003878 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003864:	f7fd fd80 	bl	8001368 <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	68bb      	ldr	r3, [r7, #8]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b02      	cmp	r3, #2
 8003870:	d902      	bls.n	8003878 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	73fb      	strb	r3, [r7, #15]
          break;
 8003876:	e005      	b.n	8003884 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003878:	4b0a      	ldr	r3, [pc, #40]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003880:	2b00      	cmp	r3, #0
 8003882:	d0ef      	beq.n	8003864 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003884:	7bfb      	ldrb	r3, [r7, #15]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d106      	bne.n	8003898 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800388a:	4b06      	ldr	r3, [pc, #24]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 800388c:	691a      	ldr	r2, [r3, #16]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	699b      	ldr	r3, [r3, #24]
 8003892:	4904      	ldr	r1, [pc, #16]	@ (80038a4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003894:	4313      	orrs	r3, r2
 8003896:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003898:	7bfb      	ldrb	r3, [r7, #15]
}
 800389a:	4618      	mov	r0, r3
 800389c:	3710      	adds	r7, #16
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}
 80038a2:	bf00      	nop
 80038a4:	40021000 	.word	0x40021000

080038a8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b084      	sub	sp, #16
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	6078      	str	r0, [r7, #4]
 80038b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80038b2:	2300      	movs	r3, #0
 80038b4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80038b6:	4b6a      	ldr	r3, [pc, #424]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f003 0303 	and.w	r3, r3, #3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d018      	beq.n	80038f4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80038c2:	4b67      	ldr	r3, [pc, #412]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	f003 0203 	and.w	r2, r3, #3
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	429a      	cmp	r2, r3
 80038d0:	d10d      	bne.n	80038ee <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
       ||
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d009      	beq.n	80038ee <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80038da:	4b61      	ldr	r3, [pc, #388]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	091b      	lsrs	r3, r3, #4
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	1c5a      	adds	r2, r3, #1
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	685b      	ldr	r3, [r3, #4]
       ||
 80038ea:	429a      	cmp	r2, r3
 80038ec:	d047      	beq.n	800397e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80038ee:	2301      	movs	r3, #1
 80038f0:	73fb      	strb	r3, [r7, #15]
 80038f2:	e044      	b.n	800397e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	2b03      	cmp	r3, #3
 80038fa:	d018      	beq.n	800392e <RCCEx_PLLSAI2_Config+0x86>
 80038fc:	2b03      	cmp	r3, #3
 80038fe:	d825      	bhi.n	800394c <RCCEx_PLLSAI2_Config+0xa4>
 8003900:	2b01      	cmp	r3, #1
 8003902:	d002      	beq.n	800390a <RCCEx_PLLSAI2_Config+0x62>
 8003904:	2b02      	cmp	r3, #2
 8003906:	d009      	beq.n	800391c <RCCEx_PLLSAI2_Config+0x74>
 8003908:	e020      	b.n	800394c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800390a:	4b55      	ldr	r3, [pc, #340]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f003 0302 	and.w	r3, r3, #2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d11d      	bne.n	8003952 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800391a:	e01a      	b.n	8003952 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800391c:	4b50      	ldr	r3, [pc, #320]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003924:	2b00      	cmp	r3, #0
 8003926:	d116      	bne.n	8003956 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800392c:	e013      	b.n	8003956 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800392e:	4b4c      	ldr	r3, [pc, #304]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d10f      	bne.n	800395a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800393a:	4b49      	ldr	r3, [pc, #292]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d109      	bne.n	800395a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800394a:	e006      	b.n	800395a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 800394c:	2301      	movs	r3, #1
 800394e:	73fb      	strb	r3, [r7, #15]
      break;
 8003950:	e004      	b.n	800395c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003952:	bf00      	nop
 8003954:	e002      	b.n	800395c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003956:	bf00      	nop
 8003958:	e000      	b.n	800395c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800395a:	bf00      	nop
    }

    if(status == HAL_OK)
 800395c:	7bfb      	ldrb	r3, [r7, #15]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d10d      	bne.n	800397e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003962:	4b3f      	ldr	r3, [pc, #252]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6819      	ldr	r1, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	685b      	ldr	r3, [r3, #4]
 8003972:	3b01      	subs	r3, #1
 8003974:	011b      	lsls	r3, r3, #4
 8003976:	430b      	orrs	r3, r1
 8003978:	4939      	ldr	r1, [pc, #228]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 800397a:	4313      	orrs	r3, r2
 800397c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800397e:	7bfb      	ldrb	r3, [r7, #15]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d167      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003984:	4b36      	ldr	r3, [pc, #216]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	4a35      	ldr	r2, [pc, #212]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 800398a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800398e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003990:	f7fd fcea 	bl	8001368 <HAL_GetTick>
 8003994:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003996:	e009      	b.n	80039ac <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003998:	f7fd fce6 	bl	8001368 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d902      	bls.n	80039ac <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80039a6:	2303      	movs	r3, #3
 80039a8:	73fb      	strb	r3, [r7, #15]
        break;
 80039aa:	e005      	b.n	80039b8 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80039ac:	4b2c      	ldr	r3, [pc, #176]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1ef      	bne.n	8003998 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80039b8:	7bfb      	ldrb	r3, [r7, #15]
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d14a      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d111      	bne.n	80039e8 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039c4:	4b26      	ldr	r3, [pc, #152]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039c6:	695b      	ldr	r3, [r3, #20]
 80039c8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80039cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	6892      	ldr	r2, [r2, #8]
 80039d4:	0211      	lsls	r1, r2, #8
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	68d2      	ldr	r2, [r2, #12]
 80039da:	0912      	lsrs	r2, r2, #4
 80039dc:	0452      	lsls	r2, r2, #17
 80039de:	430a      	orrs	r2, r1
 80039e0:	491f      	ldr	r1, [pc, #124]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039e2:	4313      	orrs	r3, r2
 80039e4:	614b      	str	r3, [r1, #20]
 80039e6:	e011      	b.n	8003a0c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80039e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 80039ea:	695b      	ldr	r3, [r3, #20]
 80039ec:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80039f0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	6892      	ldr	r2, [r2, #8]
 80039f8:	0211      	lsls	r1, r2, #8
 80039fa:	687a      	ldr	r2, [r7, #4]
 80039fc:	6912      	ldr	r2, [r2, #16]
 80039fe:	0852      	lsrs	r2, r2, #1
 8003a00:	3a01      	subs	r2, #1
 8003a02:	0652      	lsls	r2, r2, #25
 8003a04:	430a      	orrs	r2, r1
 8003a06:	4916      	ldr	r1, [pc, #88]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a08:	4313      	orrs	r3, r2
 8003a0a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003a0c:	4b14      	ldr	r3, [pc, #80]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	4a13      	ldr	r2, [pc, #76]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a18:	f7fd fca6 	bl	8001368 <HAL_GetTick>
 8003a1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a1e:	e009      	b.n	8003a34 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003a20:	f7fd fca2 	bl	8001368 <HAL_GetTick>
 8003a24:	4602      	mov	r2, r0
 8003a26:	68bb      	ldr	r3, [r7, #8]
 8003a28:	1ad3      	subs	r3, r2, r3
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d902      	bls.n	8003a34 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003a2e:	2303      	movs	r3, #3
 8003a30:	73fb      	strb	r3, [r7, #15]
          break;
 8003a32:	e005      	b.n	8003a40 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003a34:	4b0a      	ldr	r3, [pc, #40]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d0ef      	beq.n	8003a20 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003a40:	7bfb      	ldrb	r3, [r7, #15]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d106      	bne.n	8003a54 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8003a46:	4b06      	ldr	r3, [pc, #24]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a48:	695a      	ldr	r2, [r3, #20]
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	695b      	ldr	r3, [r3, #20]
 8003a4e:	4904      	ldr	r1, [pc, #16]	@ (8003a60 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003a50:	4313      	orrs	r3, r2
 8003a52:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003a56:	4618      	mov	r0, r3
 8003a58:	3710      	adds	r7, #16
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	40021000 	.word	0x40021000

08003a64 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b082      	sub	sp, #8
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d101      	bne.n	8003a76 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e049      	b.n	8003b0a <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2200      	movs	r2, #0
 8003a86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003a8a:	6878      	ldr	r0, [r7, #4]
 8003a8c:	f7fd f918 	bl	8000cc0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681a      	ldr	r2, [r3, #0]
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	3304      	adds	r3, #4
 8003aa0:	4619      	mov	r1, r3
 8003aa2:	4610      	mov	r0, r2
 8003aa4:	f000 fc50 	bl	8004348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2201      	movs	r2, #1
 8003ac4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	2201      	movs	r2, #1
 8003acc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	2201      	movs	r2, #1
 8003ad4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2201      	movs	r2, #1
 8003adc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2201      	movs	r2, #1
 8003ae4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2201      	movs	r2, #1
 8003aec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2201      	movs	r2, #1
 8003af4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	2201      	movs	r2, #1
 8003afc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	2201      	movs	r2, #1
 8003b04:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b08:	2300      	movs	r3, #0
}
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	3708      	adds	r7, #8
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	bd80      	pop	{r7, pc}
	...

08003b14 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b1e:	2300      	movs	r3, #0
 8003b20:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d104      	bne.n	8003b32 <HAL_TIM_IC_Start_IT+0x1e>
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b2e:	b2db      	uxtb	r3, r3
 8003b30:	e023      	b.n	8003b7a <HAL_TIM_IC_Start_IT+0x66>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	2b04      	cmp	r3, #4
 8003b36:	d104      	bne.n	8003b42 <HAL_TIM_IC_Start_IT+0x2e>
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003b3e:	b2db      	uxtb	r3, r3
 8003b40:	e01b      	b.n	8003b7a <HAL_TIM_IC_Start_IT+0x66>
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	2b08      	cmp	r3, #8
 8003b46:	d104      	bne.n	8003b52 <HAL_TIM_IC_Start_IT+0x3e>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	e013      	b.n	8003b7a <HAL_TIM_IC_Start_IT+0x66>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b0c      	cmp	r3, #12
 8003b56:	d104      	bne.n	8003b62 <HAL_TIM_IC_Start_IT+0x4e>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	e00b      	b.n	8003b7a <HAL_TIM_IC_Start_IT+0x66>
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	2b10      	cmp	r3, #16
 8003b66:	d104      	bne.n	8003b72 <HAL_TIM_IC_Start_IT+0x5e>
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003b6e:	b2db      	uxtb	r3, r3
 8003b70:	e003      	b.n	8003b7a <HAL_TIM_IC_Start_IT+0x66>
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d104      	bne.n	8003b8c <HAL_TIM_IC_Start_IT+0x78>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003b88:	b2db      	uxtb	r3, r3
 8003b8a:	e013      	b.n	8003bb4 <HAL_TIM_IC_Start_IT+0xa0>
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	2b04      	cmp	r3, #4
 8003b90:	d104      	bne.n	8003b9c <HAL_TIM_IC_Start_IT+0x88>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003b98:	b2db      	uxtb	r3, r3
 8003b9a:	e00b      	b.n	8003bb4 <HAL_TIM_IC_Start_IT+0xa0>
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	2b08      	cmp	r3, #8
 8003ba0:	d104      	bne.n	8003bac <HAL_TIM_IC_Start_IT+0x98>
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8003ba8:	b2db      	uxtb	r3, r3
 8003baa:	e003      	b.n	8003bb4 <HAL_TIM_IC_Start_IT+0xa0>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8003bb6:	7bbb      	ldrb	r3, [r7, #14]
 8003bb8:	2b01      	cmp	r3, #1
 8003bba:	d102      	bne.n	8003bc2 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8003bbc:	7b7b      	ldrb	r3, [r7, #13]
 8003bbe:	2b01      	cmp	r3, #1
 8003bc0:	d001      	beq.n	8003bc6 <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e0dd      	b.n	8003d82 <HAL_TIM_IC_Start_IT+0x26e>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003bc6:	683b      	ldr	r3, [r7, #0]
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d104      	bne.n	8003bd6 <HAL_TIM_IC_Start_IT+0xc2>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2202      	movs	r2, #2
 8003bd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003bd4:	e023      	b.n	8003c1e <HAL_TIM_IC_Start_IT+0x10a>
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	2b04      	cmp	r3, #4
 8003bda:	d104      	bne.n	8003be6 <HAL_TIM_IC_Start_IT+0xd2>
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2202      	movs	r2, #2
 8003be0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003be4:	e01b      	b.n	8003c1e <HAL_TIM_IC_Start_IT+0x10a>
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2b08      	cmp	r3, #8
 8003bea:	d104      	bne.n	8003bf6 <HAL_TIM_IC_Start_IT+0xe2>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2202      	movs	r2, #2
 8003bf0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003bf4:	e013      	b.n	8003c1e <HAL_TIM_IC_Start_IT+0x10a>
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	2b0c      	cmp	r3, #12
 8003bfa:	d104      	bne.n	8003c06 <HAL_TIM_IC_Start_IT+0xf2>
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2202      	movs	r2, #2
 8003c00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003c04:	e00b      	b.n	8003c1e <HAL_TIM_IC_Start_IT+0x10a>
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	2b10      	cmp	r3, #16
 8003c0a:	d104      	bne.n	8003c16 <HAL_TIM_IC_Start_IT+0x102>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2202      	movs	r2, #2
 8003c10:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c14:	e003      	b.n	8003c1e <HAL_TIM_IC_Start_IT+0x10a>
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2202      	movs	r2, #2
 8003c1a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d104      	bne.n	8003c2e <HAL_TIM_IC_Start_IT+0x11a>
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c2c:	e013      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x142>
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	2b04      	cmp	r3, #4
 8003c32:	d104      	bne.n	8003c3e <HAL_TIM_IC_Start_IT+0x12a>
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2202      	movs	r2, #2
 8003c38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c3c:	e00b      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x142>
 8003c3e:	683b      	ldr	r3, [r7, #0]
 8003c40:	2b08      	cmp	r3, #8
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_IC_Start_IT+0x13a>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003c4c:	e003      	b.n	8003c56 <HAL_TIM_IC_Start_IT+0x142>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2202      	movs	r2, #2
 8003c52:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  switch (Channel)
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	2b0c      	cmp	r3, #12
 8003c5a:	d841      	bhi.n	8003ce0 <HAL_TIM_IC_Start_IT+0x1cc>
 8003c5c:	a201      	add	r2, pc, #4	@ (adr r2, 8003c64 <HAL_TIM_IC_Start_IT+0x150>)
 8003c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c62:	bf00      	nop
 8003c64:	08003c99 	.word	0x08003c99
 8003c68:	08003ce1 	.word	0x08003ce1
 8003c6c:	08003ce1 	.word	0x08003ce1
 8003c70:	08003ce1 	.word	0x08003ce1
 8003c74:	08003cab 	.word	0x08003cab
 8003c78:	08003ce1 	.word	0x08003ce1
 8003c7c:	08003ce1 	.word	0x08003ce1
 8003c80:	08003ce1 	.word	0x08003ce1
 8003c84:	08003cbd 	.word	0x08003cbd
 8003c88:	08003ce1 	.word	0x08003ce1
 8003c8c:	08003ce1 	.word	0x08003ce1
 8003c90:	08003ce1 	.word	0x08003ce1
 8003c94:	08003ccf 	.word	0x08003ccf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	68da      	ldr	r2, [r3, #12]
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f042 0202 	orr.w	r2, r2, #2
 8003ca6:	60da      	str	r2, [r3, #12]
      break;
 8003ca8:	e01d      	b.n	8003ce6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	68da      	ldr	r2, [r3, #12]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f042 0204 	orr.w	r2, r2, #4
 8003cb8:	60da      	str	r2, [r3, #12]
      break;
 8003cba:	e014      	b.n	8003ce6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	68da      	ldr	r2, [r3, #12]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f042 0208 	orr.w	r2, r2, #8
 8003cca:	60da      	str	r2, [r3, #12]
      break;
 8003ccc:	e00b      	b.n	8003ce6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	68da      	ldr	r2, [r3, #12]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f042 0210 	orr.w	r2, r2, #16
 8003cdc:	60da      	str	r2, [r3, #12]
      break;
 8003cde:	e002      	b.n	8003ce6 <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8003ce0:	2301      	movs	r3, #1
 8003ce2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ce4:	bf00      	nop
  }

  if (status == HAL_OK)
 8003ce6:	7bfb      	ldrb	r3, [r7, #15]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d149      	bne.n	8003d80 <HAL_TIM_IC_Start_IT+0x26c>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	6839      	ldr	r1, [r7, #0]
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fd2e 	bl	8004756 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	4a23      	ldr	r2, [pc, #140]	@ (8003d8c <HAL_TIM_IC_Start_IT+0x278>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d01d      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003d0c:	d018      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a1f      	ldr	r2, [pc, #124]	@ (8003d90 <HAL_TIM_IC_Start_IT+0x27c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d013      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4a1d      	ldr	r2, [pc, #116]	@ (8003d94 <HAL_TIM_IC_Start_IT+0x280>)
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00e      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4a1c      	ldr	r2, [pc, #112]	@ (8003d98 <HAL_TIM_IC_Start_IT+0x284>)
 8003d28:	4293      	cmp	r3, r2
 8003d2a:	d009      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	4a1a      	ldr	r2, [pc, #104]	@ (8003d9c <HAL_TIM_IC_Start_IT+0x288>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d004      	beq.n	8003d40 <HAL_TIM_IC_Start_IT+0x22c>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4a19      	ldr	r2, [pc, #100]	@ (8003da0 <HAL_TIM_IC_Start_IT+0x28c>)
 8003d3c:	4293      	cmp	r3, r2
 8003d3e:	d115      	bne.n	8003d6c <HAL_TIM_IC_Start_IT+0x258>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	689a      	ldr	r2, [r3, #8]
 8003d46:	4b17      	ldr	r3, [pc, #92]	@ (8003da4 <HAL_TIM_IC_Start_IT+0x290>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	2b06      	cmp	r3, #6
 8003d50:	d015      	beq.n	8003d7e <HAL_TIM_IC_Start_IT+0x26a>
 8003d52:	68bb      	ldr	r3, [r7, #8]
 8003d54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d58:	d011      	beq.n	8003d7e <HAL_TIM_IC_Start_IT+0x26a>
      {
        __HAL_TIM_ENABLE(htim);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0201 	orr.w	r2, r2, #1
 8003d68:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d6a:	e008      	b.n	8003d7e <HAL_TIM_IC_Start_IT+0x26a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	681a      	ldr	r2, [r3, #0]
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f042 0201 	orr.w	r2, r2, #1
 8003d7a:	601a      	str	r2, [r3, #0]
 8003d7c:	e000      	b.n	8003d80 <HAL_TIM_IC_Start_IT+0x26c>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d7e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003d80:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	40012c00 	.word	0x40012c00
 8003d90:	40000400 	.word	0x40000400
 8003d94:	40000800 	.word	0x40000800
 8003d98:	40000c00 	.word	0x40000c00
 8003d9c:	40013400 	.word	0x40013400
 8003da0:	40014000 	.word	0x40014000
 8003da4:	00010007 	.word	0x00010007

08003da8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003da8:	b580      	push	{r7, lr}
 8003daa:	b084      	sub	sp, #16
 8003dac:	af00      	add	r7, sp, #0
 8003dae:	6078      	str	r0, [r7, #4]
 8003db0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003db2:	2300      	movs	r3, #0
 8003db4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2b0c      	cmp	r3, #12
 8003dba:	d841      	bhi.n	8003e40 <HAL_TIM_IC_Stop_IT+0x98>
 8003dbc:	a201      	add	r2, pc, #4	@ (adr r2, 8003dc4 <HAL_TIM_IC_Stop_IT+0x1c>)
 8003dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc2:	bf00      	nop
 8003dc4:	08003df9 	.word	0x08003df9
 8003dc8:	08003e41 	.word	0x08003e41
 8003dcc:	08003e41 	.word	0x08003e41
 8003dd0:	08003e41 	.word	0x08003e41
 8003dd4:	08003e0b 	.word	0x08003e0b
 8003dd8:	08003e41 	.word	0x08003e41
 8003ddc:	08003e41 	.word	0x08003e41
 8003de0:	08003e41 	.word	0x08003e41
 8003de4:	08003e1d 	.word	0x08003e1d
 8003de8:	08003e41 	.word	0x08003e41
 8003dec:	08003e41 	.word	0x08003e41
 8003df0:	08003e41 	.word	0x08003e41
 8003df4:	08003e2f 	.word	0x08003e2f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	68da      	ldr	r2, [r3, #12]
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0202 	bic.w	r2, r2, #2
 8003e06:	60da      	str	r2, [r3, #12]
      break;
 8003e08:	e01d      	b.n	8003e46 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f022 0204 	bic.w	r2, r2, #4
 8003e18:	60da      	str	r2, [r3, #12]
      break;
 8003e1a:	e014      	b.n	8003e46 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f022 0208 	bic.w	r2, r2, #8
 8003e2a:	60da      	str	r2, [r3, #12]
      break;
 8003e2c:	e00b      	b.n	8003e46 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68da      	ldr	r2, [r3, #12]
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f022 0210 	bic.w	r2, r2, #16
 8003e3c:	60da      	str	r2, [r3, #12]
      break;
 8003e3e:	e002      	b.n	8003e46 <HAL_TIM_IC_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8003e40:	2301      	movs	r3, #1
 8003e42:	73fb      	strb	r3, [r7, #15]
      break;
 8003e44:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e46:	7bfb      	ldrb	r3, [r7, #15]
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d167      	bne.n	8003f1c <HAL_TIM_IC_Stop_IT+0x174>
  {
    /* Disable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2200      	movs	r2, #0
 8003e52:	6839      	ldr	r1, [r7, #0]
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 fc7e 	bl	8004756 <TIM_CCxChannelCmd>

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 8003e64:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10f      	bne.n	8003e8c <HAL_TIM_IC_Stop_IT+0xe4>
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6a1a      	ldr	r2, [r3, #32]
 8003e72:	f240 4344 	movw	r3, #1092	@ 0x444
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d107      	bne.n	8003e8c <HAL_TIM_IC_Stop_IT+0xe4>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	681a      	ldr	r2, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f022 0201 	bic.w	r2, r2, #1
 8003e8a:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d104      	bne.n	8003e9c <HAL_TIM_IC_Stop_IT+0xf4>
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2201      	movs	r2, #1
 8003e96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003e9a:	e023      	b.n	8003ee4 <HAL_TIM_IC_Stop_IT+0x13c>
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	2b04      	cmp	r3, #4
 8003ea0:	d104      	bne.n	8003eac <HAL_TIM_IC_Stop_IT+0x104>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2201      	movs	r2, #1
 8003ea6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003eaa:	e01b      	b.n	8003ee4 <HAL_TIM_IC_Stop_IT+0x13c>
 8003eac:	683b      	ldr	r3, [r7, #0]
 8003eae:	2b08      	cmp	r3, #8
 8003eb0:	d104      	bne.n	8003ebc <HAL_TIM_IC_Stop_IT+0x114>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003eba:	e013      	b.n	8003ee4 <HAL_TIM_IC_Stop_IT+0x13c>
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	2b0c      	cmp	r3, #12
 8003ec0:	d104      	bne.n	8003ecc <HAL_TIM_IC_Stop_IT+0x124>
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003eca:	e00b      	b.n	8003ee4 <HAL_TIM_IC_Stop_IT+0x13c>
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b10      	cmp	r3, #16
 8003ed0:	d104      	bne.n	8003edc <HAL_TIM_IC_Stop_IT+0x134>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003eda:	e003      	b.n	8003ee4 <HAL_TIM_IC_Stop_IT+0x13c>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003ee4:	683b      	ldr	r3, [r7, #0]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d104      	bne.n	8003ef4 <HAL_TIM_IC_Stop_IT+0x14c>
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2201      	movs	r2, #1
 8003eee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003ef2:	e013      	b.n	8003f1c <HAL_TIM_IC_Stop_IT+0x174>
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	2b04      	cmp	r3, #4
 8003ef8:	d104      	bne.n	8003f04 <HAL_TIM_IC_Stop_IT+0x15c>
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	2201      	movs	r2, #1
 8003efe:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f02:	e00b      	b.n	8003f1c <HAL_TIM_IC_Stop_IT+0x174>
 8003f04:	683b      	ldr	r3, [r7, #0]
 8003f06:	2b08      	cmp	r3, #8
 8003f08:	d104      	bne.n	8003f14 <HAL_TIM_IC_Stop_IT+0x16c>
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2201      	movs	r2, #1
 8003f0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003f12:	e003      	b.n	8003f1c <HAL_TIM_IC_Stop_IT+0x174>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
  }

  /* Return function status */
  return status;
 8003f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f1e:	4618      	mov	r0, r3
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop

08003f28 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b084      	sub	sp, #16
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	68db      	ldr	r3, [r3, #12]
 8003f36:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	691b      	ldr	r3, [r3, #16]
 8003f3e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d020      	beq.n	8003f8c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d01b      	beq.n	8003f8c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0202 	mvn.w	r2, #2
 8003f5c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2201      	movs	r2, #1
 8003f62:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	699b      	ldr	r3, [r3, #24]
 8003f6a:	f003 0303 	and.w	r3, r3, #3
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd f850 	bl	8001018 <HAL_TIM_IC_CaptureCallback>
 8003f78:	e005      	b.n	8003f86 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7a:	6878      	ldr	r0, [r7, #4]
 8003f7c:	f000 f9c6 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f80:	6878      	ldr	r0, [r7, #4]
 8003f82:	f000 f9cd 	bl	8004320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	f003 0304 	and.w	r3, r3, #4
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d020      	beq.n	8003fd8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	f003 0304 	and.w	r3, r3, #4
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d01b      	beq.n	8003fd8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	f06f 0204 	mvn.w	r2, #4
 8003fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2202      	movs	r2, #2
 8003fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d003      	beq.n	8003fc6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fbe:	6878      	ldr	r0, [r7, #4]
 8003fc0:	f7fd f82a 	bl	8001018 <HAL_TIM_IC_CaptureCallback>
 8003fc4:	e005      	b.n	8003fd2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f9a0 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f000 f9a7 	bl	8004320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003fd8:	68bb      	ldr	r3, [r7, #8]
 8003fda:	f003 0308 	and.w	r3, r3, #8
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d020      	beq.n	8004024 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	f003 0308 	and.w	r3, r3, #8
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d01b      	beq.n	8004024 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f06f 0208 	mvn.w	r2, #8
 8003ff4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2204      	movs	r2, #4
 8003ffa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	69db      	ldr	r3, [r3, #28]
 8004002:	f003 0303 	and.w	r3, r3, #3
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fd f804 	bl	8001018 <HAL_TIM_IC_CaptureCallback>
 8004010:	e005      	b.n	800401e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004012:	6878      	ldr	r0, [r7, #4]
 8004014:	f000 f97a 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004018:	6878      	ldr	r0, [r7, #4]
 800401a:	f000 f981 	bl	8004320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	2200      	movs	r2, #0
 8004022:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004024:	68bb      	ldr	r3, [r7, #8]
 8004026:	f003 0310 	and.w	r3, r3, #16
 800402a:	2b00      	cmp	r3, #0
 800402c:	d020      	beq.n	8004070 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f003 0310 	and.w	r3, r3, #16
 8004034:	2b00      	cmp	r3, #0
 8004036:	d01b      	beq.n	8004070 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f06f 0210 	mvn.w	r2, #16
 8004040:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2208      	movs	r2, #8
 8004046:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	69db      	ldr	r3, [r3, #28]
 800404e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004052:	2b00      	cmp	r3, #0
 8004054:	d003      	beq.n	800405e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004056:	6878      	ldr	r0, [r7, #4]
 8004058:	f7fc ffde 	bl	8001018 <HAL_TIM_IC_CaptureCallback>
 800405c:	e005      	b.n	800406a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 f954 	bl	800430c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f95b 	bl	8004320 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2200      	movs	r2, #0
 800406e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00c      	beq.n	8004094 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	f003 0301 	and.w	r3, r3, #1
 8004080:	2b00      	cmp	r3, #0
 8004082:	d007      	beq.n	8004094 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f06f 0201 	mvn.w	r2, #1
 800408c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800408e:	6878      	ldr	r0, [r7, #4]
 8004090:	f000 f932 	bl	80042f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004094:	68bb      	ldr	r3, [r7, #8]
 8004096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800409a:	2b00      	cmp	r3, #0
 800409c:	d104      	bne.n	80040a8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00c      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d007      	beq.n	80040c2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80040ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80040bc:	6878      	ldr	r0, [r7, #4]
 80040be:	f000 fc01 	bl	80048c4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d00c      	beq.n	80040e6 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d007      	beq.n	80040e6 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80040de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80040e0:	6878      	ldr	r0, [r7, #4]
 80040e2:	f000 fbf9 	bl	80048d8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80040e6:	68bb      	ldr	r3, [r7, #8]
 80040e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d00c      	beq.n	800410a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d007      	beq.n	800410a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004102:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004104:	6878      	ldr	r0, [r7, #4]
 8004106:	f000 f915 	bl	8004334 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800410a:	68bb      	ldr	r3, [r7, #8]
 800410c:	f003 0320 	and.w	r3, r3, #32
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00c      	beq.n	800412e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	f003 0320 	and.w	r3, r3, #32
 800411a:	2b00      	cmp	r3, #0
 800411c:	d007      	beq.n	800412e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f06f 0220 	mvn.w	r2, #32
 8004126:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 fbc1 	bl	80048b0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800412e:	bf00      	nop
 8004130:	3710      	adds	r7, #16
 8004132:	46bd      	mov	sp, r7
 8004134:	bd80      	pop	{r7, pc}

08004136 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004136:	b580      	push	{r7, lr}
 8004138:	b086      	sub	sp, #24
 800413a:	af00      	add	r7, sp, #0
 800413c:	60f8      	str	r0, [r7, #12]
 800413e:	60b9      	str	r1, [r7, #8]
 8004140:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004142:	2300      	movs	r3, #0
 8004144:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800414c:	2b01      	cmp	r3, #1
 800414e:	d101      	bne.n	8004154 <HAL_TIM_IC_ConfigChannel+0x1e>
 8004150:	2302      	movs	r3, #2
 8004152:	e088      	b.n	8004266 <HAL_TIM_IC_ConfigChannel+0x130>
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2b00      	cmp	r3, #0
 8004160:	d11b      	bne.n	800419a <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004166:	68bb      	ldr	r3, [r7, #8]
 8004168:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800416e:	68bb      	ldr	r3, [r7, #8]
 8004170:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8004172:	f000 f989 	bl	8004488 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	699a      	ldr	r2, [r3, #24]
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 020c 	bic.w	r2, r2, #12
 8004184:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	6999      	ldr	r1, [r3, #24]
 800418c:	68bb      	ldr	r3, [r7, #8]
 800418e:	689a      	ldr	r2, [r3, #8]
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	430a      	orrs	r2, r1
 8004196:	619a      	str	r2, [r3, #24]
 8004198:	e060      	b.n	800425c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2b04      	cmp	r3, #4
 800419e:	d11c      	bne.n	80041da <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80041a0:	68fb      	ldr	r3, [r7, #12]
 80041a2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041ac:	68bb      	ldr	r3, [r7, #8]
 80041ae:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 80041b0:	f000 f9f6 	bl	80045a0 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	699a      	ldr	r2, [r3, #24]
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 80041c2:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	6999      	ldr	r1, [r3, #24]
 80041ca:	68bb      	ldr	r3, [r7, #8]
 80041cc:	689b      	ldr	r3, [r3, #8]
 80041ce:	021a      	lsls	r2, r3, #8
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	430a      	orrs	r2, r1
 80041d6:	619a      	str	r2, [r3, #24]
 80041d8:	e040      	b.n	800425c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2b08      	cmp	r3, #8
 80041de:	d11b      	bne.n	8004218 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 80041e8:	68bb      	ldr	r3, [r7, #8]
 80041ea:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 80041f0:	f000 fa26 	bl	8004640 <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	69da      	ldr	r2, [r3, #28]
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f022 020c 	bic.w	r2, r2, #12
 8004202:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	69d9      	ldr	r1, [r3, #28]
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	689a      	ldr	r2, [r3, #8]
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	430a      	orrs	r2, r1
 8004214:	61da      	str	r2, [r3, #28]
 8004216:	e021      	b.n	800425c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b0c      	cmp	r3, #12
 800421c:	d11c      	bne.n	8004258 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 800422e:	f000 fa55 	bl	80046dc <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	69da      	ldr	r2, [r3, #28]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8004240:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	69d9      	ldr	r1, [r3, #28]
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	689b      	ldr	r3, [r3, #8]
 800424c:	021a      	lsls	r2, r3, #8
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	430a      	orrs	r2, r1
 8004254:	61da      	str	r2, [r3, #28]
 8004256:	e001      	b.n	800425c <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8004258:	2301      	movs	r3, #1
 800425a:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2200      	movs	r2, #0
 8004260:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004264:	7dfb      	ldrb	r3, [r7, #23]
}
 8004266:	4618      	mov	r0, r3
 8004268:	3718      	adds	r7, #24
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004270:	b480      	push	{r7}
 8004272:	b085      	sub	sp, #20
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 800427a:	2300      	movs	r3, #0
 800427c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 800427e:	683b      	ldr	r3, [r7, #0]
 8004280:	2b0c      	cmp	r3, #12
 8004282:	d831      	bhi.n	80042e8 <HAL_TIM_ReadCapturedValue+0x78>
 8004284:	a201      	add	r2, pc, #4	@ (adr r2, 800428c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004286:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800428a:	bf00      	nop
 800428c:	080042c1 	.word	0x080042c1
 8004290:	080042e9 	.word	0x080042e9
 8004294:	080042e9 	.word	0x080042e9
 8004298:	080042e9 	.word	0x080042e9
 800429c:	080042cb 	.word	0x080042cb
 80042a0:	080042e9 	.word	0x080042e9
 80042a4:	080042e9 	.word	0x080042e9
 80042a8:	080042e9 	.word	0x080042e9
 80042ac:	080042d5 	.word	0x080042d5
 80042b0:	080042e9 	.word	0x080042e9
 80042b4:	080042e9 	.word	0x080042e9
 80042b8:	080042e9 	.word	0x080042e9
 80042bc:	080042df 	.word	0x080042df
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042c6:	60fb      	str	r3, [r7, #12]

      break;
 80042c8:	e00f      	b.n	80042ea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042d0:	60fb      	str	r3, [r7, #12]

      break;
 80042d2:	e00a      	b.n	80042ea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042da:	60fb      	str	r3, [r7, #12]

      break;
 80042dc:	e005      	b.n	80042ea <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e4:	60fb      	str	r3, [r7, #12]

      break;
 80042e6:	e000      	b.n	80042ea <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 80042e8:	bf00      	nop
  }

  return tmpreg;
 80042ea:	68fb      	ldr	r3, [r7, #12]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3714      	adds	r7, #20
 80042f0:	46bd      	mov	sp, r7
 80042f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f6:	4770      	bx	lr

080042f8 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042f8:	b480      	push	{r7}
 80042fa:	b083      	sub	sp, #12
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004300:	bf00      	nop
 8004302:	370c      	adds	r7, #12
 8004304:	46bd      	mov	sp, r7
 8004306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800430a:	4770      	bx	lr

0800430c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431e:	4770      	bx	lr

08004320 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004320:	b480      	push	{r7}
 8004322:	b083      	sub	sp, #12
 8004324:	af00      	add	r7, sp, #0
 8004326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004328:	bf00      	nop
 800432a:	370c      	adds	r7, #12
 800432c:	46bd      	mov	sp, r7
 800432e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004332:	4770      	bx	lr

08004334 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800433c:	bf00      	nop
 800433e:	370c      	adds	r7, #12
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr

08004348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a43      	ldr	r2, [pc, #268]	@ (8004468 <TIM_Base_SetConfig+0x120>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d013      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004366:	d00f      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a40      	ldr	r2, [pc, #256]	@ (800446c <TIM_Base_SetConfig+0x124>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d00b      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	4a3f      	ldr	r2, [pc, #252]	@ (8004470 <TIM_Base_SetConfig+0x128>)
 8004374:	4293      	cmp	r3, r2
 8004376:	d007      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	4a3e      	ldr	r2, [pc, #248]	@ (8004474 <TIM_Base_SetConfig+0x12c>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d003      	beq.n	8004388 <TIM_Base_SetConfig+0x40>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	4a3d      	ldr	r2, [pc, #244]	@ (8004478 <TIM_Base_SetConfig+0x130>)
 8004384:	4293      	cmp	r3, r2
 8004386:	d108      	bne.n	800439a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800438e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004390:	683b      	ldr	r3, [r7, #0]
 8004392:	685b      	ldr	r3, [r3, #4]
 8004394:	68fa      	ldr	r2, [r7, #12]
 8004396:	4313      	orrs	r3, r2
 8004398:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a32      	ldr	r2, [pc, #200]	@ (8004468 <TIM_Base_SetConfig+0x120>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d01f      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043a8:	d01b      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a2f      	ldr	r2, [pc, #188]	@ (800446c <TIM_Base_SetConfig+0x124>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d017      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	4a2e      	ldr	r2, [pc, #184]	@ (8004470 <TIM_Base_SetConfig+0x128>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d013      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a2d      	ldr	r2, [pc, #180]	@ (8004474 <TIM_Base_SetConfig+0x12c>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00f      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	4a2c      	ldr	r2, [pc, #176]	@ (8004478 <TIM_Base_SetConfig+0x130>)
 80043c6:	4293      	cmp	r3, r2
 80043c8:	d00b      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a2b      	ldr	r2, [pc, #172]	@ (800447c <TIM_Base_SetConfig+0x134>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d007      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a2a      	ldr	r2, [pc, #168]	@ (8004480 <TIM_Base_SetConfig+0x138>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d003      	beq.n	80043e2 <TIM_Base_SetConfig+0x9a>
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	4a29      	ldr	r2, [pc, #164]	@ (8004484 <TIM_Base_SetConfig+0x13c>)
 80043de:	4293      	cmp	r3, r2
 80043e0:	d108      	bne.n	80043f4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	68db      	ldr	r3, [r3, #12]
 80043ee:	68fa      	ldr	r2, [r7, #12]
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043fa:	683b      	ldr	r3, [r7, #0]
 80043fc:	695b      	ldr	r3, [r3, #20]
 80043fe:	4313      	orrs	r3, r2
 8004400:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	689a      	ldr	r2, [r3, #8]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	681a      	ldr	r2, [r3, #0]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	4a14      	ldr	r2, [pc, #80]	@ (8004468 <TIM_Base_SetConfig+0x120>)
 8004416:	4293      	cmp	r3, r2
 8004418:	d00f      	beq.n	800443a <TIM_Base_SetConfig+0xf2>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	4a16      	ldr	r2, [pc, #88]	@ (8004478 <TIM_Base_SetConfig+0x130>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00b      	beq.n	800443a <TIM_Base_SetConfig+0xf2>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	4a15      	ldr	r2, [pc, #84]	@ (800447c <TIM_Base_SetConfig+0x134>)
 8004426:	4293      	cmp	r3, r2
 8004428:	d007      	beq.n	800443a <TIM_Base_SetConfig+0xf2>
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	4a14      	ldr	r2, [pc, #80]	@ (8004480 <TIM_Base_SetConfig+0x138>)
 800442e:	4293      	cmp	r3, r2
 8004430:	d003      	beq.n	800443a <TIM_Base_SetConfig+0xf2>
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	4a13      	ldr	r2, [pc, #76]	@ (8004484 <TIM_Base_SetConfig+0x13c>)
 8004436:	4293      	cmp	r3, r2
 8004438:	d103      	bne.n	8004442 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	691a      	ldr	r2, [r3, #16]
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f043 0204 	orr.w	r2, r3, #4
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2201      	movs	r2, #1
 8004452:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	68fa      	ldr	r2, [r7, #12]
 8004458:	601a      	str	r2, [r3, #0]
}
 800445a:	bf00      	nop
 800445c:	3714      	adds	r7, #20
 800445e:	46bd      	mov	sp, r7
 8004460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004464:	4770      	bx	lr
 8004466:	bf00      	nop
 8004468:	40012c00 	.word	0x40012c00
 800446c:	40000400 	.word	0x40000400
 8004470:	40000800 	.word	0x40000800
 8004474:	40000c00 	.word	0x40000c00
 8004478:	40013400 	.word	0x40013400
 800447c:	40014000 	.word	0x40014000
 8004480:	40014400 	.word	0x40014400
 8004484:	40014800 	.word	0x40014800

08004488 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004488:	b480      	push	{r7}
 800448a:	b087      	sub	sp, #28
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
 8004494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6a1b      	ldr	r3, [r3, #32]
 800449a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	f023 0201 	bic.w	r2, r3, #1
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 1N: Reset the CC1NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	4a35      	ldr	r2, [pc, #212]	@ (8004580 <TIM_TI1_SetConfig+0xf8>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d00f      	beq.n	80044d0 <TIM_TI1_SetConfig+0x48>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	4a34      	ldr	r2, [pc, #208]	@ (8004584 <TIM_TI1_SetConfig+0xfc>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d00b      	beq.n	80044d0 <TIM_TI1_SetConfig+0x48>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	4a33      	ldr	r2, [pc, #204]	@ (8004588 <TIM_TI1_SetConfig+0x100>)
 80044bc:	4293      	cmp	r3, r2
 80044be:	d007      	beq.n	80044d0 <TIM_TI1_SetConfig+0x48>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	4a32      	ldr	r2, [pc, #200]	@ (800458c <TIM_TI1_SetConfig+0x104>)
 80044c4:	4293      	cmp	r3, r2
 80044c6:	d003      	beq.n	80044d0 <TIM_TI1_SetConfig+0x48>
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4a31      	ldr	r2, [pc, #196]	@ (8004590 <TIM_TI1_SetConfig+0x108>)
 80044cc:	4293      	cmp	r3, r2
 80044ce:	d105      	bne.n	80044dc <TIM_TI1_SetConfig+0x54>
  {
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	6a1b      	ldr	r3, [r3, #32]
 80044d4:	f023 0204 	bic.w	r2, r3, #4
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	699b      	ldr	r3, [r3, #24]
 80044e0:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	4a26      	ldr	r2, [pc, #152]	@ (8004580 <TIM_TI1_SetConfig+0xf8>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d017      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044f0:	d013      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	4a27      	ldr	r2, [pc, #156]	@ (8004594 <TIM_TI1_SetConfig+0x10c>)
 80044f6:	4293      	cmp	r3, r2
 80044f8:	d00f      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	4a26      	ldr	r2, [pc, #152]	@ (8004598 <TIM_TI1_SetConfig+0x110>)
 80044fe:	4293      	cmp	r3, r2
 8004500:	d00b      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a25      	ldr	r2, [pc, #148]	@ (800459c <TIM_TI1_SetConfig+0x114>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d007      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	4a1d      	ldr	r2, [pc, #116]	@ (8004584 <TIM_TI1_SetConfig+0xfc>)
 800450e:	4293      	cmp	r3, r2
 8004510:	d003      	beq.n	800451a <TIM_TI1_SetConfig+0x92>
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	4a1c      	ldr	r2, [pc, #112]	@ (8004588 <TIM_TI1_SetConfig+0x100>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d101      	bne.n	800451e <TIM_TI1_SetConfig+0x96>
 800451a:	2301      	movs	r3, #1
 800451c:	e000      	b.n	8004520 <TIM_TI1_SetConfig+0x98>
 800451e:	2300      	movs	r3, #0
 8004520:	2b00      	cmp	r3, #0
 8004522:	d008      	beq.n	8004536 <TIM_TI1_SetConfig+0xae>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004524:	697b      	ldr	r3, [r7, #20]
 8004526:	f023 0303 	bic.w	r3, r3, #3
 800452a:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800452c:	697a      	ldr	r2, [r7, #20]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
 8004534:	e003      	b.n	800453e <TIM_TI1_SetConfig+0xb6>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f043 0301 	orr.w	r3, r3, #1
 800453c:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004544:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	011b      	lsls	r3, r3, #4
 800454a:	b2db      	uxtb	r3, r3
 800454c:	697a      	ldr	r2, [r7, #20]
 800454e:	4313      	orrs	r3, r2
 8004550:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	f023 030a 	bic.w	r3, r3, #10
 8004558:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	f003 030a 	and.w	r3, r3, #10
 8004560:	693a      	ldr	r2, [r7, #16]
 8004562:	4313      	orrs	r3, r2
 8004564:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	693a      	ldr	r2, [r7, #16]
 8004570:	621a      	str	r2, [r3, #32]
}
 8004572:	bf00      	nop
 8004574:	371c      	adds	r7, #28
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
 800457e:	bf00      	nop
 8004580:	40012c00 	.word	0x40012c00
 8004584:	40013400 	.word	0x40013400
 8004588:	40014000 	.word	0x40014000
 800458c:	40014400 	.word	0x40014400
 8004590:	40014800 	.word	0x40014800
 8004594:	40000400 	.word	0x40000400
 8004598:	40000800 	.word	0x40000800
 800459c:	40000c00 	.word	0x40000c00

080045a0 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b087      	sub	sp, #28
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	60f8      	str	r0, [r7, #12]
 80045a8:	60b9      	str	r1, [r7, #8]
 80045aa:	607a      	str	r2, [r7, #4]
 80045ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6a1b      	ldr	r3, [r3, #32]
 80045b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	6a1b      	ldr	r3, [r3, #32]
 80045b8:	f023 0210 	bic.w	r2, r3, #16
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 2N: Reset the CC2NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	4a1d      	ldr	r2, [pc, #116]	@ (8004638 <TIM_TI2_SetConfig+0x98>)
 80045c4:	4293      	cmp	r3, r2
 80045c6:	d003      	beq.n	80045d0 <TIM_TI2_SetConfig+0x30>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4a1c      	ldr	r2, [pc, #112]	@ (800463c <TIM_TI2_SetConfig+0x9c>)
 80045cc:	4293      	cmp	r3, r2
 80045ce:	d105      	bne.n	80045dc <TIM_TI2_SetConfig+0x3c>
  {
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6a1b      	ldr	r3, [r3, #32]
 80045d4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = TIMx->CCMR1;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	699b      	ldr	r3, [r3, #24]
 80045e0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80045e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	021b      	lsls	r3, r3, #8
 80045ee:	693a      	ldr	r2, [r7, #16]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045f4:	693b      	ldr	r3, [r7, #16]
 80045f6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	031b      	lsls	r3, r3, #12
 8004600:	b29b      	uxth	r3, r3
 8004602:	693a      	ldr	r2, [r7, #16]
 8004604:	4313      	orrs	r3, r2
 8004606:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800460e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004610:	68bb      	ldr	r3, [r7, #8]
 8004612:	011b      	lsls	r3, r3, #4
 8004614:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 8004618:	697a      	ldr	r2, [r7, #20]
 800461a:	4313      	orrs	r3, r2
 800461c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	697a      	ldr	r2, [r7, #20]
 8004628:	621a      	str	r2, [r3, #32]
}
 800462a:	bf00      	nop
 800462c:	371c      	adds	r7, #28
 800462e:	46bd      	mov	sp, r7
 8004630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004634:	4770      	bx	lr
 8004636:	bf00      	nop
 8004638:	40012c00 	.word	0x40012c00
 800463c:	40013400 	.word	0x40013400

08004640 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004640:	b480      	push	{r7}
 8004642:	b087      	sub	sp, #28
 8004644:	af00      	add	r7, sp, #0
 8004646:	60f8      	str	r0, [r7, #12]
 8004648:	60b9      	str	r1, [r7, #8]
 800464a:	607a      	str	r2, [r7, #4]
 800464c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	6a1b      	ldr	r3, [r3, #32]
 8004658:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	621a      	str	r2, [r3, #32]
  /* Disable the Channel 3N: Reset the CC3NE Bit */
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	4a1c      	ldr	r2, [pc, #112]	@ (80046d4 <TIM_TI3_SetConfig+0x94>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d003      	beq.n	8004670 <TIM_TI3_SetConfig+0x30>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	4a1b      	ldr	r2, [pc, #108]	@ (80046d8 <TIM_TI3_SetConfig+0x98>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d105      	bne.n	800467c <TIM_TI3_SetConfig+0x3c>
  {
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a1b      	ldr	r3, [r3, #32]
 8004674:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	621a      	str	r2, [r3, #32]
  }

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	69db      	ldr	r3, [r3, #28]
 8004680:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f023 0303 	bic.w	r3, r3, #3
 8004688:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	4313      	orrs	r3, r2
 8004690:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004698:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	011b      	lsls	r3, r3, #4
 800469e:	b2db      	uxtb	r3, r3
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	4313      	orrs	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 80046ac:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80046ae:	68bb      	ldr	r3, [r7, #8]
 80046b0:	021b      	lsls	r3, r3, #8
 80046b2:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 80046b6:	697a      	ldr	r2, [r7, #20]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	697a      	ldr	r2, [r7, #20]
 80046c6:	621a      	str	r2, [r3, #32]
}
 80046c8:	bf00      	nop
 80046ca:	371c      	adds	r7, #28
 80046cc:	46bd      	mov	sp, r7
 80046ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d2:	4770      	bx	lr
 80046d4:	40012c00 	.word	0x40012c00
 80046d8:	40013400 	.word	0x40013400

080046dc <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80046dc:	b480      	push	{r7}
 80046de:	b087      	sub	sp, #28
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	60f8      	str	r0, [r7, #12]
 80046e4:	60b9      	str	r1, [r7, #8]
 80046e6:	607a      	str	r2, [r7, #4]
 80046e8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6a1b      	ldr	r3, [r3, #32]
 80046ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	6a1b      	ldr	r3, [r3, #32]
 80046f4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = TIMx->CCMR2;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	69db      	ldr	r3, [r3, #28]
 8004700:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004708:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	021b      	lsls	r3, r3, #8
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	4313      	orrs	r3, r2
 8004712:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800471a:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	031b      	lsls	r3, r3, #12
 8004720:	b29b      	uxth	r3, r3
 8004722:	693a      	ldr	r2, [r7, #16]
 8004724:	4313      	orrs	r3, r2
 8004726:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 800472e:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	031b      	lsls	r3, r3, #12
 8004734:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 8004738:	697a      	ldr	r2, [r7, #20]
 800473a:	4313      	orrs	r3, r2
 800473c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	697a      	ldr	r2, [r7, #20]
 8004748:	621a      	str	r2, [r3, #32]
}
 800474a:	bf00      	nop
 800474c:	371c      	adds	r7, #28
 800474e:	46bd      	mov	sp, r7
 8004750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004754:	4770      	bx	lr

08004756 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004756:	b480      	push	{r7}
 8004758:	b087      	sub	sp, #28
 800475a:	af00      	add	r7, sp, #0
 800475c:	60f8      	str	r0, [r7, #12]
 800475e:	60b9      	str	r1, [r7, #8]
 8004760:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004762:	68bb      	ldr	r3, [r7, #8]
 8004764:	f003 031f 	and.w	r3, r3, #31
 8004768:	2201      	movs	r2, #1
 800476a:	fa02 f303 	lsl.w	r3, r2, r3
 800476e:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6a1a      	ldr	r2, [r3, #32]
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	43db      	mvns	r3, r3
 8004778:	401a      	ands	r2, r3
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6a1a      	ldr	r2, [r3, #32]
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	f003 031f 	and.w	r3, r3, #31
 8004788:	6879      	ldr	r1, [r7, #4]
 800478a:	fa01 f303 	lsl.w	r3, r1, r3
 800478e:	431a      	orrs	r2, r3
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	621a      	str	r2, [r3, #32]
}
 8004794:	bf00      	nop
 8004796:	371c      	adds	r7, #28
 8004798:	46bd      	mov	sp, r7
 800479a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479e:	4770      	bx	lr

080047a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b085      	sub	sp, #20
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d101      	bne.n	80047b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047b4:	2302      	movs	r3, #2
 80047b6:	e068      	b.n	800488a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2201      	movs	r2, #1
 80047bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2202      	movs	r2, #2
 80047c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	689b      	ldr	r3, [r3, #8]
 80047d6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	4a2e      	ldr	r2, [pc, #184]	@ (8004898 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d004      	beq.n	80047ec <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	4a2d      	ldr	r2, [pc, #180]	@ (800489c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80047e8:	4293      	cmp	r3, r2
 80047ea:	d108      	bne.n	80047fe <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80047f2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	685b      	ldr	r3, [r3, #4]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004804:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4313      	orrs	r3, r2
 800480e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a1e      	ldr	r2, [pc, #120]	@ (8004898 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d01d      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800482a:	d018      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a1b      	ldr	r2, [pc, #108]	@ (80048a0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a1a      	ldr	r2, [pc, #104]	@ (80048a4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d00e      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a18      	ldr	r2, [pc, #96]	@ (80048a8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d009      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a13      	ldr	r2, [pc, #76]	@ (800489c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d004      	beq.n	800485e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a14      	ldr	r2, [pc, #80]	@ (80048ac <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d10c      	bne.n	8004878 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800485e:	68bb      	ldr	r3, [r7, #8]
 8004860:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004864:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4313      	orrs	r3, r2
 800486e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	2201      	movs	r2, #1
 800487c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004888:	2300      	movs	r3, #0
}
 800488a:	4618      	mov	r0, r3
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	40012c00 	.word	0x40012c00
 800489c:	40013400 	.word	0x40013400
 80048a0:	40000400 	.word	0x40000400
 80048a4:	40000800 	.word	0x40000800
 80048a8:	40000c00 	.word	0x40000c00
 80048ac:	40014000 	.word	0x40014000

080048b0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048b0:	b480      	push	{r7}
 80048b2:	b083      	sub	sp, #12
 80048b4:	af00      	add	r7, sp, #0
 80048b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048b8:	bf00      	nop
 80048ba:	370c      	adds	r7, #12
 80048bc:	46bd      	mov	sp, r7
 80048be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c2:	4770      	bx	lr

080048c4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b083      	sub	sp, #12
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048cc:	bf00      	nop
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d6:	4770      	bx	lr

080048d8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80048d8:	b480      	push	{r7}
 80048da:	b083      	sub	sp, #12
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80048e0:	bf00      	nop
 80048e2:	370c      	adds	r7, #12
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e040      	b.n	8004980 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004902:	2b00      	cmp	r3, #0
 8004904:	d106      	bne.n	8004914 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800490e:	6878      	ldr	r0, [r7, #4]
 8004910:	f7fc fa1e 	bl	8000d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	2224      	movs	r2, #36	@ 0x24
 8004918:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	681a      	ldr	r2, [r3, #0]
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f022 0201 	bic.w	r2, r2, #1
 8004928:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800492e:	2b00      	cmp	r3, #0
 8004930:	d002      	beq.n	8004938 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004932:	6878      	ldr	r0, [r7, #4]
 8004934:	f000 fb74 	bl	8005020 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004938:	6878      	ldr	r0, [r7, #4]
 800493a:	f000 f8b9 	bl	8004ab0 <UART_SetConfig>
 800493e:	4603      	mov	r3, r0
 8004940:	2b01      	cmp	r3, #1
 8004942:	d101      	bne.n	8004948 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e01b      	b.n	8004980 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	685a      	ldr	r2, [r3, #4]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004956:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	689a      	ldr	r2, [r3, #8]
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004966:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	681a      	ldr	r2, [r3, #0]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f042 0201 	orr.w	r2, r2, #1
 8004976:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004978:	6878      	ldr	r0, [r7, #4]
 800497a:	f000 fbf3 	bl	8005164 <UART_CheckIdleState>
 800497e:	4603      	mov	r3, r0
}
 8004980:	4618      	mov	r0, r3
 8004982:	3708      	adds	r7, #8
 8004984:	46bd      	mov	sp, r7
 8004986:	bd80      	pop	{r7, pc}

08004988 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b08a      	sub	sp, #40	@ 0x28
 800498c:	af02      	add	r7, sp, #8
 800498e:	60f8      	str	r0, [r7, #12]
 8004990:	60b9      	str	r1, [r7, #8]
 8004992:	603b      	str	r3, [r7, #0]
 8004994:	4613      	mov	r3, r2
 8004996:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800499c:	2b20      	cmp	r3, #32
 800499e:	f040 8081 	bne.w	8004aa4 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d002      	beq.n	80049ae <HAL_UART_Transmit+0x26>
 80049a8:	88fb      	ldrh	r3, [r7, #6]
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d101      	bne.n	80049b2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e079      	b.n	8004aa6 <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	2200      	movs	r2, #0
 80049b6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	2221      	movs	r2, #33	@ 0x21
 80049be:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80049c0:	f7fc fcd2 	bl	8001368 <HAL_GetTick>
 80049c4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	88fa      	ldrh	r2, [r7, #6]
 80049ca:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	88fa      	ldrh	r2, [r7, #6]
 80049d2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049de:	d108      	bne.n	80049f2 <HAL_UART_Transmit+0x6a>
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d104      	bne.n	80049f2 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 80049e8:	2300      	movs	r3, #0
 80049ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	61bb      	str	r3, [r7, #24]
 80049f0:	e003      	b.n	80049fa <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 80049f2:	68bb      	ldr	r3, [r7, #8]
 80049f4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80049f6:	2300      	movs	r3, #0
 80049f8:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80049fa:	e038      	b.n	8004a6e <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	9300      	str	r3, [sp, #0]
 8004a00:	697b      	ldr	r3, [r7, #20]
 8004a02:	2200      	movs	r2, #0
 8004a04:	2180      	movs	r1, #128	@ 0x80
 8004a06:	68f8      	ldr	r0, [r7, #12]
 8004a08:	f000 fc54 	bl	80052b4 <UART_WaitOnFlagUntilTimeout>
 8004a0c:	4603      	mov	r3, r0
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	d004      	beq.n	8004a1c <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2220      	movs	r2, #32
 8004a16:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004a18:	2303      	movs	r3, #3
 8004a1a:	e044      	b.n	8004aa6 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8004a1c:	69fb      	ldr	r3, [r7, #28]
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d10b      	bne.n	8004a3a <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004a22:	69bb      	ldr	r3, [r7, #24]
 8004a24:	881b      	ldrh	r3, [r3, #0]
 8004a26:	461a      	mov	r2, r3
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a30:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	3302      	adds	r3, #2
 8004a36:	61bb      	str	r3, [r7, #24]
 8004a38:	e007      	b.n	8004a4a <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004a3a:	69fb      	ldr	r3, [r7, #28]
 8004a3c:	781a      	ldrb	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004a44:	69fb      	ldr	r3, [r7, #28]
 8004a46:	3301      	adds	r3, #1
 8004a48:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a4e:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8004a52:	2b21      	cmp	r3, #33	@ 0x21
 8004a54:	d109      	bne.n	8004a6a <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 8004a68:	e001      	b.n	8004a6e <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	e01b      	b.n	8004aa6 <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004a74:	b29b      	uxth	r3, r3
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d1c0      	bne.n	80049fc <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004a7a:	683b      	ldr	r3, [r7, #0]
 8004a7c:	9300      	str	r3, [sp, #0]
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	2200      	movs	r2, #0
 8004a82:	2140      	movs	r1, #64	@ 0x40
 8004a84:	68f8      	ldr	r0, [r7, #12]
 8004a86:	f000 fc15 	bl	80052b4 <UART_WaitOnFlagUntilTimeout>
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d004      	beq.n	8004a9a <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2220      	movs	r2, #32
 8004a94:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004a96:	2303      	movs	r3, #3
 8004a98:	e005      	b.n	8004aa6 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2220      	movs	r2, #32
 8004a9e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	e000      	b.n	8004aa6 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004aa4:	2302      	movs	r3, #2
  }
}
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	3720      	adds	r7, #32
 8004aaa:	46bd      	mov	sp, r7
 8004aac:	bd80      	pop	{r7, pc}
	...

08004ab0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ab0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ab4:	b08a      	sub	sp, #40	@ 0x28
 8004ab6:	af00      	add	r7, sp, #0
 8004ab8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004aba:	2300      	movs	r3, #0
 8004abc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	689a      	ldr	r2, [r3, #8]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	431a      	orrs	r2, r3
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	431a      	orrs	r2, r3
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	69db      	ldr	r3, [r3, #28]
 8004ad4:	4313      	orrs	r3, r2
 8004ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	4ba4      	ldr	r3, [pc, #656]	@ (8004d70 <UART_SetConfig+0x2c0>)
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	6812      	ldr	r2, [r2, #0]
 8004ae6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ae8:	430b      	orrs	r3, r1
 8004aea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	68da      	ldr	r2, [r3, #12]
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	430a      	orrs	r2, r1
 8004b00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	699b      	ldr	r3, [r3, #24]
 8004b06:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a99      	ldr	r2, [pc, #612]	@ (8004d74 <UART_SetConfig+0x2c4>)
 8004b0e:	4293      	cmp	r3, r2
 8004b10:	d004      	beq.n	8004b1c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b18:	4313      	orrs	r3, r2
 8004b1a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	689b      	ldr	r3, [r3, #8]
 8004b22:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2c:	430a      	orrs	r2, r1
 8004b2e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a90      	ldr	r2, [pc, #576]	@ (8004d78 <UART_SetConfig+0x2c8>)
 8004b36:	4293      	cmp	r3, r2
 8004b38:	d126      	bne.n	8004b88 <UART_SetConfig+0xd8>
 8004b3a:	4b90      	ldr	r3, [pc, #576]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b40:	f003 0303 	and.w	r3, r3, #3
 8004b44:	2b03      	cmp	r3, #3
 8004b46:	d81b      	bhi.n	8004b80 <UART_SetConfig+0xd0>
 8004b48:	a201      	add	r2, pc, #4	@ (adr r2, 8004b50 <UART_SetConfig+0xa0>)
 8004b4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4e:	bf00      	nop
 8004b50:	08004b61 	.word	0x08004b61
 8004b54:	08004b71 	.word	0x08004b71
 8004b58:	08004b69 	.word	0x08004b69
 8004b5c:	08004b79 	.word	0x08004b79
 8004b60:	2301      	movs	r3, #1
 8004b62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b66:	e116      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004b68:	2302      	movs	r3, #2
 8004b6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b6e:	e112      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004b70:	2304      	movs	r3, #4
 8004b72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b76:	e10e      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004b78:	2308      	movs	r3, #8
 8004b7a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b7e:	e10a      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004b80:	2310      	movs	r3, #16
 8004b82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004b86:	e106      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a7c      	ldr	r2, [pc, #496]	@ (8004d80 <UART_SetConfig+0x2d0>)
 8004b8e:	4293      	cmp	r3, r2
 8004b90:	d138      	bne.n	8004c04 <UART_SetConfig+0x154>
 8004b92:	4b7a      	ldr	r3, [pc, #488]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b98:	f003 030c 	and.w	r3, r3, #12
 8004b9c:	2b0c      	cmp	r3, #12
 8004b9e:	d82d      	bhi.n	8004bfc <UART_SetConfig+0x14c>
 8004ba0:	a201      	add	r2, pc, #4	@ (adr r2, 8004ba8 <UART_SetConfig+0xf8>)
 8004ba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ba6:	bf00      	nop
 8004ba8:	08004bdd 	.word	0x08004bdd
 8004bac:	08004bfd 	.word	0x08004bfd
 8004bb0:	08004bfd 	.word	0x08004bfd
 8004bb4:	08004bfd 	.word	0x08004bfd
 8004bb8:	08004bed 	.word	0x08004bed
 8004bbc:	08004bfd 	.word	0x08004bfd
 8004bc0:	08004bfd 	.word	0x08004bfd
 8004bc4:	08004bfd 	.word	0x08004bfd
 8004bc8:	08004be5 	.word	0x08004be5
 8004bcc:	08004bfd 	.word	0x08004bfd
 8004bd0:	08004bfd 	.word	0x08004bfd
 8004bd4:	08004bfd 	.word	0x08004bfd
 8004bd8:	08004bf5 	.word	0x08004bf5
 8004bdc:	2300      	movs	r3, #0
 8004bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004be2:	e0d8      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004be4:	2302      	movs	r3, #2
 8004be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bea:	e0d4      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004bec:	2304      	movs	r3, #4
 8004bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bf2:	e0d0      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004bf4:	2308      	movs	r3, #8
 8004bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004bfa:	e0cc      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004bfc:	2310      	movs	r3, #16
 8004bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c02:	e0c8      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	4a5e      	ldr	r2, [pc, #376]	@ (8004d84 <UART_SetConfig+0x2d4>)
 8004c0a:	4293      	cmp	r3, r2
 8004c0c:	d125      	bne.n	8004c5a <UART_SetConfig+0x1aa>
 8004c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c14:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004c18:	2b30      	cmp	r3, #48	@ 0x30
 8004c1a:	d016      	beq.n	8004c4a <UART_SetConfig+0x19a>
 8004c1c:	2b30      	cmp	r3, #48	@ 0x30
 8004c1e:	d818      	bhi.n	8004c52 <UART_SetConfig+0x1a2>
 8004c20:	2b20      	cmp	r3, #32
 8004c22:	d00a      	beq.n	8004c3a <UART_SetConfig+0x18a>
 8004c24:	2b20      	cmp	r3, #32
 8004c26:	d814      	bhi.n	8004c52 <UART_SetConfig+0x1a2>
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d002      	beq.n	8004c32 <UART_SetConfig+0x182>
 8004c2c:	2b10      	cmp	r3, #16
 8004c2e:	d008      	beq.n	8004c42 <UART_SetConfig+0x192>
 8004c30:	e00f      	b.n	8004c52 <UART_SetConfig+0x1a2>
 8004c32:	2300      	movs	r3, #0
 8004c34:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c38:	e0ad      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c3a:	2302      	movs	r3, #2
 8004c3c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c40:	e0a9      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c42:	2304      	movs	r3, #4
 8004c44:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c48:	e0a5      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c4a:	2308      	movs	r3, #8
 8004c4c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c50:	e0a1      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c52:	2310      	movs	r3, #16
 8004c54:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c58:	e09d      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a4a      	ldr	r2, [pc, #296]	@ (8004d88 <UART_SetConfig+0x2d8>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	d125      	bne.n	8004cb0 <UART_SetConfig+0x200>
 8004c64:	4b45      	ldr	r3, [pc, #276]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004c66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c6a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004c6e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c70:	d016      	beq.n	8004ca0 <UART_SetConfig+0x1f0>
 8004c72:	2bc0      	cmp	r3, #192	@ 0xc0
 8004c74:	d818      	bhi.n	8004ca8 <UART_SetConfig+0x1f8>
 8004c76:	2b80      	cmp	r3, #128	@ 0x80
 8004c78:	d00a      	beq.n	8004c90 <UART_SetConfig+0x1e0>
 8004c7a:	2b80      	cmp	r3, #128	@ 0x80
 8004c7c:	d814      	bhi.n	8004ca8 <UART_SetConfig+0x1f8>
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d002      	beq.n	8004c88 <UART_SetConfig+0x1d8>
 8004c82:	2b40      	cmp	r3, #64	@ 0x40
 8004c84:	d008      	beq.n	8004c98 <UART_SetConfig+0x1e8>
 8004c86:	e00f      	b.n	8004ca8 <UART_SetConfig+0x1f8>
 8004c88:	2300      	movs	r3, #0
 8004c8a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c8e:	e082      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c90:	2302      	movs	r3, #2
 8004c92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c96:	e07e      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004c98:	2304      	movs	r3, #4
 8004c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004c9e:	e07a      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ca6:	e076      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004ca8:	2310      	movs	r3, #16
 8004caa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cae:	e072      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	4a35      	ldr	r2, [pc, #212]	@ (8004d8c <UART_SetConfig+0x2dc>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d12a      	bne.n	8004d10 <UART_SetConfig+0x260>
 8004cba:	4b30      	ldr	r3, [pc, #192]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004cbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cc0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004cc4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cc8:	d01a      	beq.n	8004d00 <UART_SetConfig+0x250>
 8004cca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004cce:	d81b      	bhi.n	8004d08 <UART_SetConfig+0x258>
 8004cd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cd4:	d00c      	beq.n	8004cf0 <UART_SetConfig+0x240>
 8004cd6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004cda:	d815      	bhi.n	8004d08 <UART_SetConfig+0x258>
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d003      	beq.n	8004ce8 <UART_SetConfig+0x238>
 8004ce0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ce4:	d008      	beq.n	8004cf8 <UART_SetConfig+0x248>
 8004ce6:	e00f      	b.n	8004d08 <UART_SetConfig+0x258>
 8004ce8:	2300      	movs	r3, #0
 8004cea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cee:	e052      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004cf0:	2302      	movs	r3, #2
 8004cf2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cf6:	e04e      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004cf8:	2304      	movs	r3, #4
 8004cfa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004cfe:	e04a      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d00:	2308      	movs	r3, #8
 8004d02:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d06:	e046      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d08:	2310      	movs	r3, #16
 8004d0a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d0e:	e042      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a17      	ldr	r2, [pc, #92]	@ (8004d74 <UART_SetConfig+0x2c4>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d13a      	bne.n	8004d90 <UART_SetConfig+0x2e0>
 8004d1a:	4b18      	ldr	r3, [pc, #96]	@ (8004d7c <UART_SetConfig+0x2cc>)
 8004d1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d20:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004d24:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d28:	d01a      	beq.n	8004d60 <UART_SetConfig+0x2b0>
 8004d2a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004d2e:	d81b      	bhi.n	8004d68 <UART_SetConfig+0x2b8>
 8004d30:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d34:	d00c      	beq.n	8004d50 <UART_SetConfig+0x2a0>
 8004d36:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004d3a:	d815      	bhi.n	8004d68 <UART_SetConfig+0x2b8>
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d003      	beq.n	8004d48 <UART_SetConfig+0x298>
 8004d40:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d44:	d008      	beq.n	8004d58 <UART_SetConfig+0x2a8>
 8004d46:	e00f      	b.n	8004d68 <UART_SetConfig+0x2b8>
 8004d48:	2300      	movs	r3, #0
 8004d4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d4e:	e022      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d50:	2302      	movs	r3, #2
 8004d52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d56:	e01e      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d58:	2304      	movs	r3, #4
 8004d5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d5e:	e01a      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d60:	2308      	movs	r3, #8
 8004d62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d66:	e016      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d68:	2310      	movs	r3, #16
 8004d6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004d6e:	e012      	b.n	8004d96 <UART_SetConfig+0x2e6>
 8004d70:	efff69f3 	.word	0xefff69f3
 8004d74:	40008000 	.word	0x40008000
 8004d78:	40013800 	.word	0x40013800
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40004400 	.word	0x40004400
 8004d84:	40004800 	.word	0x40004800
 8004d88:	40004c00 	.word	0x40004c00
 8004d8c:	40005000 	.word	0x40005000
 8004d90:	2310      	movs	r3, #16
 8004d92:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	4a9f      	ldr	r2, [pc, #636]	@ (8005018 <UART_SetConfig+0x568>)
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	d17a      	bne.n	8004e96 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004da0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004da4:	2b08      	cmp	r3, #8
 8004da6:	d824      	bhi.n	8004df2 <UART_SetConfig+0x342>
 8004da8:	a201      	add	r2, pc, #4	@ (adr r2, 8004db0 <UART_SetConfig+0x300>)
 8004daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dae:	bf00      	nop
 8004db0:	08004dd5 	.word	0x08004dd5
 8004db4:	08004df3 	.word	0x08004df3
 8004db8:	08004ddd 	.word	0x08004ddd
 8004dbc:	08004df3 	.word	0x08004df3
 8004dc0:	08004de3 	.word	0x08004de3
 8004dc4:	08004df3 	.word	0x08004df3
 8004dc8:	08004df3 	.word	0x08004df3
 8004dcc:	08004df3 	.word	0x08004df3
 8004dd0:	08004deb 	.word	0x08004deb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004dd4:	f7fe f8fe 	bl	8002fd4 <HAL_RCC_GetPCLK1Freq>
 8004dd8:	61f8      	str	r0, [r7, #28]
        break;
 8004dda:	e010      	b.n	8004dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ddc:	4b8f      	ldr	r3, [pc, #572]	@ (800501c <UART_SetConfig+0x56c>)
 8004dde:	61fb      	str	r3, [r7, #28]
        break;
 8004de0:	e00d      	b.n	8004dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004de2:	f7fe f85f 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8004de6:	61f8      	str	r0, [r7, #28]
        break;
 8004de8:	e009      	b.n	8004dfe <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004dea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004dee:	61fb      	str	r3, [r7, #28]
        break;
 8004df0:	e005      	b.n	8004dfe <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8004df2:	2300      	movs	r3, #0
 8004df4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004dfc:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 80fb 	beq.w	8004ffc <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	4613      	mov	r3, r2
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	4413      	add	r3, r2
 8004e10:	69fa      	ldr	r2, [r7, #28]
 8004e12:	429a      	cmp	r2, r3
 8004e14:	d305      	bcc.n	8004e22 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	685b      	ldr	r3, [r3, #4]
 8004e1a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004e1c:	69fa      	ldr	r2, [r7, #28]
 8004e1e:	429a      	cmp	r2, r3
 8004e20:	d903      	bls.n	8004e2a <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e28:	e0e8      	b.n	8004ffc <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8004e2a:	69fb      	ldr	r3, [r7, #28]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	461c      	mov	r4, r3
 8004e30:	4615      	mov	r5, r2
 8004e32:	f04f 0200 	mov.w	r2, #0
 8004e36:	f04f 0300 	mov.w	r3, #0
 8004e3a:	022b      	lsls	r3, r5, #8
 8004e3c:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8004e40:	0222      	lsls	r2, r4, #8
 8004e42:	68f9      	ldr	r1, [r7, #12]
 8004e44:	6849      	ldr	r1, [r1, #4]
 8004e46:	0849      	lsrs	r1, r1, #1
 8004e48:	2000      	movs	r0, #0
 8004e4a:	4688      	mov	r8, r1
 8004e4c:	4681      	mov	r9, r0
 8004e4e:	eb12 0a08 	adds.w	sl, r2, r8
 8004e52:	eb43 0b09 	adc.w	fp, r3, r9
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	603b      	str	r3, [r7, #0]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e64:	4650      	mov	r0, sl
 8004e66:	4659      	mov	r1, fp
 8004e68:	f7fb fa02 	bl	8000270 <__aeabi_uldivmod>
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	4613      	mov	r3, r2
 8004e72:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004e74:	69bb      	ldr	r3, [r7, #24]
 8004e76:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004e7a:	d308      	bcc.n	8004e8e <UART_SetConfig+0x3de>
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e82:	d204      	bcs.n	8004e8e <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	69ba      	ldr	r2, [r7, #24]
 8004e8a:	60da      	str	r2, [r3, #12]
 8004e8c:	e0b6      	b.n	8004ffc <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004e94:	e0b2      	b.n	8004ffc <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e9e:	d15e      	bne.n	8004f5e <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004ea0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ea4:	2b08      	cmp	r3, #8
 8004ea6:	d828      	bhi.n	8004efa <UART_SetConfig+0x44a>
 8004ea8:	a201      	add	r2, pc, #4	@ (adr r2, 8004eb0 <UART_SetConfig+0x400>)
 8004eaa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eae:	bf00      	nop
 8004eb0:	08004ed5 	.word	0x08004ed5
 8004eb4:	08004edd 	.word	0x08004edd
 8004eb8:	08004ee5 	.word	0x08004ee5
 8004ebc:	08004efb 	.word	0x08004efb
 8004ec0:	08004eeb 	.word	0x08004eeb
 8004ec4:	08004efb 	.word	0x08004efb
 8004ec8:	08004efb 	.word	0x08004efb
 8004ecc:	08004efb 	.word	0x08004efb
 8004ed0:	08004ef3 	.word	0x08004ef3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ed4:	f7fe f87e 	bl	8002fd4 <HAL_RCC_GetPCLK1Freq>
 8004ed8:	61f8      	str	r0, [r7, #28]
        break;
 8004eda:	e014      	b.n	8004f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004edc:	f7fe f890 	bl	8003000 <HAL_RCC_GetPCLK2Freq>
 8004ee0:	61f8      	str	r0, [r7, #28]
        break;
 8004ee2:	e010      	b.n	8004f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004ee4:	4b4d      	ldr	r3, [pc, #308]	@ (800501c <UART_SetConfig+0x56c>)
 8004ee6:	61fb      	str	r3, [r7, #28]
        break;
 8004ee8:	e00d      	b.n	8004f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004eea:	f7fd ffdb 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8004eee:	61f8      	str	r0, [r7, #28]
        break;
 8004ef0:	e009      	b.n	8004f06 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004ef2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004ef6:	61fb      	str	r3, [r7, #28]
        break;
 8004ef8:	e005      	b.n	8004f06 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004f04:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d077      	beq.n	8004ffc <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004f0c:	69fb      	ldr	r3, [r7, #28]
 8004f0e:	005a      	lsls	r2, r3, #1
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	085b      	lsrs	r3, r3, #1
 8004f16:	441a      	add	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f20:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004f22:	69bb      	ldr	r3, [r7, #24]
 8004f24:	2b0f      	cmp	r3, #15
 8004f26:	d916      	bls.n	8004f56 <UART_SetConfig+0x4a6>
 8004f28:	69bb      	ldr	r3, [r7, #24]
 8004f2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f2e:	d212      	bcs.n	8004f56 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004f30:	69bb      	ldr	r3, [r7, #24]
 8004f32:	b29b      	uxth	r3, r3
 8004f34:	f023 030f 	bic.w	r3, r3, #15
 8004f38:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004f3a:	69bb      	ldr	r3, [r7, #24]
 8004f3c:	085b      	lsrs	r3, r3, #1
 8004f3e:	b29b      	uxth	r3, r3
 8004f40:	f003 0307 	and.w	r3, r3, #7
 8004f44:	b29a      	uxth	r2, r3
 8004f46:	8afb      	ldrh	r3, [r7, #22]
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	8afa      	ldrh	r2, [r7, #22]
 8004f52:	60da      	str	r2, [r3, #12]
 8004f54:	e052      	b.n	8004ffc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004f5c:	e04e      	b.n	8004ffc <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004f5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004f62:	2b08      	cmp	r3, #8
 8004f64:	d827      	bhi.n	8004fb6 <UART_SetConfig+0x506>
 8004f66:	a201      	add	r2, pc, #4	@ (adr r2, 8004f6c <UART_SetConfig+0x4bc>)
 8004f68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6c:	08004f91 	.word	0x08004f91
 8004f70:	08004f99 	.word	0x08004f99
 8004f74:	08004fa1 	.word	0x08004fa1
 8004f78:	08004fb7 	.word	0x08004fb7
 8004f7c:	08004fa7 	.word	0x08004fa7
 8004f80:	08004fb7 	.word	0x08004fb7
 8004f84:	08004fb7 	.word	0x08004fb7
 8004f88:	08004fb7 	.word	0x08004fb7
 8004f8c:	08004faf 	.word	0x08004faf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f90:	f7fe f820 	bl	8002fd4 <HAL_RCC_GetPCLK1Freq>
 8004f94:	61f8      	str	r0, [r7, #28]
        break;
 8004f96:	e014      	b.n	8004fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f98:	f7fe f832 	bl	8003000 <HAL_RCC_GetPCLK2Freq>
 8004f9c:	61f8      	str	r0, [r7, #28]
        break;
 8004f9e:	e010      	b.n	8004fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa0:	4b1e      	ldr	r3, [pc, #120]	@ (800501c <UART_SetConfig+0x56c>)
 8004fa2:	61fb      	str	r3, [r7, #28]
        break;
 8004fa4:	e00d      	b.n	8004fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004fa6:	f7fd ff7d 	bl	8002ea4 <HAL_RCC_GetSysClockFreq>
 8004faa:	61f8      	str	r0, [r7, #28]
        break;
 8004fac:	e009      	b.n	8004fc2 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fb2:	61fb      	str	r3, [r7, #28]
        break;
 8004fb4:	e005      	b.n	8004fc2 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004fc0:	bf00      	nop
    }

    if (pclk != 0U)
 8004fc2:	69fb      	ldr	r3, [r7, #28]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d019      	beq.n	8004ffc <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	685b      	ldr	r3, [r3, #4]
 8004fcc:	085a      	lsrs	r2, r3, #1
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	441a      	add	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	685b      	ldr	r3, [r3, #4]
 8004fd6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fda:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	2b0f      	cmp	r3, #15
 8004fe0:	d909      	bls.n	8004ff6 <UART_SetConfig+0x546>
 8004fe2:	69bb      	ldr	r3, [r7, #24]
 8004fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fe8:	d205      	bcs.n	8004ff6 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004fea:	69bb      	ldr	r3, [r7, #24]
 8004fec:	b29a      	uxth	r2, r3
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60da      	str	r2, [r3, #12]
 8004ff4:	e002      	b.n	8004ffc <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	2200      	movs	r2, #0
 8005000:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	2200      	movs	r2, #0
 8005006:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005008:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 800500c:	4618      	mov	r0, r3
 800500e:	3728      	adds	r7, #40	@ 0x28
 8005010:	46bd      	mov	sp, r7
 8005012:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005016:	bf00      	nop
 8005018:	40008000 	.word	0x40008000
 800501c:	00f42400 	.word	0x00f42400

08005020 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005020:	b480      	push	{r7}
 8005022:	b083      	sub	sp, #12
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800502c:	f003 0308 	and.w	r3, r3, #8
 8005030:	2b00      	cmp	r3, #0
 8005032:	d00a      	beq.n	800504a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	685b      	ldr	r3, [r3, #4]
 800503a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00a      	beq.n	800506c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	685b      	ldr	r3, [r3, #4]
 800505c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005070:	f003 0302 	and.w	r3, r3, #2
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00a      	beq.n	800508e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	430a      	orrs	r2, r1
 800508c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005092:	f003 0304 	and.w	r3, r3, #4
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	430a      	orrs	r2, r1
 80050ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b4:	f003 0310 	and.w	r3, r3, #16
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d00a      	beq.n	80050d2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	430a      	orrs	r2, r1
 80050d0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d6:	f003 0320 	and.w	r3, r3, #32
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d00a      	beq.n	80050f4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	430a      	orrs	r2, r1
 80050f2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d01a      	beq.n	8005136 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	430a      	orrs	r2, r1
 8005114:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800511a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800511e:	d10a      	bne.n	8005136 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	685b      	ldr	r3, [r3, #4]
 8005126:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	430a      	orrs	r2, r1
 8005134:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800513a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00a      	beq.n	8005158 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	430a      	orrs	r2, r1
 8005156:	605a      	str	r2, [r3, #4]
  }
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b098      	sub	sp, #96	@ 0x60
 8005168:	af02      	add	r7, sp, #8
 800516a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005174:	f7fc f8f8 	bl	8001368 <HAL_GetTick>
 8005178:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0308 	and.w	r3, r3, #8
 8005184:	2b08      	cmp	r3, #8
 8005186:	d12e      	bne.n	80051e6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005188:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800518c:	9300      	str	r3, [sp, #0]
 800518e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005190:	2200      	movs	r2, #0
 8005192:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005196:	6878      	ldr	r0, [r7, #4]
 8005198:	f000 f88c 	bl	80052b4 <UART_WaitOnFlagUntilTimeout>
 800519c:	4603      	mov	r3, r0
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d021      	beq.n	80051e6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80051a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80051aa:	e853 3f00 	ldrex	r3, [r3]
 80051ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80051b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051b6:	653b      	str	r3, [r7, #80]	@ 0x50
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	461a      	mov	r2, r3
 80051be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80051c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80051c2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80051c4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80051c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051c8:	e841 2300 	strex	r3, r2, [r1]
 80051cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80051ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d1e6      	bne.n	80051a2 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2220      	movs	r2, #32
 80051d8:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e062      	b.n	80052ac <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f003 0304 	and.w	r3, r3, #4
 80051f0:	2b04      	cmp	r3, #4
 80051f2:	d149      	bne.n	8005288 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80051f4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80051f8:	9300      	str	r3, [sp, #0]
 80051fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051fc:	2200      	movs	r2, #0
 80051fe:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005202:	6878      	ldr	r0, [r7, #4]
 8005204:	f000 f856 	bl	80052b4 <UART_WaitOnFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d03c      	beq.n	8005288 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005214:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005216:	e853 3f00 	ldrex	r3, [r3]
 800521a:	623b      	str	r3, [r7, #32]
   return(result);
 800521c:	6a3b      	ldr	r3, [r7, #32]
 800521e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005222:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	461a      	mov	r2, r3
 800522a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800522c:	633b      	str	r3, [r7, #48]	@ 0x30
 800522e:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005230:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005232:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005234:	e841 2300 	strex	r3, r2, [r1]
 8005238:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800523a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800523c:	2b00      	cmp	r3, #0
 800523e:	d1e6      	bne.n	800520e <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	3308      	adds	r3, #8
 8005246:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	e853 3f00 	ldrex	r3, [r3]
 800524e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f023 0301 	bic.w	r3, r3, #1
 8005256:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	3308      	adds	r3, #8
 800525e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005260:	61fa      	str	r2, [r7, #28]
 8005262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005264:	69b9      	ldr	r1, [r7, #24]
 8005266:	69fa      	ldr	r2, [r7, #28]
 8005268:	e841 2300 	strex	r3, r2, [r1]
 800526c:	617b      	str	r3, [r7, #20]
   return(result);
 800526e:	697b      	ldr	r3, [r7, #20]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d1e5      	bne.n	8005240 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2200      	movs	r2, #0
 8005280:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e011      	b.n	80052ac <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2220      	movs	r2, #32
 800528c:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2220      	movs	r2, #32
 8005292:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	2200      	movs	r2, #0
 80052a0:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80052aa:	2300      	movs	r3, #0
}
 80052ac:	4618      	mov	r0, r3
 80052ae:	3758      	adds	r7, #88	@ 0x58
 80052b0:	46bd      	mov	sp, r7
 80052b2:	bd80      	pop	{r7, pc}

080052b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b084      	sub	sp, #16
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	60b9      	str	r1, [r7, #8]
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	4613      	mov	r3, r2
 80052c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052c4:	e04f      	b.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052cc:	d04b      	beq.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052ce:	f7fc f84b 	bl	8001368 <HAL_GetTick>
 80052d2:	4602      	mov	r2, r0
 80052d4:	683b      	ldr	r3, [r7, #0]
 80052d6:	1ad3      	subs	r3, r2, r3
 80052d8:	69ba      	ldr	r2, [r7, #24]
 80052da:	429a      	cmp	r2, r3
 80052dc:	d302      	bcc.n	80052e4 <UART_WaitOnFlagUntilTimeout+0x30>
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d101      	bne.n	80052e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052e4:	2303      	movs	r3, #3
 80052e6:	e04e      	b.n	8005386 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052e8:	68fb      	ldr	r3, [r7, #12]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0304 	and.w	r3, r3, #4
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d037      	beq.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052f6:	68bb      	ldr	r3, [r7, #8]
 80052f8:	2b80      	cmp	r3, #128	@ 0x80
 80052fa:	d034      	beq.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
 80052fc:	68bb      	ldr	r3, [r7, #8]
 80052fe:	2b40      	cmp	r3, #64	@ 0x40
 8005300:	d031      	beq.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	69db      	ldr	r3, [r3, #28]
 8005308:	f003 0308 	and.w	r3, r3, #8
 800530c:	2b08      	cmp	r3, #8
 800530e:	d110      	bne.n	8005332 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	2208      	movs	r2, #8
 8005316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005318:	68f8      	ldr	r0, [r7, #12]
 800531a:	f000 f838 	bl	800538e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2208      	movs	r2, #8
 8005322:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800532e:	2301      	movs	r3, #1
 8005330:	e029      	b.n	8005386 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	69db      	ldr	r3, [r3, #28]
 8005338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800533c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005340:	d111      	bne.n	8005366 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800534a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800534c:	68f8      	ldr	r0, [r7, #12]
 800534e:	f000 f81e 	bl	800538e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	2220      	movs	r2, #32
 8005356:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	2200      	movs	r2, #0
 800535e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e00f      	b.n	8005386 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	69da      	ldr	r2, [r3, #28]
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	4013      	ands	r3, r2
 8005370:	68ba      	ldr	r2, [r7, #8]
 8005372:	429a      	cmp	r2, r3
 8005374:	bf0c      	ite	eq
 8005376:	2301      	moveq	r3, #1
 8005378:	2300      	movne	r3, #0
 800537a:	b2db      	uxtb	r3, r3
 800537c:	461a      	mov	r2, r3
 800537e:	79fb      	ldrb	r3, [r7, #7]
 8005380:	429a      	cmp	r2, r3
 8005382:	d0a0      	beq.n	80052c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005384:	2300      	movs	r3, #0
}
 8005386:	4618      	mov	r0, r3
 8005388:	3710      	adds	r7, #16
 800538a:	46bd      	mov	sp, r7
 800538c:	bd80      	pop	{r7, pc}

0800538e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800538e:	b480      	push	{r7}
 8005390:	b095      	sub	sp, #84	@ 0x54
 8005392:	af00      	add	r7, sp, #0
 8005394:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800539c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800539e:	e853 3f00 	ldrex	r3, [r3]
 80053a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80053a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80053aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	461a      	mov	r2, r3
 80053b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80053b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80053b6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80053ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80053bc:	e841 2300 	strex	r3, r2, [r1]
 80053c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80053c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d1e6      	bne.n	8005396 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	3308      	adds	r3, #8
 80053ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053d0:	6a3b      	ldr	r3, [r7, #32]
 80053d2:	e853 3f00 	ldrex	r3, [r3]
 80053d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80053d8:	69fb      	ldr	r3, [r7, #28]
 80053da:	f023 0301 	bic.w	r3, r3, #1
 80053de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	3308      	adds	r3, #8
 80053e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053f0:	e841 2300 	strex	r3, r2, [r1]
 80053f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d1e5      	bne.n	80053c8 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005400:	2b01      	cmp	r3, #1
 8005402:	d118      	bne.n	8005436 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	e853 3f00 	ldrex	r3, [r3]
 8005410:	60bb      	str	r3, [r7, #8]
   return(result);
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	f023 0310 	bic.w	r3, r3, #16
 8005418:	647b      	str	r3, [r7, #68]	@ 0x44
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	461a      	mov	r2, r3
 8005420:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005422:	61bb      	str	r3, [r7, #24]
 8005424:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005426:	6979      	ldr	r1, [r7, #20]
 8005428:	69ba      	ldr	r2, [r7, #24]
 800542a:	e841 2300 	strex	r3, r2, [r1]
 800542e:	613b      	str	r3, [r7, #16]
   return(result);
 8005430:	693b      	ldr	r3, [r7, #16]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d1e6      	bne.n	8005404 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800544a:	bf00      	nop
 800544c:	3754      	adds	r7, #84	@ 0x54
 800544e:	46bd      	mov	sp, r7
 8005450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005454:	4770      	bx	lr
	...

08005458 <siprintf>:
 8005458:	b40e      	push	{r1, r2, r3}
 800545a:	b500      	push	{lr}
 800545c:	b09c      	sub	sp, #112	@ 0x70
 800545e:	ab1d      	add	r3, sp, #116	@ 0x74
 8005460:	9002      	str	r0, [sp, #8]
 8005462:	9006      	str	r0, [sp, #24]
 8005464:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005468:	4809      	ldr	r0, [pc, #36]	@ (8005490 <siprintf+0x38>)
 800546a:	9107      	str	r1, [sp, #28]
 800546c:	9104      	str	r1, [sp, #16]
 800546e:	4909      	ldr	r1, [pc, #36]	@ (8005494 <siprintf+0x3c>)
 8005470:	f853 2b04 	ldr.w	r2, [r3], #4
 8005474:	9105      	str	r1, [sp, #20]
 8005476:	6800      	ldr	r0, [r0, #0]
 8005478:	9301      	str	r3, [sp, #4]
 800547a:	a902      	add	r1, sp, #8
 800547c:	f000 f994 	bl	80057a8 <_svfiprintf_r>
 8005480:	9b02      	ldr	r3, [sp, #8]
 8005482:	2200      	movs	r2, #0
 8005484:	701a      	strb	r2, [r3, #0]
 8005486:	b01c      	add	sp, #112	@ 0x70
 8005488:	f85d eb04 	ldr.w	lr, [sp], #4
 800548c:	b003      	add	sp, #12
 800548e:	4770      	bx	lr
 8005490:	2000000c 	.word	0x2000000c
 8005494:	ffff0208 	.word	0xffff0208

08005498 <memset>:
 8005498:	4402      	add	r2, r0
 800549a:	4603      	mov	r3, r0
 800549c:	4293      	cmp	r3, r2
 800549e:	d100      	bne.n	80054a2 <memset+0xa>
 80054a0:	4770      	bx	lr
 80054a2:	f803 1b01 	strb.w	r1, [r3], #1
 80054a6:	e7f9      	b.n	800549c <memset+0x4>

080054a8 <__errno>:
 80054a8:	4b01      	ldr	r3, [pc, #4]	@ (80054b0 <__errno+0x8>)
 80054aa:	6818      	ldr	r0, [r3, #0]
 80054ac:	4770      	bx	lr
 80054ae:	bf00      	nop
 80054b0:	2000000c 	.word	0x2000000c

080054b4 <__libc_init_array>:
 80054b4:	b570      	push	{r4, r5, r6, lr}
 80054b6:	4d0d      	ldr	r5, [pc, #52]	@ (80054ec <__libc_init_array+0x38>)
 80054b8:	4c0d      	ldr	r4, [pc, #52]	@ (80054f0 <__libc_init_array+0x3c>)
 80054ba:	1b64      	subs	r4, r4, r5
 80054bc:	10a4      	asrs	r4, r4, #2
 80054be:	2600      	movs	r6, #0
 80054c0:	42a6      	cmp	r6, r4
 80054c2:	d109      	bne.n	80054d8 <__libc_init_array+0x24>
 80054c4:	4d0b      	ldr	r5, [pc, #44]	@ (80054f4 <__libc_init_array+0x40>)
 80054c6:	4c0c      	ldr	r4, [pc, #48]	@ (80054f8 <__libc_init_array+0x44>)
 80054c8:	f000 fc66 	bl	8005d98 <_init>
 80054cc:	1b64      	subs	r4, r4, r5
 80054ce:	10a4      	asrs	r4, r4, #2
 80054d0:	2600      	movs	r6, #0
 80054d2:	42a6      	cmp	r6, r4
 80054d4:	d105      	bne.n	80054e2 <__libc_init_array+0x2e>
 80054d6:	bd70      	pop	{r4, r5, r6, pc}
 80054d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80054dc:	4798      	blx	r3
 80054de:	3601      	adds	r6, #1
 80054e0:	e7ee      	b.n	80054c0 <__libc_init_array+0xc>
 80054e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80054e6:	4798      	blx	r3
 80054e8:	3601      	adds	r6, #1
 80054ea:	e7f2      	b.n	80054d2 <__libc_init_array+0x1e>
 80054ec:	08005e5c 	.word	0x08005e5c
 80054f0:	08005e5c 	.word	0x08005e5c
 80054f4:	08005e5c 	.word	0x08005e5c
 80054f8:	08005e60 	.word	0x08005e60

080054fc <__retarget_lock_acquire_recursive>:
 80054fc:	4770      	bx	lr

080054fe <__retarget_lock_release_recursive>:
 80054fe:	4770      	bx	lr

08005500 <_free_r>:
 8005500:	b538      	push	{r3, r4, r5, lr}
 8005502:	4605      	mov	r5, r0
 8005504:	2900      	cmp	r1, #0
 8005506:	d041      	beq.n	800558c <_free_r+0x8c>
 8005508:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800550c:	1f0c      	subs	r4, r1, #4
 800550e:	2b00      	cmp	r3, #0
 8005510:	bfb8      	it	lt
 8005512:	18e4      	addlt	r4, r4, r3
 8005514:	f000 f8e0 	bl	80056d8 <__malloc_lock>
 8005518:	4a1d      	ldr	r2, [pc, #116]	@ (8005590 <_free_r+0x90>)
 800551a:	6813      	ldr	r3, [r2, #0]
 800551c:	b933      	cbnz	r3, 800552c <_free_r+0x2c>
 800551e:	6063      	str	r3, [r4, #4]
 8005520:	6014      	str	r4, [r2, #0]
 8005522:	4628      	mov	r0, r5
 8005524:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005528:	f000 b8dc 	b.w	80056e4 <__malloc_unlock>
 800552c:	42a3      	cmp	r3, r4
 800552e:	d908      	bls.n	8005542 <_free_r+0x42>
 8005530:	6820      	ldr	r0, [r4, #0]
 8005532:	1821      	adds	r1, r4, r0
 8005534:	428b      	cmp	r3, r1
 8005536:	bf01      	itttt	eq
 8005538:	6819      	ldreq	r1, [r3, #0]
 800553a:	685b      	ldreq	r3, [r3, #4]
 800553c:	1809      	addeq	r1, r1, r0
 800553e:	6021      	streq	r1, [r4, #0]
 8005540:	e7ed      	b.n	800551e <_free_r+0x1e>
 8005542:	461a      	mov	r2, r3
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	b10b      	cbz	r3, 800554c <_free_r+0x4c>
 8005548:	42a3      	cmp	r3, r4
 800554a:	d9fa      	bls.n	8005542 <_free_r+0x42>
 800554c:	6811      	ldr	r1, [r2, #0]
 800554e:	1850      	adds	r0, r2, r1
 8005550:	42a0      	cmp	r0, r4
 8005552:	d10b      	bne.n	800556c <_free_r+0x6c>
 8005554:	6820      	ldr	r0, [r4, #0]
 8005556:	4401      	add	r1, r0
 8005558:	1850      	adds	r0, r2, r1
 800555a:	4283      	cmp	r3, r0
 800555c:	6011      	str	r1, [r2, #0]
 800555e:	d1e0      	bne.n	8005522 <_free_r+0x22>
 8005560:	6818      	ldr	r0, [r3, #0]
 8005562:	685b      	ldr	r3, [r3, #4]
 8005564:	6053      	str	r3, [r2, #4]
 8005566:	4408      	add	r0, r1
 8005568:	6010      	str	r0, [r2, #0]
 800556a:	e7da      	b.n	8005522 <_free_r+0x22>
 800556c:	d902      	bls.n	8005574 <_free_r+0x74>
 800556e:	230c      	movs	r3, #12
 8005570:	602b      	str	r3, [r5, #0]
 8005572:	e7d6      	b.n	8005522 <_free_r+0x22>
 8005574:	6820      	ldr	r0, [r4, #0]
 8005576:	1821      	adds	r1, r4, r0
 8005578:	428b      	cmp	r3, r1
 800557a:	bf04      	itt	eq
 800557c:	6819      	ldreq	r1, [r3, #0]
 800557e:	685b      	ldreq	r3, [r3, #4]
 8005580:	6063      	str	r3, [r4, #4]
 8005582:	bf04      	itt	eq
 8005584:	1809      	addeq	r1, r1, r0
 8005586:	6021      	streq	r1, [r4, #0]
 8005588:	6054      	str	r4, [r2, #4]
 800558a:	e7ca      	b.n	8005522 <_free_r+0x22>
 800558c:	bd38      	pop	{r3, r4, r5, pc}
 800558e:	bf00      	nop
 8005590:	20000304 	.word	0x20000304

08005594 <sbrk_aligned>:
 8005594:	b570      	push	{r4, r5, r6, lr}
 8005596:	4e0f      	ldr	r6, [pc, #60]	@ (80055d4 <sbrk_aligned+0x40>)
 8005598:	460c      	mov	r4, r1
 800559a:	6831      	ldr	r1, [r6, #0]
 800559c:	4605      	mov	r5, r0
 800559e:	b911      	cbnz	r1, 80055a6 <sbrk_aligned+0x12>
 80055a0:	f000 fba6 	bl	8005cf0 <_sbrk_r>
 80055a4:	6030      	str	r0, [r6, #0]
 80055a6:	4621      	mov	r1, r4
 80055a8:	4628      	mov	r0, r5
 80055aa:	f000 fba1 	bl	8005cf0 <_sbrk_r>
 80055ae:	1c43      	adds	r3, r0, #1
 80055b0:	d103      	bne.n	80055ba <sbrk_aligned+0x26>
 80055b2:	f04f 34ff 	mov.w	r4, #4294967295
 80055b6:	4620      	mov	r0, r4
 80055b8:	bd70      	pop	{r4, r5, r6, pc}
 80055ba:	1cc4      	adds	r4, r0, #3
 80055bc:	f024 0403 	bic.w	r4, r4, #3
 80055c0:	42a0      	cmp	r0, r4
 80055c2:	d0f8      	beq.n	80055b6 <sbrk_aligned+0x22>
 80055c4:	1a21      	subs	r1, r4, r0
 80055c6:	4628      	mov	r0, r5
 80055c8:	f000 fb92 	bl	8005cf0 <_sbrk_r>
 80055cc:	3001      	adds	r0, #1
 80055ce:	d1f2      	bne.n	80055b6 <sbrk_aligned+0x22>
 80055d0:	e7ef      	b.n	80055b2 <sbrk_aligned+0x1e>
 80055d2:	bf00      	nop
 80055d4:	20000300 	.word	0x20000300

080055d8 <_malloc_r>:
 80055d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80055dc:	1ccd      	adds	r5, r1, #3
 80055de:	f025 0503 	bic.w	r5, r5, #3
 80055e2:	3508      	adds	r5, #8
 80055e4:	2d0c      	cmp	r5, #12
 80055e6:	bf38      	it	cc
 80055e8:	250c      	movcc	r5, #12
 80055ea:	2d00      	cmp	r5, #0
 80055ec:	4606      	mov	r6, r0
 80055ee:	db01      	blt.n	80055f4 <_malloc_r+0x1c>
 80055f0:	42a9      	cmp	r1, r5
 80055f2:	d904      	bls.n	80055fe <_malloc_r+0x26>
 80055f4:	230c      	movs	r3, #12
 80055f6:	6033      	str	r3, [r6, #0]
 80055f8:	2000      	movs	r0, #0
 80055fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80055fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80056d4 <_malloc_r+0xfc>
 8005602:	f000 f869 	bl	80056d8 <__malloc_lock>
 8005606:	f8d8 3000 	ldr.w	r3, [r8]
 800560a:	461c      	mov	r4, r3
 800560c:	bb44      	cbnz	r4, 8005660 <_malloc_r+0x88>
 800560e:	4629      	mov	r1, r5
 8005610:	4630      	mov	r0, r6
 8005612:	f7ff ffbf 	bl	8005594 <sbrk_aligned>
 8005616:	1c43      	adds	r3, r0, #1
 8005618:	4604      	mov	r4, r0
 800561a:	d158      	bne.n	80056ce <_malloc_r+0xf6>
 800561c:	f8d8 4000 	ldr.w	r4, [r8]
 8005620:	4627      	mov	r7, r4
 8005622:	2f00      	cmp	r7, #0
 8005624:	d143      	bne.n	80056ae <_malloc_r+0xd6>
 8005626:	2c00      	cmp	r4, #0
 8005628:	d04b      	beq.n	80056c2 <_malloc_r+0xea>
 800562a:	6823      	ldr	r3, [r4, #0]
 800562c:	4639      	mov	r1, r7
 800562e:	4630      	mov	r0, r6
 8005630:	eb04 0903 	add.w	r9, r4, r3
 8005634:	f000 fb5c 	bl	8005cf0 <_sbrk_r>
 8005638:	4581      	cmp	r9, r0
 800563a:	d142      	bne.n	80056c2 <_malloc_r+0xea>
 800563c:	6821      	ldr	r1, [r4, #0]
 800563e:	1a6d      	subs	r5, r5, r1
 8005640:	4629      	mov	r1, r5
 8005642:	4630      	mov	r0, r6
 8005644:	f7ff ffa6 	bl	8005594 <sbrk_aligned>
 8005648:	3001      	adds	r0, #1
 800564a:	d03a      	beq.n	80056c2 <_malloc_r+0xea>
 800564c:	6823      	ldr	r3, [r4, #0]
 800564e:	442b      	add	r3, r5
 8005650:	6023      	str	r3, [r4, #0]
 8005652:	f8d8 3000 	ldr.w	r3, [r8]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	bb62      	cbnz	r2, 80056b4 <_malloc_r+0xdc>
 800565a:	f8c8 7000 	str.w	r7, [r8]
 800565e:	e00f      	b.n	8005680 <_malloc_r+0xa8>
 8005660:	6822      	ldr	r2, [r4, #0]
 8005662:	1b52      	subs	r2, r2, r5
 8005664:	d420      	bmi.n	80056a8 <_malloc_r+0xd0>
 8005666:	2a0b      	cmp	r2, #11
 8005668:	d917      	bls.n	800569a <_malloc_r+0xc2>
 800566a:	1961      	adds	r1, r4, r5
 800566c:	42a3      	cmp	r3, r4
 800566e:	6025      	str	r5, [r4, #0]
 8005670:	bf18      	it	ne
 8005672:	6059      	strne	r1, [r3, #4]
 8005674:	6863      	ldr	r3, [r4, #4]
 8005676:	bf08      	it	eq
 8005678:	f8c8 1000 	streq.w	r1, [r8]
 800567c:	5162      	str	r2, [r4, r5]
 800567e:	604b      	str	r3, [r1, #4]
 8005680:	4630      	mov	r0, r6
 8005682:	f000 f82f 	bl	80056e4 <__malloc_unlock>
 8005686:	f104 000b 	add.w	r0, r4, #11
 800568a:	1d23      	adds	r3, r4, #4
 800568c:	f020 0007 	bic.w	r0, r0, #7
 8005690:	1ac2      	subs	r2, r0, r3
 8005692:	bf1c      	itt	ne
 8005694:	1a1b      	subne	r3, r3, r0
 8005696:	50a3      	strne	r3, [r4, r2]
 8005698:	e7af      	b.n	80055fa <_malloc_r+0x22>
 800569a:	6862      	ldr	r2, [r4, #4]
 800569c:	42a3      	cmp	r3, r4
 800569e:	bf0c      	ite	eq
 80056a0:	f8c8 2000 	streq.w	r2, [r8]
 80056a4:	605a      	strne	r2, [r3, #4]
 80056a6:	e7eb      	b.n	8005680 <_malloc_r+0xa8>
 80056a8:	4623      	mov	r3, r4
 80056aa:	6864      	ldr	r4, [r4, #4]
 80056ac:	e7ae      	b.n	800560c <_malloc_r+0x34>
 80056ae:	463c      	mov	r4, r7
 80056b0:	687f      	ldr	r7, [r7, #4]
 80056b2:	e7b6      	b.n	8005622 <_malloc_r+0x4a>
 80056b4:	461a      	mov	r2, r3
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	42a3      	cmp	r3, r4
 80056ba:	d1fb      	bne.n	80056b4 <_malloc_r+0xdc>
 80056bc:	2300      	movs	r3, #0
 80056be:	6053      	str	r3, [r2, #4]
 80056c0:	e7de      	b.n	8005680 <_malloc_r+0xa8>
 80056c2:	230c      	movs	r3, #12
 80056c4:	6033      	str	r3, [r6, #0]
 80056c6:	4630      	mov	r0, r6
 80056c8:	f000 f80c 	bl	80056e4 <__malloc_unlock>
 80056cc:	e794      	b.n	80055f8 <_malloc_r+0x20>
 80056ce:	6005      	str	r5, [r0, #0]
 80056d0:	e7d6      	b.n	8005680 <_malloc_r+0xa8>
 80056d2:	bf00      	nop
 80056d4:	20000304 	.word	0x20000304

080056d8 <__malloc_lock>:
 80056d8:	4801      	ldr	r0, [pc, #4]	@ (80056e0 <__malloc_lock+0x8>)
 80056da:	f7ff bf0f 	b.w	80054fc <__retarget_lock_acquire_recursive>
 80056de:	bf00      	nop
 80056e0:	200002fc 	.word	0x200002fc

080056e4 <__malloc_unlock>:
 80056e4:	4801      	ldr	r0, [pc, #4]	@ (80056ec <__malloc_unlock+0x8>)
 80056e6:	f7ff bf0a 	b.w	80054fe <__retarget_lock_release_recursive>
 80056ea:	bf00      	nop
 80056ec:	200002fc 	.word	0x200002fc

080056f0 <__ssputs_r>:
 80056f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056f4:	688e      	ldr	r6, [r1, #8]
 80056f6:	461f      	mov	r7, r3
 80056f8:	42be      	cmp	r6, r7
 80056fa:	680b      	ldr	r3, [r1, #0]
 80056fc:	4682      	mov	sl, r0
 80056fe:	460c      	mov	r4, r1
 8005700:	4690      	mov	r8, r2
 8005702:	d82d      	bhi.n	8005760 <__ssputs_r+0x70>
 8005704:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005708:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800570c:	d026      	beq.n	800575c <__ssputs_r+0x6c>
 800570e:	6965      	ldr	r5, [r4, #20]
 8005710:	6909      	ldr	r1, [r1, #16]
 8005712:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005716:	eba3 0901 	sub.w	r9, r3, r1
 800571a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800571e:	1c7b      	adds	r3, r7, #1
 8005720:	444b      	add	r3, r9
 8005722:	106d      	asrs	r5, r5, #1
 8005724:	429d      	cmp	r5, r3
 8005726:	bf38      	it	cc
 8005728:	461d      	movcc	r5, r3
 800572a:	0553      	lsls	r3, r2, #21
 800572c:	d527      	bpl.n	800577e <__ssputs_r+0x8e>
 800572e:	4629      	mov	r1, r5
 8005730:	f7ff ff52 	bl	80055d8 <_malloc_r>
 8005734:	4606      	mov	r6, r0
 8005736:	b360      	cbz	r0, 8005792 <__ssputs_r+0xa2>
 8005738:	6921      	ldr	r1, [r4, #16]
 800573a:	464a      	mov	r2, r9
 800573c:	f000 fae8 	bl	8005d10 <memcpy>
 8005740:	89a3      	ldrh	r3, [r4, #12]
 8005742:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800574a:	81a3      	strh	r3, [r4, #12]
 800574c:	6126      	str	r6, [r4, #16]
 800574e:	6165      	str	r5, [r4, #20]
 8005750:	444e      	add	r6, r9
 8005752:	eba5 0509 	sub.w	r5, r5, r9
 8005756:	6026      	str	r6, [r4, #0]
 8005758:	60a5      	str	r5, [r4, #8]
 800575a:	463e      	mov	r6, r7
 800575c:	42be      	cmp	r6, r7
 800575e:	d900      	bls.n	8005762 <__ssputs_r+0x72>
 8005760:	463e      	mov	r6, r7
 8005762:	6820      	ldr	r0, [r4, #0]
 8005764:	4632      	mov	r2, r6
 8005766:	4641      	mov	r1, r8
 8005768:	f000 faa8 	bl	8005cbc <memmove>
 800576c:	68a3      	ldr	r3, [r4, #8]
 800576e:	1b9b      	subs	r3, r3, r6
 8005770:	60a3      	str	r3, [r4, #8]
 8005772:	6823      	ldr	r3, [r4, #0]
 8005774:	4433      	add	r3, r6
 8005776:	6023      	str	r3, [r4, #0]
 8005778:	2000      	movs	r0, #0
 800577a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577e:	462a      	mov	r2, r5
 8005780:	f000 fad4 	bl	8005d2c <_realloc_r>
 8005784:	4606      	mov	r6, r0
 8005786:	2800      	cmp	r0, #0
 8005788:	d1e0      	bne.n	800574c <__ssputs_r+0x5c>
 800578a:	6921      	ldr	r1, [r4, #16]
 800578c:	4650      	mov	r0, sl
 800578e:	f7ff feb7 	bl	8005500 <_free_r>
 8005792:	230c      	movs	r3, #12
 8005794:	f8ca 3000 	str.w	r3, [sl]
 8005798:	89a3      	ldrh	r3, [r4, #12]
 800579a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800579e:	81a3      	strh	r3, [r4, #12]
 80057a0:	f04f 30ff 	mov.w	r0, #4294967295
 80057a4:	e7e9      	b.n	800577a <__ssputs_r+0x8a>
	...

080057a8 <_svfiprintf_r>:
 80057a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057ac:	4698      	mov	r8, r3
 80057ae:	898b      	ldrh	r3, [r1, #12]
 80057b0:	061b      	lsls	r3, r3, #24
 80057b2:	b09d      	sub	sp, #116	@ 0x74
 80057b4:	4607      	mov	r7, r0
 80057b6:	460d      	mov	r5, r1
 80057b8:	4614      	mov	r4, r2
 80057ba:	d510      	bpl.n	80057de <_svfiprintf_r+0x36>
 80057bc:	690b      	ldr	r3, [r1, #16]
 80057be:	b973      	cbnz	r3, 80057de <_svfiprintf_r+0x36>
 80057c0:	2140      	movs	r1, #64	@ 0x40
 80057c2:	f7ff ff09 	bl	80055d8 <_malloc_r>
 80057c6:	6028      	str	r0, [r5, #0]
 80057c8:	6128      	str	r0, [r5, #16]
 80057ca:	b930      	cbnz	r0, 80057da <_svfiprintf_r+0x32>
 80057cc:	230c      	movs	r3, #12
 80057ce:	603b      	str	r3, [r7, #0]
 80057d0:	f04f 30ff 	mov.w	r0, #4294967295
 80057d4:	b01d      	add	sp, #116	@ 0x74
 80057d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057da:	2340      	movs	r3, #64	@ 0x40
 80057dc:	616b      	str	r3, [r5, #20]
 80057de:	2300      	movs	r3, #0
 80057e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80057e2:	2320      	movs	r3, #32
 80057e4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80057ec:	2330      	movs	r3, #48	@ 0x30
 80057ee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800598c <_svfiprintf_r+0x1e4>
 80057f2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80057f6:	f04f 0901 	mov.w	r9, #1
 80057fa:	4623      	mov	r3, r4
 80057fc:	469a      	mov	sl, r3
 80057fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005802:	b10a      	cbz	r2, 8005808 <_svfiprintf_r+0x60>
 8005804:	2a25      	cmp	r2, #37	@ 0x25
 8005806:	d1f9      	bne.n	80057fc <_svfiprintf_r+0x54>
 8005808:	ebba 0b04 	subs.w	fp, sl, r4
 800580c:	d00b      	beq.n	8005826 <_svfiprintf_r+0x7e>
 800580e:	465b      	mov	r3, fp
 8005810:	4622      	mov	r2, r4
 8005812:	4629      	mov	r1, r5
 8005814:	4638      	mov	r0, r7
 8005816:	f7ff ff6b 	bl	80056f0 <__ssputs_r>
 800581a:	3001      	adds	r0, #1
 800581c:	f000 80a7 	beq.w	800596e <_svfiprintf_r+0x1c6>
 8005820:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005822:	445a      	add	r2, fp
 8005824:	9209      	str	r2, [sp, #36]	@ 0x24
 8005826:	f89a 3000 	ldrb.w	r3, [sl]
 800582a:	2b00      	cmp	r3, #0
 800582c:	f000 809f 	beq.w	800596e <_svfiprintf_r+0x1c6>
 8005830:	2300      	movs	r3, #0
 8005832:	f04f 32ff 	mov.w	r2, #4294967295
 8005836:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800583a:	f10a 0a01 	add.w	sl, sl, #1
 800583e:	9304      	str	r3, [sp, #16]
 8005840:	9307      	str	r3, [sp, #28]
 8005842:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005846:	931a      	str	r3, [sp, #104]	@ 0x68
 8005848:	4654      	mov	r4, sl
 800584a:	2205      	movs	r2, #5
 800584c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005850:	484e      	ldr	r0, [pc, #312]	@ (800598c <_svfiprintf_r+0x1e4>)
 8005852:	f7fa fcbd 	bl	80001d0 <memchr>
 8005856:	9a04      	ldr	r2, [sp, #16]
 8005858:	b9d8      	cbnz	r0, 8005892 <_svfiprintf_r+0xea>
 800585a:	06d0      	lsls	r0, r2, #27
 800585c:	bf44      	itt	mi
 800585e:	2320      	movmi	r3, #32
 8005860:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005864:	0711      	lsls	r1, r2, #28
 8005866:	bf44      	itt	mi
 8005868:	232b      	movmi	r3, #43	@ 0x2b
 800586a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800586e:	f89a 3000 	ldrb.w	r3, [sl]
 8005872:	2b2a      	cmp	r3, #42	@ 0x2a
 8005874:	d015      	beq.n	80058a2 <_svfiprintf_r+0xfa>
 8005876:	9a07      	ldr	r2, [sp, #28]
 8005878:	4654      	mov	r4, sl
 800587a:	2000      	movs	r0, #0
 800587c:	f04f 0c0a 	mov.w	ip, #10
 8005880:	4621      	mov	r1, r4
 8005882:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005886:	3b30      	subs	r3, #48	@ 0x30
 8005888:	2b09      	cmp	r3, #9
 800588a:	d94b      	bls.n	8005924 <_svfiprintf_r+0x17c>
 800588c:	b1b0      	cbz	r0, 80058bc <_svfiprintf_r+0x114>
 800588e:	9207      	str	r2, [sp, #28]
 8005890:	e014      	b.n	80058bc <_svfiprintf_r+0x114>
 8005892:	eba0 0308 	sub.w	r3, r0, r8
 8005896:	fa09 f303 	lsl.w	r3, r9, r3
 800589a:	4313      	orrs	r3, r2
 800589c:	9304      	str	r3, [sp, #16]
 800589e:	46a2      	mov	sl, r4
 80058a0:	e7d2      	b.n	8005848 <_svfiprintf_r+0xa0>
 80058a2:	9b03      	ldr	r3, [sp, #12]
 80058a4:	1d19      	adds	r1, r3, #4
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	9103      	str	r1, [sp, #12]
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	bfbb      	ittet	lt
 80058ae:	425b      	neglt	r3, r3
 80058b0:	f042 0202 	orrlt.w	r2, r2, #2
 80058b4:	9307      	strge	r3, [sp, #28]
 80058b6:	9307      	strlt	r3, [sp, #28]
 80058b8:	bfb8      	it	lt
 80058ba:	9204      	strlt	r2, [sp, #16]
 80058bc:	7823      	ldrb	r3, [r4, #0]
 80058be:	2b2e      	cmp	r3, #46	@ 0x2e
 80058c0:	d10a      	bne.n	80058d8 <_svfiprintf_r+0x130>
 80058c2:	7863      	ldrb	r3, [r4, #1]
 80058c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80058c6:	d132      	bne.n	800592e <_svfiprintf_r+0x186>
 80058c8:	9b03      	ldr	r3, [sp, #12]
 80058ca:	1d1a      	adds	r2, r3, #4
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	9203      	str	r2, [sp, #12]
 80058d0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058d4:	3402      	adds	r4, #2
 80058d6:	9305      	str	r3, [sp, #20]
 80058d8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800599c <_svfiprintf_r+0x1f4>
 80058dc:	7821      	ldrb	r1, [r4, #0]
 80058de:	2203      	movs	r2, #3
 80058e0:	4650      	mov	r0, sl
 80058e2:	f7fa fc75 	bl	80001d0 <memchr>
 80058e6:	b138      	cbz	r0, 80058f8 <_svfiprintf_r+0x150>
 80058e8:	9b04      	ldr	r3, [sp, #16]
 80058ea:	eba0 000a 	sub.w	r0, r0, sl
 80058ee:	2240      	movs	r2, #64	@ 0x40
 80058f0:	4082      	lsls	r2, r0
 80058f2:	4313      	orrs	r3, r2
 80058f4:	3401      	adds	r4, #1
 80058f6:	9304      	str	r3, [sp, #16]
 80058f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058fc:	4824      	ldr	r0, [pc, #144]	@ (8005990 <_svfiprintf_r+0x1e8>)
 80058fe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005902:	2206      	movs	r2, #6
 8005904:	f7fa fc64 	bl	80001d0 <memchr>
 8005908:	2800      	cmp	r0, #0
 800590a:	d036      	beq.n	800597a <_svfiprintf_r+0x1d2>
 800590c:	4b21      	ldr	r3, [pc, #132]	@ (8005994 <_svfiprintf_r+0x1ec>)
 800590e:	bb1b      	cbnz	r3, 8005958 <_svfiprintf_r+0x1b0>
 8005910:	9b03      	ldr	r3, [sp, #12]
 8005912:	3307      	adds	r3, #7
 8005914:	f023 0307 	bic.w	r3, r3, #7
 8005918:	3308      	adds	r3, #8
 800591a:	9303      	str	r3, [sp, #12]
 800591c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800591e:	4433      	add	r3, r6
 8005920:	9309      	str	r3, [sp, #36]	@ 0x24
 8005922:	e76a      	b.n	80057fa <_svfiprintf_r+0x52>
 8005924:	fb0c 3202 	mla	r2, ip, r2, r3
 8005928:	460c      	mov	r4, r1
 800592a:	2001      	movs	r0, #1
 800592c:	e7a8      	b.n	8005880 <_svfiprintf_r+0xd8>
 800592e:	2300      	movs	r3, #0
 8005930:	3401      	adds	r4, #1
 8005932:	9305      	str	r3, [sp, #20]
 8005934:	4619      	mov	r1, r3
 8005936:	f04f 0c0a 	mov.w	ip, #10
 800593a:	4620      	mov	r0, r4
 800593c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005940:	3a30      	subs	r2, #48	@ 0x30
 8005942:	2a09      	cmp	r2, #9
 8005944:	d903      	bls.n	800594e <_svfiprintf_r+0x1a6>
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0c6      	beq.n	80058d8 <_svfiprintf_r+0x130>
 800594a:	9105      	str	r1, [sp, #20]
 800594c:	e7c4      	b.n	80058d8 <_svfiprintf_r+0x130>
 800594e:	fb0c 2101 	mla	r1, ip, r1, r2
 8005952:	4604      	mov	r4, r0
 8005954:	2301      	movs	r3, #1
 8005956:	e7f0      	b.n	800593a <_svfiprintf_r+0x192>
 8005958:	ab03      	add	r3, sp, #12
 800595a:	9300      	str	r3, [sp, #0]
 800595c:	462a      	mov	r2, r5
 800595e:	4b0e      	ldr	r3, [pc, #56]	@ (8005998 <_svfiprintf_r+0x1f0>)
 8005960:	a904      	add	r1, sp, #16
 8005962:	4638      	mov	r0, r7
 8005964:	f3af 8000 	nop.w
 8005968:	1c42      	adds	r2, r0, #1
 800596a:	4606      	mov	r6, r0
 800596c:	d1d6      	bne.n	800591c <_svfiprintf_r+0x174>
 800596e:	89ab      	ldrh	r3, [r5, #12]
 8005970:	065b      	lsls	r3, r3, #25
 8005972:	f53f af2d 	bmi.w	80057d0 <_svfiprintf_r+0x28>
 8005976:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005978:	e72c      	b.n	80057d4 <_svfiprintf_r+0x2c>
 800597a:	ab03      	add	r3, sp, #12
 800597c:	9300      	str	r3, [sp, #0]
 800597e:	462a      	mov	r2, r5
 8005980:	4b05      	ldr	r3, [pc, #20]	@ (8005998 <_svfiprintf_r+0x1f0>)
 8005982:	a904      	add	r1, sp, #16
 8005984:	4638      	mov	r0, r7
 8005986:	f000 f879 	bl	8005a7c <_printf_i>
 800598a:	e7ed      	b.n	8005968 <_svfiprintf_r+0x1c0>
 800598c:	08005e20 	.word	0x08005e20
 8005990:	08005e2a 	.word	0x08005e2a
 8005994:	00000000 	.word	0x00000000
 8005998:	080056f1 	.word	0x080056f1
 800599c:	08005e26 	.word	0x08005e26

080059a0 <_printf_common>:
 80059a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059a4:	4616      	mov	r6, r2
 80059a6:	4698      	mov	r8, r3
 80059a8:	688a      	ldr	r2, [r1, #8]
 80059aa:	690b      	ldr	r3, [r1, #16]
 80059ac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059b0:	4293      	cmp	r3, r2
 80059b2:	bfb8      	it	lt
 80059b4:	4613      	movlt	r3, r2
 80059b6:	6033      	str	r3, [r6, #0]
 80059b8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059bc:	4607      	mov	r7, r0
 80059be:	460c      	mov	r4, r1
 80059c0:	b10a      	cbz	r2, 80059c6 <_printf_common+0x26>
 80059c2:	3301      	adds	r3, #1
 80059c4:	6033      	str	r3, [r6, #0]
 80059c6:	6823      	ldr	r3, [r4, #0]
 80059c8:	0699      	lsls	r1, r3, #26
 80059ca:	bf42      	ittt	mi
 80059cc:	6833      	ldrmi	r3, [r6, #0]
 80059ce:	3302      	addmi	r3, #2
 80059d0:	6033      	strmi	r3, [r6, #0]
 80059d2:	6825      	ldr	r5, [r4, #0]
 80059d4:	f015 0506 	ands.w	r5, r5, #6
 80059d8:	d106      	bne.n	80059e8 <_printf_common+0x48>
 80059da:	f104 0a19 	add.w	sl, r4, #25
 80059de:	68e3      	ldr	r3, [r4, #12]
 80059e0:	6832      	ldr	r2, [r6, #0]
 80059e2:	1a9b      	subs	r3, r3, r2
 80059e4:	42ab      	cmp	r3, r5
 80059e6:	dc26      	bgt.n	8005a36 <_printf_common+0x96>
 80059e8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80059ec:	6822      	ldr	r2, [r4, #0]
 80059ee:	3b00      	subs	r3, #0
 80059f0:	bf18      	it	ne
 80059f2:	2301      	movne	r3, #1
 80059f4:	0692      	lsls	r2, r2, #26
 80059f6:	d42b      	bmi.n	8005a50 <_printf_common+0xb0>
 80059f8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80059fc:	4641      	mov	r1, r8
 80059fe:	4638      	mov	r0, r7
 8005a00:	47c8      	blx	r9
 8005a02:	3001      	adds	r0, #1
 8005a04:	d01e      	beq.n	8005a44 <_printf_common+0xa4>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	6922      	ldr	r2, [r4, #16]
 8005a0a:	f003 0306 	and.w	r3, r3, #6
 8005a0e:	2b04      	cmp	r3, #4
 8005a10:	bf02      	ittt	eq
 8005a12:	68e5      	ldreq	r5, [r4, #12]
 8005a14:	6833      	ldreq	r3, [r6, #0]
 8005a16:	1aed      	subeq	r5, r5, r3
 8005a18:	68a3      	ldr	r3, [r4, #8]
 8005a1a:	bf0c      	ite	eq
 8005a1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a20:	2500      	movne	r5, #0
 8005a22:	4293      	cmp	r3, r2
 8005a24:	bfc4      	itt	gt
 8005a26:	1a9b      	subgt	r3, r3, r2
 8005a28:	18ed      	addgt	r5, r5, r3
 8005a2a:	2600      	movs	r6, #0
 8005a2c:	341a      	adds	r4, #26
 8005a2e:	42b5      	cmp	r5, r6
 8005a30:	d11a      	bne.n	8005a68 <_printf_common+0xc8>
 8005a32:	2000      	movs	r0, #0
 8005a34:	e008      	b.n	8005a48 <_printf_common+0xa8>
 8005a36:	2301      	movs	r3, #1
 8005a38:	4652      	mov	r2, sl
 8005a3a:	4641      	mov	r1, r8
 8005a3c:	4638      	mov	r0, r7
 8005a3e:	47c8      	blx	r9
 8005a40:	3001      	adds	r0, #1
 8005a42:	d103      	bne.n	8005a4c <_printf_common+0xac>
 8005a44:	f04f 30ff 	mov.w	r0, #4294967295
 8005a48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a4c:	3501      	adds	r5, #1
 8005a4e:	e7c6      	b.n	80059de <_printf_common+0x3e>
 8005a50:	18e1      	adds	r1, r4, r3
 8005a52:	1c5a      	adds	r2, r3, #1
 8005a54:	2030      	movs	r0, #48	@ 0x30
 8005a56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a5a:	4422      	add	r2, r4
 8005a5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a64:	3302      	adds	r3, #2
 8005a66:	e7c7      	b.n	80059f8 <_printf_common+0x58>
 8005a68:	2301      	movs	r3, #1
 8005a6a:	4622      	mov	r2, r4
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	4638      	mov	r0, r7
 8005a70:	47c8      	blx	r9
 8005a72:	3001      	adds	r0, #1
 8005a74:	d0e6      	beq.n	8005a44 <_printf_common+0xa4>
 8005a76:	3601      	adds	r6, #1
 8005a78:	e7d9      	b.n	8005a2e <_printf_common+0x8e>
	...

08005a7c <_printf_i>:
 8005a7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005a80:	7e0f      	ldrb	r7, [r1, #24]
 8005a82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005a84:	2f78      	cmp	r7, #120	@ 0x78
 8005a86:	4691      	mov	r9, r2
 8005a88:	4680      	mov	r8, r0
 8005a8a:	460c      	mov	r4, r1
 8005a8c:	469a      	mov	sl, r3
 8005a8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005a92:	d807      	bhi.n	8005aa4 <_printf_i+0x28>
 8005a94:	2f62      	cmp	r7, #98	@ 0x62
 8005a96:	d80a      	bhi.n	8005aae <_printf_i+0x32>
 8005a98:	2f00      	cmp	r7, #0
 8005a9a:	f000 80d2 	beq.w	8005c42 <_printf_i+0x1c6>
 8005a9e:	2f58      	cmp	r7, #88	@ 0x58
 8005aa0:	f000 80b9 	beq.w	8005c16 <_printf_i+0x19a>
 8005aa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005aa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005aac:	e03a      	b.n	8005b24 <_printf_i+0xa8>
 8005aae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ab2:	2b15      	cmp	r3, #21
 8005ab4:	d8f6      	bhi.n	8005aa4 <_printf_i+0x28>
 8005ab6:	a101      	add	r1, pc, #4	@ (adr r1, 8005abc <_printf_i+0x40>)
 8005ab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005abc:	08005b15 	.word	0x08005b15
 8005ac0:	08005b29 	.word	0x08005b29
 8005ac4:	08005aa5 	.word	0x08005aa5
 8005ac8:	08005aa5 	.word	0x08005aa5
 8005acc:	08005aa5 	.word	0x08005aa5
 8005ad0:	08005aa5 	.word	0x08005aa5
 8005ad4:	08005b29 	.word	0x08005b29
 8005ad8:	08005aa5 	.word	0x08005aa5
 8005adc:	08005aa5 	.word	0x08005aa5
 8005ae0:	08005aa5 	.word	0x08005aa5
 8005ae4:	08005aa5 	.word	0x08005aa5
 8005ae8:	08005c29 	.word	0x08005c29
 8005aec:	08005b53 	.word	0x08005b53
 8005af0:	08005be3 	.word	0x08005be3
 8005af4:	08005aa5 	.word	0x08005aa5
 8005af8:	08005aa5 	.word	0x08005aa5
 8005afc:	08005c4b 	.word	0x08005c4b
 8005b00:	08005aa5 	.word	0x08005aa5
 8005b04:	08005b53 	.word	0x08005b53
 8005b08:	08005aa5 	.word	0x08005aa5
 8005b0c:	08005aa5 	.word	0x08005aa5
 8005b10:	08005beb 	.word	0x08005beb
 8005b14:	6833      	ldr	r3, [r6, #0]
 8005b16:	1d1a      	adds	r2, r3, #4
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	6032      	str	r2, [r6, #0]
 8005b1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b24:	2301      	movs	r3, #1
 8005b26:	e09d      	b.n	8005c64 <_printf_i+0x1e8>
 8005b28:	6833      	ldr	r3, [r6, #0]
 8005b2a:	6820      	ldr	r0, [r4, #0]
 8005b2c:	1d19      	adds	r1, r3, #4
 8005b2e:	6031      	str	r1, [r6, #0]
 8005b30:	0606      	lsls	r6, r0, #24
 8005b32:	d501      	bpl.n	8005b38 <_printf_i+0xbc>
 8005b34:	681d      	ldr	r5, [r3, #0]
 8005b36:	e003      	b.n	8005b40 <_printf_i+0xc4>
 8005b38:	0645      	lsls	r5, r0, #25
 8005b3a:	d5fb      	bpl.n	8005b34 <_printf_i+0xb8>
 8005b3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b40:	2d00      	cmp	r5, #0
 8005b42:	da03      	bge.n	8005b4c <_printf_i+0xd0>
 8005b44:	232d      	movs	r3, #45	@ 0x2d
 8005b46:	426d      	negs	r5, r5
 8005b48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b4c:	4859      	ldr	r0, [pc, #356]	@ (8005cb4 <_printf_i+0x238>)
 8005b4e:	230a      	movs	r3, #10
 8005b50:	e011      	b.n	8005b76 <_printf_i+0xfa>
 8005b52:	6821      	ldr	r1, [r4, #0]
 8005b54:	6833      	ldr	r3, [r6, #0]
 8005b56:	0608      	lsls	r0, r1, #24
 8005b58:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b5c:	d402      	bmi.n	8005b64 <_printf_i+0xe8>
 8005b5e:	0649      	lsls	r1, r1, #25
 8005b60:	bf48      	it	mi
 8005b62:	b2ad      	uxthmi	r5, r5
 8005b64:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b66:	4853      	ldr	r0, [pc, #332]	@ (8005cb4 <_printf_i+0x238>)
 8005b68:	6033      	str	r3, [r6, #0]
 8005b6a:	bf14      	ite	ne
 8005b6c:	230a      	movne	r3, #10
 8005b6e:	2308      	moveq	r3, #8
 8005b70:	2100      	movs	r1, #0
 8005b72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b76:	6866      	ldr	r6, [r4, #4]
 8005b78:	60a6      	str	r6, [r4, #8]
 8005b7a:	2e00      	cmp	r6, #0
 8005b7c:	bfa2      	ittt	ge
 8005b7e:	6821      	ldrge	r1, [r4, #0]
 8005b80:	f021 0104 	bicge.w	r1, r1, #4
 8005b84:	6021      	strge	r1, [r4, #0]
 8005b86:	b90d      	cbnz	r5, 8005b8c <_printf_i+0x110>
 8005b88:	2e00      	cmp	r6, #0
 8005b8a:	d04b      	beq.n	8005c24 <_printf_i+0x1a8>
 8005b8c:	4616      	mov	r6, r2
 8005b8e:	fbb5 f1f3 	udiv	r1, r5, r3
 8005b92:	fb03 5711 	mls	r7, r3, r1, r5
 8005b96:	5dc7      	ldrb	r7, [r0, r7]
 8005b98:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005b9c:	462f      	mov	r7, r5
 8005b9e:	42bb      	cmp	r3, r7
 8005ba0:	460d      	mov	r5, r1
 8005ba2:	d9f4      	bls.n	8005b8e <_printf_i+0x112>
 8005ba4:	2b08      	cmp	r3, #8
 8005ba6:	d10b      	bne.n	8005bc0 <_printf_i+0x144>
 8005ba8:	6823      	ldr	r3, [r4, #0]
 8005baa:	07df      	lsls	r7, r3, #31
 8005bac:	d508      	bpl.n	8005bc0 <_printf_i+0x144>
 8005bae:	6923      	ldr	r3, [r4, #16]
 8005bb0:	6861      	ldr	r1, [r4, #4]
 8005bb2:	4299      	cmp	r1, r3
 8005bb4:	bfde      	ittt	le
 8005bb6:	2330      	movle	r3, #48	@ 0x30
 8005bb8:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005bbc:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005bc0:	1b92      	subs	r2, r2, r6
 8005bc2:	6122      	str	r2, [r4, #16]
 8005bc4:	f8cd a000 	str.w	sl, [sp]
 8005bc8:	464b      	mov	r3, r9
 8005bca:	aa03      	add	r2, sp, #12
 8005bcc:	4621      	mov	r1, r4
 8005bce:	4640      	mov	r0, r8
 8005bd0:	f7ff fee6 	bl	80059a0 <_printf_common>
 8005bd4:	3001      	adds	r0, #1
 8005bd6:	d14a      	bne.n	8005c6e <_printf_i+0x1f2>
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005bdc:	b004      	add	sp, #16
 8005bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005be2:	6823      	ldr	r3, [r4, #0]
 8005be4:	f043 0320 	orr.w	r3, r3, #32
 8005be8:	6023      	str	r3, [r4, #0]
 8005bea:	4833      	ldr	r0, [pc, #204]	@ (8005cb8 <_printf_i+0x23c>)
 8005bec:	2778      	movs	r7, #120	@ 0x78
 8005bee:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005bf2:	6823      	ldr	r3, [r4, #0]
 8005bf4:	6831      	ldr	r1, [r6, #0]
 8005bf6:	061f      	lsls	r7, r3, #24
 8005bf8:	f851 5b04 	ldr.w	r5, [r1], #4
 8005bfc:	d402      	bmi.n	8005c04 <_printf_i+0x188>
 8005bfe:	065f      	lsls	r7, r3, #25
 8005c00:	bf48      	it	mi
 8005c02:	b2ad      	uxthmi	r5, r5
 8005c04:	6031      	str	r1, [r6, #0]
 8005c06:	07d9      	lsls	r1, r3, #31
 8005c08:	bf44      	itt	mi
 8005c0a:	f043 0320 	orrmi.w	r3, r3, #32
 8005c0e:	6023      	strmi	r3, [r4, #0]
 8005c10:	b11d      	cbz	r5, 8005c1a <_printf_i+0x19e>
 8005c12:	2310      	movs	r3, #16
 8005c14:	e7ac      	b.n	8005b70 <_printf_i+0xf4>
 8005c16:	4827      	ldr	r0, [pc, #156]	@ (8005cb4 <_printf_i+0x238>)
 8005c18:	e7e9      	b.n	8005bee <_printf_i+0x172>
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	f023 0320 	bic.w	r3, r3, #32
 8005c20:	6023      	str	r3, [r4, #0]
 8005c22:	e7f6      	b.n	8005c12 <_printf_i+0x196>
 8005c24:	4616      	mov	r6, r2
 8005c26:	e7bd      	b.n	8005ba4 <_printf_i+0x128>
 8005c28:	6833      	ldr	r3, [r6, #0]
 8005c2a:	6825      	ldr	r5, [r4, #0]
 8005c2c:	6961      	ldr	r1, [r4, #20]
 8005c2e:	1d18      	adds	r0, r3, #4
 8005c30:	6030      	str	r0, [r6, #0]
 8005c32:	062e      	lsls	r6, r5, #24
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	d501      	bpl.n	8005c3c <_printf_i+0x1c0>
 8005c38:	6019      	str	r1, [r3, #0]
 8005c3a:	e002      	b.n	8005c42 <_printf_i+0x1c6>
 8005c3c:	0668      	lsls	r0, r5, #25
 8005c3e:	d5fb      	bpl.n	8005c38 <_printf_i+0x1bc>
 8005c40:	8019      	strh	r1, [r3, #0]
 8005c42:	2300      	movs	r3, #0
 8005c44:	6123      	str	r3, [r4, #16]
 8005c46:	4616      	mov	r6, r2
 8005c48:	e7bc      	b.n	8005bc4 <_printf_i+0x148>
 8005c4a:	6833      	ldr	r3, [r6, #0]
 8005c4c:	1d1a      	adds	r2, r3, #4
 8005c4e:	6032      	str	r2, [r6, #0]
 8005c50:	681e      	ldr	r6, [r3, #0]
 8005c52:	6862      	ldr	r2, [r4, #4]
 8005c54:	2100      	movs	r1, #0
 8005c56:	4630      	mov	r0, r6
 8005c58:	f7fa faba 	bl	80001d0 <memchr>
 8005c5c:	b108      	cbz	r0, 8005c62 <_printf_i+0x1e6>
 8005c5e:	1b80      	subs	r0, r0, r6
 8005c60:	6060      	str	r0, [r4, #4]
 8005c62:	6863      	ldr	r3, [r4, #4]
 8005c64:	6123      	str	r3, [r4, #16]
 8005c66:	2300      	movs	r3, #0
 8005c68:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c6c:	e7aa      	b.n	8005bc4 <_printf_i+0x148>
 8005c6e:	6923      	ldr	r3, [r4, #16]
 8005c70:	4632      	mov	r2, r6
 8005c72:	4649      	mov	r1, r9
 8005c74:	4640      	mov	r0, r8
 8005c76:	47d0      	blx	sl
 8005c78:	3001      	adds	r0, #1
 8005c7a:	d0ad      	beq.n	8005bd8 <_printf_i+0x15c>
 8005c7c:	6823      	ldr	r3, [r4, #0]
 8005c7e:	079b      	lsls	r3, r3, #30
 8005c80:	d413      	bmi.n	8005caa <_printf_i+0x22e>
 8005c82:	68e0      	ldr	r0, [r4, #12]
 8005c84:	9b03      	ldr	r3, [sp, #12]
 8005c86:	4298      	cmp	r0, r3
 8005c88:	bfb8      	it	lt
 8005c8a:	4618      	movlt	r0, r3
 8005c8c:	e7a6      	b.n	8005bdc <_printf_i+0x160>
 8005c8e:	2301      	movs	r3, #1
 8005c90:	4632      	mov	r2, r6
 8005c92:	4649      	mov	r1, r9
 8005c94:	4640      	mov	r0, r8
 8005c96:	47d0      	blx	sl
 8005c98:	3001      	adds	r0, #1
 8005c9a:	d09d      	beq.n	8005bd8 <_printf_i+0x15c>
 8005c9c:	3501      	adds	r5, #1
 8005c9e:	68e3      	ldr	r3, [r4, #12]
 8005ca0:	9903      	ldr	r1, [sp, #12]
 8005ca2:	1a5b      	subs	r3, r3, r1
 8005ca4:	42ab      	cmp	r3, r5
 8005ca6:	dcf2      	bgt.n	8005c8e <_printf_i+0x212>
 8005ca8:	e7eb      	b.n	8005c82 <_printf_i+0x206>
 8005caa:	2500      	movs	r5, #0
 8005cac:	f104 0619 	add.w	r6, r4, #25
 8005cb0:	e7f5      	b.n	8005c9e <_printf_i+0x222>
 8005cb2:	bf00      	nop
 8005cb4:	08005e31 	.word	0x08005e31
 8005cb8:	08005e42 	.word	0x08005e42

08005cbc <memmove>:
 8005cbc:	4288      	cmp	r0, r1
 8005cbe:	b510      	push	{r4, lr}
 8005cc0:	eb01 0402 	add.w	r4, r1, r2
 8005cc4:	d902      	bls.n	8005ccc <memmove+0x10>
 8005cc6:	4284      	cmp	r4, r0
 8005cc8:	4623      	mov	r3, r4
 8005cca:	d807      	bhi.n	8005cdc <memmove+0x20>
 8005ccc:	1e43      	subs	r3, r0, #1
 8005cce:	42a1      	cmp	r1, r4
 8005cd0:	d008      	beq.n	8005ce4 <memmove+0x28>
 8005cd2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005cd6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005cda:	e7f8      	b.n	8005cce <memmove+0x12>
 8005cdc:	4402      	add	r2, r0
 8005cde:	4601      	mov	r1, r0
 8005ce0:	428a      	cmp	r2, r1
 8005ce2:	d100      	bne.n	8005ce6 <memmove+0x2a>
 8005ce4:	bd10      	pop	{r4, pc}
 8005ce6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005cea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005cee:	e7f7      	b.n	8005ce0 <memmove+0x24>

08005cf0 <_sbrk_r>:
 8005cf0:	b538      	push	{r3, r4, r5, lr}
 8005cf2:	4d06      	ldr	r5, [pc, #24]	@ (8005d0c <_sbrk_r+0x1c>)
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	4604      	mov	r4, r0
 8005cf8:	4608      	mov	r0, r1
 8005cfa:	602b      	str	r3, [r5, #0]
 8005cfc:	f7fb f8be 	bl	8000e7c <_sbrk>
 8005d00:	1c43      	adds	r3, r0, #1
 8005d02:	d102      	bne.n	8005d0a <_sbrk_r+0x1a>
 8005d04:	682b      	ldr	r3, [r5, #0]
 8005d06:	b103      	cbz	r3, 8005d0a <_sbrk_r+0x1a>
 8005d08:	6023      	str	r3, [r4, #0]
 8005d0a:	bd38      	pop	{r3, r4, r5, pc}
 8005d0c:	200002f8 	.word	0x200002f8

08005d10 <memcpy>:
 8005d10:	440a      	add	r2, r1
 8005d12:	4291      	cmp	r1, r2
 8005d14:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d18:	d100      	bne.n	8005d1c <memcpy+0xc>
 8005d1a:	4770      	bx	lr
 8005d1c:	b510      	push	{r4, lr}
 8005d1e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d22:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d26:	4291      	cmp	r1, r2
 8005d28:	d1f9      	bne.n	8005d1e <memcpy+0xe>
 8005d2a:	bd10      	pop	{r4, pc}

08005d2c <_realloc_r>:
 8005d2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005d30:	4680      	mov	r8, r0
 8005d32:	4615      	mov	r5, r2
 8005d34:	460c      	mov	r4, r1
 8005d36:	b921      	cbnz	r1, 8005d42 <_realloc_r+0x16>
 8005d38:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005d3c:	4611      	mov	r1, r2
 8005d3e:	f7ff bc4b 	b.w	80055d8 <_malloc_r>
 8005d42:	b92a      	cbnz	r2, 8005d50 <_realloc_r+0x24>
 8005d44:	f7ff fbdc 	bl	8005500 <_free_r>
 8005d48:	2400      	movs	r4, #0
 8005d4a:	4620      	mov	r0, r4
 8005d4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005d50:	f000 f81a 	bl	8005d88 <_malloc_usable_size_r>
 8005d54:	4285      	cmp	r5, r0
 8005d56:	4606      	mov	r6, r0
 8005d58:	d802      	bhi.n	8005d60 <_realloc_r+0x34>
 8005d5a:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005d5e:	d8f4      	bhi.n	8005d4a <_realloc_r+0x1e>
 8005d60:	4629      	mov	r1, r5
 8005d62:	4640      	mov	r0, r8
 8005d64:	f7ff fc38 	bl	80055d8 <_malloc_r>
 8005d68:	4607      	mov	r7, r0
 8005d6a:	2800      	cmp	r0, #0
 8005d6c:	d0ec      	beq.n	8005d48 <_realloc_r+0x1c>
 8005d6e:	42b5      	cmp	r5, r6
 8005d70:	462a      	mov	r2, r5
 8005d72:	4621      	mov	r1, r4
 8005d74:	bf28      	it	cs
 8005d76:	4632      	movcs	r2, r6
 8005d78:	f7ff ffca 	bl	8005d10 <memcpy>
 8005d7c:	4621      	mov	r1, r4
 8005d7e:	4640      	mov	r0, r8
 8005d80:	f7ff fbbe 	bl	8005500 <_free_r>
 8005d84:	463c      	mov	r4, r7
 8005d86:	e7e0      	b.n	8005d4a <_realloc_r+0x1e>

08005d88 <_malloc_usable_size_r>:
 8005d88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005d8c:	1f18      	subs	r0, r3, #4
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	bfbc      	itt	lt
 8005d92:	580b      	ldrlt	r3, [r1, r0]
 8005d94:	18c0      	addlt	r0, r0, r3
 8005d96:	4770      	bx	lr

08005d98 <_init>:
 8005d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d9a:	bf00      	nop
 8005d9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d9e:	bc08      	pop	{r3}
 8005da0:	469e      	mov	lr, r3
 8005da2:	4770      	bx	lr

08005da4 <_fini>:
 8005da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005da6:	bf00      	nop
 8005da8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005daa:	bc08      	pop	{r3}
 8005dac:	469e      	mov	lr, r3
 8005dae:	4770      	bx	lr
