<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IDE_READ.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="read_circuit.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="read_circuit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="read_circuit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="read_circuit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="read_circuit.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="read_circuit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="read_circuit.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="read_circuit.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_circuit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="read_circuit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="read_circuit.syr"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="read_circuit.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="read_circuit.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_circuit_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_circuit_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="read_circuit_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="read_circuit_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="read_circuit_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_circuit_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_circuit_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="read_circuit_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="read_circuit_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="read_circuit_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_circuit_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="read_circuit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="read_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="read_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="read_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="reg_read.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="reg_read.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="reg_read.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="reg_read.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_read.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg_read.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="reg_read.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="reg_read.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_read_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="reg_read_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg_read_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="reg_read_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447444998" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447444998">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446354" xil_pn:in_ck="3157058175029166704" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447446354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mux_out.vhd"/>
      <outfile xil_pn:name="re_control.vhd"/>
      <outfile xil_pn:name="read_circuit.vhd"/>
      <outfile xil_pn:name="read_tb.vhd"/>
      <outfile xil_pn:name="reg_read.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447445689" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8704352141765069095" xil_pn:start_ts="1447445689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447445689" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="3328535357226109673" xil_pn:start_ts="1447445689">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447444998" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6788656952753766833" xil_pn:start_ts="1447444998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446354" xil_pn:in_ck="3157058175029166704" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447446354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="mux_out.vhd"/>
      <outfile xil_pn:name="re_control.vhd"/>
      <outfile xil_pn:name="read_circuit.vhd"/>
      <outfile xil_pn:name="read_tb.vhd"/>
      <outfile xil_pn:name="reg_read.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1447446362" xil_pn:in_ck="3157058175029166704" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5550695399372846288" xil_pn:start_ts="1447446354">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="read_tb_beh.prj"/>
      <outfile xil_pn:name="read_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447446363" xil_pn:in_ck="-3324296383873341600" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2065888195196474109" xil_pn:start_ts="1447446362">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="read_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="682340065825851411" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6788656952753766833" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="1797369268116526161" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="5199527252420087910" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446496" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6851572942061494981" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446522" xil_pn:in_ck="-4582084098007630001" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="6614441726839397794" xil_pn:start_ts="1447446496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="read_circuit.lso"/>
      <outfile xil_pn:name="read_circuit.ngc"/>
      <outfile xil_pn:name="read_circuit.ngr"/>
      <outfile xil_pn:name="read_circuit.prj"/>
      <outfile xil_pn:name="read_circuit.stx"/>
      <outfile xil_pn:name="read_circuit.syr"/>
      <outfile xil_pn:name="read_circuit.xst"/>
      <outfile xil_pn:name="read_circuit_vhdl.prj"/>
      <outfile xil_pn:name="read_circuit_xst.xrpt"/>
      <outfile xil_pn:name="reg_read.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1447446594" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4411332304250379110" xil_pn:start_ts="1447446594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447446610" xil_pn:in_ck="-5669567125720725805" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7910304813202424770" xil_pn:start_ts="1447446594">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="read_circuit.bld"/>
      <outfile xil_pn:name="read_circuit.ngd"/>
      <outfile xil_pn:name="read_circuit_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1447446633" xil_pn:in_ck="7008853531927463573" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-8535960543883491901" xil_pn:start_ts="1447446610">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="read_circuit.pcf"/>
      <outfile xil_pn:name="read_circuit_map.map"/>
      <outfile xil_pn:name="read_circuit_map.mrp"/>
      <outfile xil_pn:name="read_circuit_map.ncd"/>
      <outfile xil_pn:name="read_circuit_map.ngm"/>
      <outfile xil_pn:name="read_circuit_map.xrpt"/>
      <outfile xil_pn:name="read_circuit_summary.xml"/>
      <outfile xil_pn:name="read_circuit_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1447446665" xil_pn:in_ck="-8716221897960368082" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3129755442398015208" xil_pn:start_ts="1447446633">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="read_circuit.par"/>
      <outfile xil_pn:name="read_circuit.xpi"/>
    </transform>
  </transforms>

</generated_project>
