/*#*********************************************************************************************************************/
/*
/*# Technology     : TSMC 16nm CMOS Logic FinFet Compact (FFC) Low Leakage HKMG                          */
/*# Memory Type    : TSMC 16nm FFC Single Port SRAM with d0907 bit cell                     */
/*# Library Name   : ts1n16ffcllsvta1024x32m4sw (user specify : ts1n16ffcllsvta1024x32m4sw)            */
/*# Library Version: 120a                                                */
/*# Generated Time : 2025/06/22, 17:57:08                                        */
/*#*********************************************************************************************************************/
/*#                                                            */
/*# STATEMENT OF USE                                                    */
/*#                                                            */
/*# This information contains confidential and proprietary information of TSMC.                    */
/*# No part of this information may be reproduced, transmitted, transcribed,                        */
/*# stored in a retrieval system, or translated into any human or computer                        */
/*# language, in any form or by any means, electronic, mechanical, magnetic,                        */
/*# optical, chemical, manual, or otherwise, without the prior written permission                    */
/*# of TSMC. This information was prepared for informational purpose and is for                    */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the                    */
/*# information at any time and without notice.                                    */
/*#                                                            */
/*#*********************************************************************************************************************/
/* Template Version : S_03_54401                                               */
/****************************************************************************** */

library (  ts1n16ffcllsvta1024x32m4sw_ffgnp0p825v0c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2025/06/22, 17:57:08" ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.825000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 0.000000 ;
    nom_voltage : 0.825000 ;
    operating_conditions ( "ffgnp0p825v0c" ) {
        process : 1 ;
        temperature : 0 ;
        voltage : 0.825000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : ffgnp0p825v0c ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;

    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
        index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.024900, 0.052700, 0.108400, 0.219700");
    } 
    /* LIBRARY_TEMPLATE */

    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
    }
    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ("0, 0.065, 0.215835, 0.34251, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1");
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }
    type ( A_bus_9_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from : 9 ;
        bit_to : 0 ;
        downto : true ;
    }
    type ( Q_bus_31_to_0 ) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from : 31 ;
        bit_to : 0 ;
        downto : true ;
    }
    type (RTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
    type (WTSEL_bus_1_to_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
cell ( TS1N16FFCLLSVTA1024X32M4SW ) {
    memory () {
        type : ram ;
        address_width : 10 ;
        word_width : 32 ;
    }
    functional_peak_current : 41806.200000;
    area : 4806.262800 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }
    bus(RTSEL) {
        bus_type : RTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.516764, 0.519126, 0.545265, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.516764, 0.519126, 0.545265, 0.610313, 1.229063" ) ;
            }
        }
        pin(RTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.016394" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018628" ) ;
                }
            }
        }
    }
    bus(WTSEL) {
        bus_type : WTSEL_bus_1_to_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance     : 0.001331 ;
                timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "!CEB" ;
            sdf_cond        : "check_noidle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "   0,    0,    0,    0,    0" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
    
      
            when            : "CEB" ;
            sdf_cond        : "check_idle" ;
      
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.516764, 0.519126, 0.545265, 0.610313, 1.229063" ) ;
            }
            fall_constraint(asyntran_constraint_template) {
                values ( "0.516764, 0.519126, 0.545265, 0.610313, 1.229063" ) ;
            }
        }
        pin(WTSEL[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power ( "scalar" ) {
                    values ( "0.016394" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.018628" ) ;
                }
            }
        }
    }





    bus ( Q ) {
        bus_type : Q_bus_31_to_0 ;
        direction : output ;
        max_capacitance : 0.219700 ;
       
        memory_read () {
            address : A ;
        }
        pin ( Q[31:0] ) {
            power_down_function : "!VDD + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power (sram_power_template ) {
                    values ( "0.004150, 0.004150, 0.004150, 0.004150, 0.004150" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.004150, 0.004150, 0.004150, 0.004150, 0.004150" ) ;
                }
            }
        }
        
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!CEB & WEB" ;
                sdf_cond : "!CEB & WEB" ;

            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.313980, 0.329480, 0.345280, 0.372280, 0.424980",\
              "0.321440, 0.336940, 0.352740, 0.379740, 0.432440",\
              "0.329190, 0.344690, 0.360490, 0.387490, 0.440190",\
              "0.337640, 0.353140, 0.368940, 0.395940, 0.448640",\
              "0.344940, 0.360440, 0.376240, 0.403240, 0.455940"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.313980, 0.329480, 0.345280, 0.372280, 0.424980",\
              "0.321440, 0.336940, 0.352740, 0.379740, 0.432440",\
              "0.329190, 0.344690, 0.360490, 0.387490, 0.440190",\
              "0.337640, 0.353140, 0.368940, 0.395940, 0.448640",\
              "0.344940, 0.360440, 0.376240, 0.403240, 0.455940"\
               ) ;
            }      
            retain_rise_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652"\
               ) ;
            }
            retain_fall_slew ( sig2sram_delay_template ) {
                values ( \
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652",\
              "0.009921, 0.035298, 0.066132, 0.107496, 0.210652"\
               ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.384384, 0.399609, 0.414519, 0.446859, 0.511224",\
              "0.393204, 0.408429, 0.423339, 0.455679, 0.520044",\
              "0.402339, 0.417564, 0.432474, 0.464814, 0.529179",\
              "0.412209, 0.427434, 0.442344, 0.474684, 0.539049",\
              "0.420399, 0.435624, 0.450534, 0.482874, 0.547239"\
               ) ;
            }
            rise_transition(sig2sram_delay_template) {
                values ( \
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617"\
               ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.384384, 0.399609, 0.414519, 0.446859, 0.511224",\
              "0.393204, 0.408429, 0.423339, 0.455679, 0.520044",\
              "0.402339, 0.417564, 0.432474, 0.464814, 0.529179",\
              "0.412209, 0.427434, 0.442344, 0.474684, 0.539049",\
              "0.420399, 0.435624, 0.450534, 0.482874, 0.547239"\
               ) ;
            }
            fall_transition(sig2sram_delay_template) {
                values ( \
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617",\
              "0.009744, 0.031452, 0.066155, 0.128644, 0.254617"\
               ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.035179 ;
        clock : true ;
        pin_func_type : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.110124, 0.119364, 0.133750, 0.271250, 0.546250" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.214725, 0.228480, 0.242340, 0.271250, 0.546250" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_ceb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.574182, 0.576807, 0.605850, 0.678125, 1.365625" ) ;
            }
        }



        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "3.540430" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.069662" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.711708" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.070972" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) " ;
            rise_power ( "scalar" ) {
                values ( "3.153125" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.070992" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "!CEB & !WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  " ;
            rise_power ( "scalar" ) {
                values ( "3.432412" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.070982" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD ;
            when : "CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.041629" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001539 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.022724" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.023954" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150525, 0.164565, 0.180893, 0.205645, 0.246205",\
              "0.150421, 0.164461, 0.180789, 0.205541, 0.246101",\
              "0.150213, 0.164253, 0.180581, 0.205333, 0.245893",\
              "0.149797, 0.163837, 0.180165, 0.204917, 0.245477",\
              "0.149069, 0.163109, 0.179437, 0.204189, 0.244749"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.150525, 0.164565, 0.180893, 0.205645, 0.246205",\
              "0.150421, 0.164461, 0.180789, 0.205541, 0.246101",\
              "0.150213, 0.164253, 0.180581, 0.205333, 0.245893",\
              "0.149797, 0.163837, 0.180165, 0.204917, 0.245477",\
              "0.149069, 0.163109, 0.179437, 0.204189, 0.244749"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093680, 0.085880, 0.079480, 0.071280, 0.064680",\
              "0.105580, 0.097780, 0.091380, 0.083180, 0.076580",\
              "0.115580, 0.107780, 0.101380, 0.093180, 0.086580",\
              "0.128980, 0.121180, 0.114780, 0.106580, 0.099980",\
              "0.145380, 0.137580, 0.131180, 0.122980, 0.116380"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093680, 0.085880, 0.079480, 0.071280, 0.064680",\
              "0.105580, 0.097780, 0.091380, 0.083180, 0.076580",\
              "0.115580, 0.107780, 0.101380, 0.093180, 0.086580",\
              "0.128980, 0.121180, 0.114780, 0.106580, 0.099980",\
              "0.145380, 0.137580, 0.131180, 0.122980, 0.116380"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        max_transition  : 0.437000 ;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.001319 ;
        internal_power () {
            related_pg_pin : VDD ;
            rise_power ( "scalar" ) {
                values ( "0.016394" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.018628" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120656, 0.131264, 0.143016, 0.159136, 0.186072",\
              "0.120448, 0.131056, 0.142808, 0.158928, 0.185864",\
              "0.120032, 0.130640, 0.142392, 0.158512, 0.185448",\
              "0.119512, 0.130120, 0.141872, 0.157992, 0.184928",\
              "0.119720, 0.130328, 0.142080, 0.158200, 0.185136"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.120656, 0.131264, 0.143016, 0.159136, 0.186072",\
              "0.120448, 0.131056, 0.142808, 0.158928, 0.185864",\
              "0.120032, 0.130640, 0.142392, 0.158512, 0.185448",\
              "0.119512, 0.130120, 0.141872, 0.157992, 0.184928",\
              "0.119720, 0.130328, 0.142080, 0.158200, 0.185136"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099700, 0.091500, 0.083600, 0.073700, 0.062900",\
              "0.111800, 0.103600, 0.095700, 0.085800, 0.075000",\
              "0.121800, 0.113600, 0.105700, 0.095800, 0.085000",\
              "0.133600, 0.125400, 0.117500, 0.107600, 0.096800",\
              "0.143700, 0.135500, 0.127600, 0.117700, 0.106900"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.099700, 0.091500, 0.083600, 0.073700, 0.062900",\
              "0.111800, 0.103600, 0.095700, 0.085800, 0.075000",\
              "0.121800, 0.113600, 0.105700, 0.095800, 0.085000",\
              "0.133600, 0.125400, 0.117500, 0.107600, 0.096800",\
              "0.143700, 0.135500, 0.127600, 0.117700, 0.106900"\
               ) ;
            }
        }

    }
    bus ( A ) {
        bus_type : A_bus_9_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
        
        capacitance : 0.001331 ;
        pin (A[9:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.006765" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.006848" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108883, 0.121363, 0.136443, 0.159427, 0.194475",\
              "0.108675, 0.121155, 0.136235, 0.159219, 0.194267",\
              "0.108363, 0.120843, 0.135923, 0.158907, 0.193955",\
              "0.107739, 0.120219, 0.135299, 0.158283, 0.193331",\
              "0.107947, 0.120427, 0.135507, 0.158491, 0.193539"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.108883, 0.121363, 0.136443, 0.159427, 0.194475",\
              "0.108675, 0.121155, 0.136235, 0.159219, 0.194267",\
              "0.108363, 0.120843, 0.135923, 0.158907, 0.193955",\
              "0.107739, 0.120219, 0.135299, 0.158283, 0.193331",\
              "0.107947, 0.120427, 0.135507, 0.158491, 0.193539"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111660, 0.104560, 0.098160, 0.090960, 0.084160",\
              "0.123660, 0.116560, 0.110160, 0.102960, 0.096160",\
              "0.133760, 0.126660, 0.120260, 0.113060, 0.106260",\
              "0.145560, 0.138460, 0.132060, 0.124860, 0.118060",\
              "0.155860, 0.148760, 0.142360, 0.135160, 0.128360"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.111660, 0.104560, 0.098160, 0.090960, 0.084160",\
              "0.123660, 0.116560, 0.110160, 0.102960, 0.096160",\
              "0.133760, 0.126660, 0.120260, 0.113060, 0.106260",\
              "0.145560, 0.138460, 0.132060, 0.124860, 0.118060",\
              "0.155860, 0.148760, 0.142360, 0.135160, 0.128360"\
               ) ;
            }
        }
        
    }
    bus ( BWEB ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000743 ;
        pin ( BWEB[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003114" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.003510" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072192, 0.083112, 0.094968, 0.112128, 0.135632",\
              "0.067408, 0.078328, 0.090184, 0.107344, 0.130848",\
              "0.066680, 0.077600, 0.089456, 0.106616, 0.130120",\
              "0.074168, 0.085088, 0.096944, 0.114104, 0.137608",\
              "0.098816, 0.109736, 0.121592, 0.138752, 0.162256"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072192, 0.083112, 0.094968, 0.112128, 0.135632",\
              "0.067408, 0.078328, 0.090184, 0.107344, 0.130848",\
              "0.066680, 0.077600, 0.089456, 0.106616, 0.130120",\
              "0.074168, 0.085088, 0.096944, 0.114104, 0.137608",\
              "0.098816, 0.109736, 0.121592, 0.138752, 0.162256"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.095820, 0.095920, 0.098420, 0.109120, 0.139920",\
              "0.112420, 0.112520, 0.115020, 0.125720, 0.156520",\
              "0.126720, 0.126820, 0.129320, 0.140020, 0.170820",\
              "0.151120, 0.151220, 0.153720, 0.164420, 0.195220",\
              "0.183020, 0.183120, 0.185620, 0.196320, 0.227120"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.095820, 0.095920, 0.098420, 0.109120, 0.139920",\
              "0.112420, 0.112520, 0.115020, 0.125720, 0.156520",\
              "0.126720, 0.126820, 0.129320, 0.140020, 0.170820",\
              "0.151120, 0.151220, 0.153720, 0.164420, 0.195220",\
              "0.183020, 0.183120, 0.185620, 0.196320, 0.227120"\
               ) ;
            }
        }
        
    }
    bus ( D ) {
        bus_type : Q_bus_31_to_0 ;
        direction : input ;
        max_transition  : 0.437000 ;
       
        capacitance : 0.000745 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[31:0] ) {
            related_power_pin : VDD;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD ;
                rise_power ( "scalar" ) {
                    values ( "0.003336" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.004003" ) ;
                }
            }

        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072192, 0.083112, 0.094968, 0.112128, 0.135632",\
              "0.067408, 0.078328, 0.090184, 0.107344, 0.130848",\
              "0.066680, 0.077600, 0.089456, 0.106616, 0.130120",\
              "0.074168, 0.085088, 0.096944, 0.114104, 0.137608",\
              "0.098816, 0.109736, 0.121592, 0.138752, 0.162256"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.072192, 0.083112, 0.094968, 0.112128, 0.135632",\
              "0.067408, 0.078328, 0.090184, 0.107344, 0.130848",\
              "0.066680, 0.077600, 0.089456, 0.106616, 0.130120",\
              "0.074168, 0.085088, 0.096944, 0.114104, 0.137608",\
              "0.098816, 0.109736, 0.121592, 0.138752, 0.162256"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : " !CEB &!WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.096020, 0.096120, 0.098620, 0.109320, 0.140120",\
              "0.112620, 0.112720, 0.115220, 0.125920, 0.156720",\
              "0.126920, 0.127020, 0.129520, 0.140220, 0.171020",\
              "0.151320, 0.151420, 0.153920, 0.164620, 0.195420",\
              "0.183220, 0.183320, 0.185820, 0.196520, 0.227320"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.096020, 0.096120, 0.098620, 0.109320, 0.140120",\
              "0.112620, 0.112720, 0.115220, 0.125920, 0.156720",\
              "0.126920, 0.127020, 0.129520, 0.140220, 0.171020",\
              "0.151320, 0.151420, 0.153920, 0.164620, 0.195420",\
              "0.183220, 0.183320, 0.185820, 0.196520, 0.227320"\
               ) ;
            }
        }
        
   }

   leakage_power () {
        related_pg_pin : VDD ;
        value : 0.774417 ;
    }
}
}
