Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 22 12:47:37 2025
| Host         : Nimaye-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Wrapper_control_sets_placed.rpt
| Design       : Wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           15 |
| No           | No                    | Yes                    |             458 |          237 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             112 |           55 |
| Yes          | No                    | Yes                    |            1121 |          493 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                  Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  pll/inst/clk_out1 |                                                 | reset_IBUF                          |                1 |              1 |         1.00 |
|  pll/inst/clk_out2 |                                                 |                                     |                1 |              1 |         1.00 |
|  pll/inst/clk_out1 |                                                 |                                     |                2 |              2 |         1.00 |
|  clk0              | CPU/dx_insn/dffe_gen[4].dff/p_19_in             | reset_IBUF                          |                2 |              5 |         2.50 |
|  pll/inst/clk_out1 |                                                 | CPU/dx_insn/dffe_gen[4].dff/p_19_in |                2 |              6 |         3.00 |
|  pll/inst/clk_out2 | VGA_display/Display/vPos                        | reset_IBUF                          |                4 |             10 |         2.50 |
|  pll/inst/clk_out2 |                                                 | reset_IBUF                          |                5 |             10 |         2.00 |
|  pll/inst/clk_out1 | CPU/xm_output/dffe_gen[0].dff/E[0]              |                                     |                8 |             16 |         2.00 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__12_n_0                      | reset_IBUF                          |               12 |             32 |         2.67 |
|  clk0              | CPU/md_unit/counter_up_64/tff2/ff/multdiv_ready | reset_IBUF                          |               18 |             32 |         1.78 |
|  clk0              | CPU/multdiv_active_latch/dff/q_reg_0            | reset_IBUF                          |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_12           | reset_IBUF                          |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_0            | reset_IBUF                          |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_13           | reset_IBUF                          |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_28           | reset_IBUF                          |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_16           | reset_IBUF                          |               18 |             32 |         1.78 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_27           | reset_IBUF                          |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_19           | reset_IBUF                          |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_30           | reset_IBUF                          |               15 |             32 |         2.13 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_23           | reset_IBUF                          |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_24           | reset_IBUF                          |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_7            | reset_IBUF                          |                9 |             32 |         3.56 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_21           | reset_IBUF                          |               16 |             32 |         2.00 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_5            | reset_IBUF                          |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_9            | reset_IBUF                          |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | CPU/mw_insn/dffe_gen[27].dff/q_reg_15           | reset_IBUF                          |                9 |             32 |         3.56 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__9_n_0                       | reset_IBUF                          |               11 |             32 |         2.91 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1_n_0                          | reset_IBUF                          |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__4_n_0                       | reset_IBUF                          |                8 |             32 |         4.00 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__5_n_0                       | reset_IBUF                          |               14 |             32 |         2.29 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__14_n_0                      | reset_IBUF                          |               19 |             32 |         1.68 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__6_n_0                       | reset_IBUF                          |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__10_n_0                      | reset_IBUF                          |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__2_n_0                       | reset_IBUF                          |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__11_n_0                      | reset_IBUF                          |               12 |             32 |         2.67 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__1_n_0                       | reset_IBUF                          |                9 |             32 |         3.56 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__7_n_0                       | reset_IBUF                          |                7 |             32 |         4.57 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__3_n_0                       | reset_IBUF                          |               10 |             32 |         3.20 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__0_n_0                       | reset_IBUF                          |               20 |             32 |         1.60 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__8_n_0                       | reset_IBUF                          |               13 |             32 |         2.46 |
|  pll/inst/clk_out1 | RegisterFile/q_i_1__13_n_0                      | reset_IBUF                          |               17 |             32 |         1.88 |
|  pll/inst/clk_out1 | q_reg_i_3__63_n_0                               |                                     |               15 |             32 |         2.13 |
| ~pll/inst/clk_out1 |                                                 |                                     |               12 |             32 |         2.67 |
|  clk0              | CPU/fd_insn/dffe_gen[31].dff/q_reg_1            | reset_IBUF                          |               17 |             50 |         2.94 |
|  pll/inst/clk_out1 |                                                 | CPU/dx_insn/dffe_gen[2].dff/q_reg_0 |               35 |             64 |         1.83 |
|  clk0              | CPU/dx_insn/dffe_gen[4].dff/p_19_in             |                                     |               32 |             64 |         2.00 |
|  pll/inst/clk_out1 |                                                 | CPU/dx_insn/dffe_gen[4].dff/q_reg_1 |               40 |             64 |         1.60 |
|  clk0              |                                                 | reset_IBUF                          |              154 |            313 |         2.03 |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


