//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<31>;
	.reg .b32 	%r<80>;
	.reg .f32 	%f<56>;
	.reg .b64 	%rd<32>;
	.loc	1 19 0                          // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd15, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_0];
	ld.param.u64 	%rd16, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_1];
$L__tmp0:
	.loc	1 22 28                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:22:33
	shl.b32 	%r42, %r1, 10;
	ld.param.u64 	%rd17, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_2];
	ld.param.u64 	%rd18, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_3];
	.loc	1 23 44                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:23:44
	mov.u32 	%r43, %tid.x;
	and.b32  	%r44, %r43, 127;
	ld.param.u64 	%rd19, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_4];
	ld.param.u64 	%rd20, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_7_param_5];
	.loc	1 23 23                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:23:23
	or.b32  	%r45, %r42, %r44;
	.loc	1 25 28                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 27 21                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:27:21
	setp.lt.s32 	%p1, %r2, 128;
	.loc	1 23 23                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:23:23
	shl.b32 	%r46, %r45, 7;
	.loc	1 32 35                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:32:35
	add.s32 	%r47, %r46, %r2;
	add.s32 	%r48, %r47, 16384;
	add.s32 	%r49, %r47, 32768;
	add.s32 	%r50, %r47, 49152;
	add.s32 	%r51, %r47, 65536;
	add.s32 	%r52, %r47, 81920;
	add.s32 	%r53, %r47, 98304;
	add.s32 	%r54, %r47, 114688;
	.loc	1 32 30                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:32:30
	mul.wide.s32 	%rd21, %r47, 4;
	add.s64 	%rd1, %rd15, %rd21;
	mul.wide.s32 	%rd22, %r48, 4;
	add.s64 	%rd2, %rd15, %rd22;
	mul.wide.s32 	%rd23, %r49, 4;
	add.s64 	%rd3, %rd15, %rd23;
	mul.wide.s32 	%rd24, %r50, 4;
	add.s64 	%rd4, %rd15, %rd24;
	mul.wide.s32 	%rd25, %r51, 4;
	add.s64 	%rd5, %rd15, %rd25;
	mul.wide.s32 	%rd26, %r52, 4;
	add.s64 	%rd6, %rd15, %rd26;
	mul.wide.s32 	%rd27, %r53, 4;
	add.s64 	%rd7, %rd15, %rd27;
	mul.wide.s32 	%rd28, %r54, 4;
	add.s64 	%rd8, %rd15, %rd28;
	.loc	1 32 44                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd1 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd2 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd3 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd4 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r7 }, [ %rd5 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd6 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd7 + 0 ];
	// end inline asm
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd8 + 0 ];
	// end inline asm
	.loc	1 33 30                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:33:30
	mul.wide.s32 	%rd29, %r2, 4;
	add.s64 	%rd9, %rd16, %rd29;
	.loc	1 33 35                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:33:35
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd9 + 0 ];
	// end inline asm
	.loc	1 34 30                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:34:30
	add.s64 	%rd10, %rd17, %rd29;
	.loc	1 34 35                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:34:35
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r12 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r12;
	.loc	1 35 31                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:35:31
	add.s64 	%rd11, %rd18, %rd29;
	.loc	1 35 36                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:35:36
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 36 31                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:36:31
	add.s64 	%rd12, %rd19, %rd29;
	.loc	1 36 36                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:36:36
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 39 18                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:39:18
	add.f32 	%f2, %f1, 0f3727C5AC;
	.loc	1 40 26                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:40:26
	sqrt.approx.ftz.f32 	%f3, %f2;
	.loc	1 32 44                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:32:44
	mov.b32 	%f4, %r10;
	mov.b32 	%f5, %r9;
	mov.b32 	%f6, %r8;
	mov.b32 	%f7, %r7;
	mov.b32 	%f8, %r6;
	mov.b32 	%f9, %r5;
	mov.b32 	%f10, %r4;
	mov.b32 	%f11, %r3;
	.loc	1 23 44                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:23:44
	shl.b32 	%r55, %r43, 2;
	and.b32  	%r56, %r55, 508;
	.loc	1 23 23                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:23:23
	or.b32  	%r57, %r56, %r42;
	.loc	1 31 19                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:31:19
	bfe.s32 	%r58, %r1, 21, 1;
	shr.u32 	%r59, %r58, 24;
	add.s32 	%r60, %r59, %r57;
	shl.b32 	%r61, %r60, 7;
	shr.s32 	%r63, %r57, 31;
	shr.u32 	%r64, %r63, 24;
	add.s32 	%r65, %r57, %r64;
	.loc	1 30 19                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:30:19
	and.b32  	%r66, %r65, -256;
	sub.s32 	%r67, %r57, %r66;
	.loc	1 42 18                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:42:18
	mov.b32 	%r17, %f3;
	mov.b32 	%r16, 1065353216;
	// begin inline asm
	div.full.f32 %r15, %r16, %r17;
	// end inline asm
	mov.b32 	%f12, %r15;
	.loc	1 37 18                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:37:18
	mov.b32 	%f13, %r11;
	sub.f32 	%f14, %f11, %f13;
	sub.f32 	%f15, %f10, %f13;
	sub.f32 	%f16, %f9, %f13;
	sub.f32 	%f17, %f8, %f13;
	sub.f32 	%f18, %f7, %f13;
	sub.f32 	%f19, %f6, %f13;
	sub.f32 	%f20, %f5, %f13;
	sub.f32 	%f21, %f4, %f13;
	.loc	1 45 19                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:45:19
	mul.f32 	%f22, %f21, %f12;
	mul.f32 	%f23, %f20, %f12;
	mul.f32 	%f24, %f19, %f12;
	mul.f32 	%f25, %f18, %f12;
	mul.f32 	%f26, %f17, %f12;
	mul.f32 	%f27, %f16, %f12;
	mul.f32 	%f28, %f15, %f12;
	mul.f32 	%f29, %f14, %f12;
	.loc	1 46 20                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:46:20
	mov.b32 	%f30, %r13;
	.loc	1 47 20                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:47:20
	mov.b32 	%f31, %r14;
	fma.rn.f32 	%f32, %f29, %f30, %f31;
	fma.rn.f32 	%f33, %f28, %f30, %f31;
	fma.rn.f32 	%f34, %f27, %f30, %f31;
	fma.rn.f32 	%f35, %f26, %f30, %f31;
	fma.rn.f32 	%f36, %f25, %f30, %f31;
	fma.rn.f32 	%f37, %f24, %f30, %f31;
	fma.rn.f32 	%f38, %f23, %f30, %f31;
	fma.rn.f32 	%f39, %f22, %f30, %f31;
	.loc	1 49 20                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:49:20
	setp.gt.f32 	%p23, %f39, 0f00000000;
	setp.gt.f32 	%p24, %f38, 0f00000000;
	setp.gt.f32 	%p25, %f37, 0f00000000;
	setp.gt.f32 	%p26, %f36, 0f00000000;
	setp.gt.f32 	%p27, %f35, 0f00000000;
	setp.gt.f32 	%p28, %f34, 0f00000000;
	setp.gt.f32 	%p29, %f33, 0f00000000;
	setp.gt.f32 	%p30, %f32, 0f00000000;
	.loc	1 51 20                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:51:20
	mul.f32 	%f40, %f32, 0f3E4CCCCD;
	mul.f32 	%f41, %f33, 0f3E4CCCCD;
	mul.f32 	%f42, %f34, 0f3E4CCCCD;
	mul.f32 	%f43, %f35, 0f3E4CCCCD;
	mul.f32 	%f44, %f36, 0f3E4CCCCD;
	mul.f32 	%f45, %f37, 0f3E4CCCCD;
	mul.f32 	%f46, %f38, 0f3E4CCCCD;
	mul.f32 	%f47, %f39, 0f3E4CCCCD;
	.loc	1 52 35                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:52:35
	selp.f32 	%f48, %f32, %f40, %p30;
	selp.f32 	%f49, %f33, %f41, %p29;
	selp.f32 	%f50, %f34, %f42, %p28;
	selp.f32 	%f51, %f35, %f43, %p27;
	selp.f32 	%f52, %f36, %f44, %p26;
	selp.f32 	%f53, %f37, %f45, %p25;
	selp.f32 	%f54, %f38, %f46, %p24;
	selp.f32 	%f55, %f39, %f47, %p23;
	.loc	1 53 34                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:34
	shl.b32 	%r68, %r2, 8;
	.loc	1 53 30                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:30
	add.s32 	%r69, %r67, %r68;
	.loc	1 53 45                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:45
	shl.b32 	%r70, %r65, 7;
	and.b32  	%r71, %r70, -32768;
	add.s32 	%r72, %r61, 65536;
	and.b32  	%r73, %r72, -32768;
	.loc	1 53 39                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:39
	add.s32 	%r74, %r69, %r71;
	add.s32 	%r75, %r69, %r73;
	.loc	1 53 25                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:25
	mul.wide.s32 	%rd30, %r74, 4;
	add.s64 	%rd13, %rd20, %rd30;
	mul.wide.s32 	%rd31, %r75, 4;
	add.s64 	%rd14, %rd20, %rd31;
	.loc	1 53 57                         // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:57
	shl.b32 	%r76, %r44, 2;
	mov.u32 	%r77, global_smem;
	add.s32 	%r18, %r77, %r76;
	mov.b32 	%r19, %f48;
	mov.pred 	%p13, -1;
	// begin inline asm
	@%p13 st.shared.b32 [ %r18 + 0 ], %r19;
	// end inline asm
	add.s32 	%r20, %r18, 512;
	mov.b32 	%r21, %f49;
	// begin inline asm
	@%p13 st.shared.b32 [ %r20 + 0 ], %r21;
	// end inline asm
	add.s32 	%r22, %r18, 1024;
	mov.b32 	%r23, %f50;
	// begin inline asm
	@%p13 st.shared.b32 [ %r22 + 0 ], %r23;
	// end inline asm
	add.s32 	%r24, %r18, 1536;
	mov.b32 	%r25, %f51;
	// begin inline asm
	@%p13 st.shared.b32 [ %r24 + 0 ], %r25;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r78, %r56, 2;
	add.s32 	%r79, %r77, %r78;
	ld.shared.v4.u32 	{%r34, %r35, %r36, %r37}, [%r79];
	bar.sync 	0;
	mov.b32 	%r27, %f52;
	// begin inline asm
	@%p13 st.shared.b32 [ %r18 + 0 ], %r27;
	// end inline asm
	mov.b32 	%r29, %f53;
	// begin inline asm
	@%p13 st.shared.b32 [ %r20 + 0 ], %r29;
	// end inline asm
	mov.b32 	%r31, %f54;
	// begin inline asm
	@%p13 st.shared.b32 [ %r22 + 0 ], %r31;
	// end inline asm
	mov.b32 	%r33, %f55;
	// begin inline asm
	@%p13 st.shared.b32 [ %r24 + 0 ], %r33;
	// end inline asm
	bar.sync 	0;
	ld.shared.v4.u32 	{%r38, %r39, %r40, %r41}, [%r79];
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd13 + 0 ], { %r34, %r35, %r36, %r37 };
	// end inline asm
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd14 + 0 ], { %r38, %r39, %r40, %r41 };
	// end inline asm
	.loc	1 53 4                          // cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py:53:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/vu/cvuntf7ysnzxietj7vkhlagekhjgslkfricdz4mmuouar35pcgyn.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 118
.b8 117
.b8 110
.b8 116
.b8 102
.b8 55
.b8 121
.b8 115
.b8 110
.b8 122
.b8 120
.b8 105
.b8 101
.b8 116
.b8 106
.b8 55
.b8 118
.b8 107
.b8 104
.b8 108
.b8 97
.b8 103
.b8 101
.b8 107
.b8 104
.b8 106
.b8 103
.b8 115
.b8 108
.b8 107
.b8 102
.b8 114
.b8 105
.b8 99
.b8 100
.b8 122
.b8 52
.b8 109
.b8 109
.b8 117
.b8 111
.b8 117
.b8 97
.b8 114
.b8 51
.b8 53
.b8 112
.b8 99
.b8 103
.b8 121
.b8 110
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 118
.b8 117
.b8 0
	}
	.section	.debug_macinfo	{	}
