|spi_mem
i_clk => i_clk.IN1
i_rst_n => _.IN1
i_btn_n => _.IN1
spi_miso => servant_spi_master_if:spi_master_if.spi_miso
spi_miso => spi_miso_l.DATAIN
spi_sck <= servant_spi_master_if:spi_master_if.spi_sck
spi_ss <= servant_spi_master_if:spi_master_if.spi_ss
spi_mosi <= servant_spi_master_if:spi_master_if.spi_mosi
wb_clk_l <= servive_clock_gen:clock_gen.o_clk
spi_miso_l <= spi_miso.DB_MAX_OUTPUT_PORT_TYPE
spi_sck_l <= servant_spi_master_if:spi_master_if.spi_sck
spi_ss_l <= servant_spi_master_if:spi_master_if.spi_ss
spi_mosi_l <= servant_spi_master_if:spi_master_if.spi_mosi
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
correct <= correct~reg0.DB_MAX_OUTPUT_PORT_TYPE
btn_test <= servant_spi_master_if:spi_master_if.configed_out


|spi_mem|servive_clock_gen:clock_gen
i_clk => i_clk.IN1
i_rst => i_rst.IN1
i_btn => b[0].DATAIN
o_clk <= altpll:pll.clk
o_rst <= r[9].DB_MAX_OUTPUT_PORT_TYPE
o_btn <= b[9].DB_MAX_OUTPUT_PORT_TYPE


|spi_mem|servive_clock_gen:clock_gen|altpll:pll
inclk[0] => altpll_o6l:auto_generated.inclk[0]
inclk[1] => altpll_o6l:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_o6l:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_o6l:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|spi_mem|servive_clock_gen:clock_gen|altpll:pll|altpll_o6l:auto_generated
areset => pll_lock_sync.IN0
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|spi_mem|servant_spi_master_if:spi_master_if
clock => configed.CLK
clock => bit_cnt[0].CLK
clock => bit_cnt[1].CLK
clock => bit_cnt[2].CLK
clock => clk_cnt[0].CLK
clock => clk_cnt[1].CLK
clock => clk_cnt[2].CLK
clock => clk_cnt[3].CLK
clock => clk_cnt[4].CLK
clock => clk_cnt[5].CLK
clock => clk_cnt[6].CLK
clock => clk_cnt[7].CLK
clock => clk_cnt[8].CLK
clock => clk_cnt[9].CLK
clock => clk_cnt[10].CLK
clock => clk_cnt[11].CLK
clock => clk_cnt[12].CLK
clock => clk_cnt[13].CLK
clock => clk_cnt[14].CLK
clock => clk_cnt[15].CLK
clock => serial_clk.CLK
clock => state~1.DATAIN
clock => spi_out_reg[0].CLK
clock => spi_out_reg[1].CLK
clock => spi_out_reg[2].CLK
clock => spi_out_reg[3].CLK
clock => spi_out_reg[4].CLK
clock => spi_out_reg[5].CLK
clock => spi_out_reg[6].CLK
clock => spi_out_reg[7].CLK
clock => serial_clk_delay.CLK
reset => configed.ACLR
reset => bit_cnt[0].ACLR
reset => bit_cnt[1].ACLR
reset => bit_cnt[2].ACLR
reset => clk_cnt[0].ACLR
reset => clk_cnt[1].ACLR
reset => clk_cnt[2].ACLR
reset => clk_cnt[3].ACLR
reset => clk_cnt[4].ACLR
reset => clk_cnt[5].ACLR
reset => clk_cnt[6].ACLR
reset => clk_cnt[7].ACLR
reset => clk_cnt[8].ACLR
reset => clk_cnt[9].ACLR
reset => clk_cnt[10].ACLR
reset => clk_cnt[11].ACLR
reset => clk_cnt[12].ACLR
reset => clk_cnt[13].ACLR
reset => clk_cnt[14].ACLR
reset => clk_cnt[15].ACLR
reset => serial_clk_delay.PRESET
reset => serial_clk.PRESET
reset => state~3.DATAIN
wr_data[0] => wr_data_reg[0].DATAIN
wr_data[1] => wr_data_reg[1].DATAIN
wr_data[2] => wr_data_reg[2].DATAIN
wr_data[3] => wr_data_reg[3].DATAIN
wr_data[4] => wr_data_reg[4].DATAIN
wr_data[5] => wr_data_reg[5].DATAIN
wr_data[6] => wr_data_reg[6].DATAIN
wr_data[7] => wr_data_reg[7].DATAIN
wr_data[8] => wr_data_reg[8].DATAIN
wr_data[9] => wr_data_reg[9].DATAIN
wr_data[10] => wr_data_reg[10].DATAIN
wr_data[11] => wr_data_reg[11].DATAIN
wr_data[12] => wr_data_reg[12].DATAIN
wr_data[13] => wr_data_reg[13].DATAIN
wr_data[14] => wr_data_reg[14].DATAIN
wr_data[15] => wr_data_reg[15].DATAIN
wr_data[16] => wr_data_reg[16].DATAIN
wr_data[17] => wr_data_reg[17].DATAIN
wr_data[18] => wr_data_reg[18].DATAIN
wr_data[19] => wr_data_reg[19].DATAIN
wr_data[20] => wr_data_reg[20].DATAIN
wr_data[21] => wr_data_reg[21].DATAIN
wr_data[22] => wr_data_reg[22].DATAIN
wr_data[23] => wr_data_reg[23].DATAIN
wr_data[24] => wr_data_reg[24].DATAIN
wr_data[25] => wr_data_reg[25].DATAIN
wr_data[26] => wr_data_reg[26].DATAIN
wr_data[27] => wr_data_reg[27].DATAIN
wr_data[28] => wr_data_reg[28].DATAIN
wr_data[29] => wr_data_reg[29].DATAIN
wr_data[30] => wr_data_reg[30].DATAIN
wr_data[31] => wr_data_reg[31].DATAIN
address[2] => address_reg[2].DATAIN
address[3] => address_reg[3].DATAIN
address[4] => address_reg[4].DATAIN
address[5] => address_reg[5].DATAIN
address[6] => address_reg[6].DATAIN
address[7] => address_reg[7].DATAIN
address[8] => address_reg[8].DATAIN
address[9] => address_reg[9].DATAIN
address[10] => address_reg[10].DATAIN
address[11] => address_reg[11].DATAIN
address[12] => address_reg[12].DATAIN
address[13] => address_reg[13].DATAIN
address[14] => address_reg[14].DATAIN
address[15] => address_reg[15].DATAIN
address[16] => address_reg[16].DATAIN
address[17] => address_reg[17].DATAIN
address[18] => address_reg[18].DATAIN
address[19] => address_reg[19].DATAIN
address[20] => address_reg[20].DATAIN
address[21] => address_reg[21].DATAIN
address[22] => address_reg[22].DATAIN
address[23] => address_reg[23].DATAIN
wb_sel[0] => sel_dec_start[1].OUTPUTSELECT
wb_sel[0] => sel_dec_start[0].OUTPUTSELECT
wb_sel[0] => Equal8.IN3
wb_sel[1] => sel_dec_start.OUTPUTSELECT
wb_sel[1] => sel_dec_start.OUTPUTSELECT
wb_sel[1] => sel_dec_last.DATAA
wb_sel[1] => sel_dec_last.DATAA
wb_sel[1] => Equal8.IN2
wb_sel[2] => sel_dec_start.OUTPUTSELECT
wb_sel[2] => sel_dec_start.OUTPUTSELECT
wb_sel[2] => sel_dec_last.OUTPUTSELECT
wb_sel[2] => sel_dec_last.OUTPUTSELECT
wb_sel[2] => Equal8.IN1
wb_sel[3] => sel_dec_last[1].OUTPUTSELECT
wb_sel[3] => sel_dec_last[0].OUTPUTSELECT
wb_sel[3] => sel_dec_start.DATAA
wb_sel[3] => sel_dec_start.DATAA
wb_sel[3] => Equal8.IN0
wb_we => spi_out_reg.OUTPUTSELECT
wb_we => spi_out_reg.OUTPUTSELECT
wb_we => always9.IN1
wb_we => cmd_reg[0].DATAIN
wb_we => Selector11.IN0
wb_cyc => always0.IN1
wb_cyc => always2.IN1
wb_cyc => state.DATAB
wb_cyc => always3.IN1
wb_cyc => Selector0.IN2
rd_data[0] <= rd_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
rd_data[1] <= rd_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
rd_data[2] <= rd_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
rd_data[3] <= rd_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
rd_data[4] <= rd_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
rd_data[5] <= rd_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
rd_data[6] <= rd_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
rd_data[7] <= rd_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
rd_data[8] <= rd_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
rd_data[9] <= rd_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
rd_data[10] <= rd_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
rd_data[11] <= rd_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
rd_data[12] <= rd_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
rd_data[13] <= rd_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
rd_data[14] <= rd_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
rd_data[15] <= rd_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
rd_data[16] <= rd_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
rd_data[17] <= rd_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
rd_data[18] <= rd_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
rd_data[19] <= rd_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
rd_data[20] <= rd_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
rd_data[21] <= rd_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
rd_data[22] <= rd_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
rd_data[23] <= rd_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
rd_data[24] <= rd_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
rd_data[25] <= rd_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
rd_data[26] <= rd_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
rd_data[27] <= rd_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
rd_data[28] <= rd_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
rd_data[29] <= rd_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
rd_data[30] <= rd_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
rd_data[31] <= rd_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
wb_ack <= wb_ack$latch.DB_MAX_OUTPUT_PORT_TYPE
configed_out <= configed.DB_MAX_OUTPUT_PORT_TYPE
spi_miso => rd_data_reg.DATAB
spi_miso => Selector21.IN3
spi_miso => Selector29.IN3
spi_miso => Selector37.IN3
spi_miso => spi_in_reg[0].DATAIN
spi_sck <= serial_clk.DB_MAX_OUTPUT_PORT_TYPE
spi_ss <= spi_ss$latch.DB_MAX_OUTPUT_PORT_TYPE
spi_mosi <= spi_out_reg[7].DB_MAX_OUTPUT_PORT_TYPE


