[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~I2CHarnessWB|I2CHarnessWB>io_cio_i2c_scl",
    "sources":[
      "~I2CHarnessWB|I2CHarnessWB>clock"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~I2CHarnessWB|I2CHarnessWB>io_cio_i2c_sda",
    "sources":[
      "~I2CHarnessWB|I2CHarnessWB>reset"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~I2CHarnessWB|WishboneDevice>io_wbSlaveTransmitter_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~I2CHarnessWB|WishboneDevice>io_wbMasterReceiver_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~I2CHarnessWB|WishboneHost>io_wbSlaveReceiver_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~I2CHarnessWB|WishboneHost>io_wbMasterTransmitter_ready"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]