//------------------------------------------------------------
// DONOT MODIFY THIS FILE
// generated by JISHENGJU automatically
//------------------------------------------------------------

#ifndef VPSYS_SYSREG_REG_OFFSET_DEFINE_H
#define VPSYS_SYSREG_REG_OFFSET_DEFINE_H

#define REG_VP_SYSREG_REE_BASE		0xBCC30000
#define REG_VP_SYSREG_TEE_BASE		0xFCC30000

#define REG_VP_AXIBUS_RST_CFG          (REG_VP_SYSREG_REE_BASE + 0x0   )
#define REG_VP_FCE_RST_CFG             (REG_VP_SYSREG_REE_BASE + 0x4   )
#define REG_VP_G2D_RST_CFG             (REG_VP_SYSREG_REE_BASE + 0x8   )
#define REG_VP_VDEC_RST_CFG            (REG_VP_SYSREG_REE_BASE + 0xc   )
#define REG_VP_VENC_RST_CFG            (REG_VP_SYSREG_REE_BASE + 0x10  )
#define REG_VP_VPSYS_CK_CFG            (REG_VP_SYSREG_REE_BASE + 0x20  )
#define REG_VP_VPSYS_VDEC_CCLK_CFG     (REG_VP_SYSREG_REE_BASE + 0x24  )
#define REG_VP_VPSYS_FCE_CCLK_CFG      (REG_VP_SYSREG_REE_BASE + 0x2c  )
#define REG_VP_VPSYS_G2D_CCLK_CFG      (REG_VP_SYSREG_REE_BASE + 0x30  )
#define REG_VP_VPSYS_DBG_STS           (REG_VP_SYSREG_REE_BASE + 0x40  )
#define REG_VP_VPSYS_VDEC_FUSE_CFG     (REG_VP_SYSREG_REE_BASE + 0x44  )
#define REG_VP_VPSYS_VENC_FUSE_CFG     (REG_VP_SYSREG_REE_BASE + 0x48  )
#define REG_VP_VPSYS_FREQM_CFG         (REG_VP_SYSREG_REE_BASE + 0x50  )
#define REG_VP_VPSYS_FREQ_STS          (REG_VP_SYSREG_REE_BASE + 0x54  )
#define REG_VP_VPSYS_ADDR_SEL          (REG_VP_SYSREG_REE_BASE + 0x60  )
#define REG_VP_AXIBUS_RST_TEECFG       (REG_VP_SYSREG_REE_BASE + 0x1000)
#define REG_VP_FCE_RST_TEECFG          (REG_VP_SYSREG_TEE_BASE + 0x1004)
#define REG_VP_G2D_RST_TEECFG          (REG_VP_SYSREG_TEE_BASE + 0x1008)
#define REG_VP_VDEC_RST_TEECFG         (REG_VP_SYSREG_TEE_BASE + 0x100c)
#define REG_VP_VENC_RST_TEECFG         (REG_VP_SYSREG_TEE_BASE + 0x1010)
#define REG_VP_VPSYS_CK_TEECFG         (REG_VP_SYSREG_TEE_BASE + 0x1020)
#define REG_VP_VPSYS_VDEC_CCLK_TEECFG  (REG_VP_SYSREG_TEE_BASE + 0x1024)
#define REG_VP_VPSYS_FCE_CCLK_TEECFG   (REG_VP_SYSREG_TEE_BASE + 0x102c)
#define REG_VP_VPSYS_G2D_CCLK_TEECFG   (REG_VP_SYSREG_TEE_BASE + 0x1030)
#define REG_VP_VPSYS_DBG_TEESTS        (REG_VP_SYSREG_TEE_BASE + 0x1040)
#define REG_VP_VPSYS_VDEC_FUSE_TEECFG  (REG_VP_SYSREG_TEE_BASE + 0x1044)
#define REG_VP_VPSYS_VENC_FUSE_TEECFG  (REG_VP_SYSREG_TEE_BASE + 0x1048)
#define REG_VP_LOCK_CFG                (REG_VP_SYSREG_TEE_BASE + 0x1800)
#define REG_VP_VPSYS_FREQM_TEECFG      (REG_VP_SYSREG_TEE_BASE + 0x1050)
#define REG_VP_VPSYS_FREQ_TEESTS       (REG_VP_SYSREG_TEE_BASE + 0x1054)
#define REG_VP_VPSYS_ADDR_TEESEL       (REG_VP_SYSREG_TEE_BASE + 0x1060)

#define AXIBUS_RST_CFG_DFLT_VAL           0x3
#define FCE_RST_CFG_DFLT_VAL              0x33
#define G2D_RST_CFG_DFLT_VAL              0x7
#define VDEC_RST_CFG_DFLT_VAL             0x7
#define VENC_VPSYS_RST_CFG_DFLT_VAL             0x3
#define VPSYS_CK_CFG_DFLT_VAL             0x3ff
#define VPSYS_VDEC_CCLK_CFG_DFLT_VAL      0x14
#define VPSYS_FCE_CCLK_CFG_DFLT_VAL       0x13
#define VPSYS_G2D_CCLK_CFG_DFLT_VAL       0x13
#define VPSYS_DBG_STS_DFLT_VAL            0x0
#define VPSYS_VDEC_FUSE_CFG_DFLT_VAL      0x0
#define VPSYS_VENC_FUSE_CFG_DFLT_VAL      0x0
#define VPSYS_FREQM_CFG_DFLT_VAL          0x0
#define VPSYS_FREQ_STS_DFLT_VAL           0x0
#define VPSYS_ADDR_SEL_DFLT_VAL           0x0
#define AXIBUS_RST_TEECFG_DFLT_VAL        0x3
#define FCE_RST_TEECFG_DFLT_VAL           0x3f
#define G2D_RST_TEECFG_DFLT_VAL           0x1f
#define VDEC_RST_TEECFG_DFLT_VAL          0x1f
#define VENC_RST_TEECFG_DFLT_VAL          0xf
#define VPSYS_CK_TEECFG_DFLT_VAL          0x3ff
#define VPSYS_VDEC_CCLK_TEECFG_DFLT_VAL   0x14
#define VPSYS_FCE_CCLK_TEECFG_DFLT_VAL    0x13
#define VPSYS_G2D_CCLK_TEECFG_DFLT_VAL    0x13
#define VPSYS_DBG_TEESTS_DFLT_VAL         0x0
#define VPSYS_VDEC_FUSE_TEECFG_DFLT_VAL   0x0
#define VPSYS_VENC_FUSE_TEECFG_DFLT_VAL   0x0
#define LOCK_CFG_DFLT_VAL                 0x0
#define VPSYS_FREQM_TEECFG_DFLT_VAL       0x0
#define VPSYS_FREQ_TEESTS_DFLT_VAL        0x0
#define VPSYS_ADDR_TEESEL_DFLT_VAL        0x0

#define VPSYS_G2D_CLK_EN					(1 << 3)
#define VPSYS_FCE_CLK_EN					(1 << 2)
#endif
