+ define_corners nom_slow_1p08V_125C
Reading timing models for corner nom_slow_1p08V_125C…
Reading cell library for the 'nom_slow_1p08V_125C' corner at '/opt/pdks/ciel/ihp-sg13g2/versions/cb7daaa8901016cf7c5d272dfa322c41f024931f/ihp-sg13g2/libs.ref/sg13g2_stdcell/lib/sg13g2_stdcell_slow_1p08V_125C.lib'…
Reading top-level netlist at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/52-openroad-fillinsertion/DigitalSine.nl.v'…
Linking design 'DigitalSine' from netlist…
Reading design constraints file at '/nix/store/sfc122jplczjy5i6pd5radwb3k94mh33-python3.12-librelane-3.0.0.dev45/lib/python3.12/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.006
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.15
[INFO] Setting timing derate to: 5%
Reading top-level design parasitics for the 'nom_slow_1p08V_125C' corner at '/home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/54-openroad-rcx/nom/DigitalSine.nom.spef'…
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003185    0.038589    0.261927    0.502079 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038589    0.000185    0.502264 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008937    0.089365    0.594004    1.096268 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.089365    0.000376    1.096644 ^ fanout73/A (sg13g2_buf_8)
     7    0.042215    0.053234    0.148184    1.244828 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.053352    0.001594    1.246422 ^ _128_/A (sg13g2_inv_2)
     5    0.021316    0.066404    0.077411    1.323833 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.066466    0.001429    1.325263 v _293_/D (sg13g2_dfrbpq_1)
                                              1.325263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490152   clock uncertainty
                                  0.000000    0.490152   clock reconvergence pessimism
                                 -0.062907    0.427246   library hold time
                                              0.427246   data required time
---------------------------------------------------------------------------------------------
                                              0.427246   data required time
                                             -1.325263   data arrival time
---------------------------------------------------------------------------------------------
                                              0.898017   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003185    0.038589    0.261927    0.502079 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.038589    0.000185    0.502264 ^ hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008937    0.089365    0.594004    1.096268 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.089365    0.000376    1.096644 ^ fanout73/A (sg13g2_buf_8)
     7    0.042215    0.053234    0.148184    1.244828 ^ fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.053270    0.000620    1.245448 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001724    0.043670    0.094287    1.339735 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.043670    0.000065    1.339799 v _294_/D (sg13g2_dfrbpq_1)
                                              1.339799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490054   clock uncertainty
                                  0.000000    0.490054   clock reconvergence pessimism
                                 -0.053726    0.436329   library hold time
                                              0.436329   data required time
---------------------------------------------------------------------------------------------
                                              0.436329   data required time
                                             -1.339799   data arrival time
---------------------------------------------------------------------------------------------
                                              0.903471   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001913    0.031583    0.256154    0.495854 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031583    0.000074    0.495927 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011873    0.106993    0.606192    1.102119 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.106993    0.000451    1.102570 ^ fanout52/A (sg13g2_buf_8)
     8    0.041980    0.053764    0.156495    1.259065 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.053937    0.002105    1.261171 ^ _195_/B (sg13g2_xor2_1)
     2    0.008957    0.070008    0.131409    1.392580 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.070012    0.000590    1.393169 v _196_/B (sg13g2_xor2_1)
     1    0.001947    0.039531    0.088796    1.481965 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.039532    0.000126    1.482092 v _295_/D (sg13g2_dfrbpq_2)
                                              1.482092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487309   clock uncertainty
                                  0.000000    0.487309   clock reconvergence pessimism
                                 -0.052847    0.434462   library hold time
                                              0.434462   data required time
---------------------------------------------------------------------------------------------
                                              0.434462   data required time
                                             -1.482092   data arrival time
---------------------------------------------------------------------------------------------
                                              1.047629   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001913    0.031583    0.256154    0.495854 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.031583    0.000074    0.495927 ^ hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011873    0.106993    0.606192    1.102119 ^ hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.106993    0.000451    1.102570 ^ fanout52/A (sg13g2_buf_8)
     8    0.041980    0.053764    0.156495    1.259065 ^ fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.053938    0.002112    1.261178 ^ _199_/B (sg13g2_xnor2_1)
     2    0.008812    0.103373    0.133543    1.394720 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.103374    0.000554    1.395275 v _200_/B (sg13g2_xor2_1)
     1    0.001567    0.037345    0.100290    1.495564 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.037346    0.000060    1.495625 v _296_/D (sg13g2_dfrbpq_1)
                                              1.495625   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487308   clock uncertainty
                                  0.000000    0.487308   clock reconvergence pessimism
                                 -0.051940    0.435368   library hold time
                                              0.435368   data required time
---------------------------------------------------------------------------------------------
                                              0.435368   data required time
                                             -1.495625   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060257   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006617    0.057655    0.275976    0.513284 ^ _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.057692    0.000361    0.513645 ^ hold11/A (sg13g2_dlygate4sd3_1)
     1    0.008303    0.085706    0.601696    1.115341 ^ hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.085706    0.000336    1.115677 ^ fanout66/A (sg13g2_buf_8)
     8    0.044566    0.054791    0.146889    1.262566 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.055076    0.002624    1.265190 ^ _198_/A (sg13g2_nand2_1)
     1    0.003295    0.055530    0.074520    1.339710 v _198_/Y (sg13g2_nand2_1)
                                                         _030_ (net)
                      0.055530    0.000131    1.339841 v _203_/B1 (sg13g2_o21ai_1)
     2    0.009362    0.087486    0.096888    1.436730 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.087491    0.000541    1.437271 ^ _204_/B (sg13g2_xor2_1)
     1    0.002505    0.041481    0.100744    1.538015 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.041481    0.000166    1.538181 v _297_/D (sg13g2_dfrbpq_2)
                                              1.538181   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487440   clock uncertainty
                                  0.000000    0.487440   clock reconvergence pessimism
                                 -0.053642    0.433798   library hold time
                                              0.433798   data required time
---------------------------------------------------------------------------------------------
                                              0.433798   data required time
                                             -1.538181   data arrival time
---------------------------------------------------------------------------------------------
                                              1.104383   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.277701    0.515434 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054999    0.000327    0.515761 v fanout57/A (sg13g2_buf_8)
     8    0.036507    0.045382    0.131210    0.646971 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045741    0.002968    0.649939 v fanout56/A (sg13g2_buf_2)
     6    0.028486    0.090335    0.163334    0.813273 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.090341    0.000834    0.814106 v _210_/B (sg13g2_xnor2_1)
     1    0.006030    0.079456    0.130072    0.944178 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.079456    0.000248    0.944426 v _211_/B (sg13g2_xnor2_1)
     1    0.002193    0.047163    0.097577    1.042004 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.047163    0.000083    1.042087 v hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002120    0.055249    0.591583    1.633670 v hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.055249    0.000080    1.633750 v _299_/D (sg13g2_dfrbpq_1)
                                              1.633750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487734   clock uncertainty
                                  0.000000    0.487734   clock reconvergence pessimism
                                 -0.059150    0.428583   library hold time
                                              0.428583   data required time
---------------------------------------------------------------------------------------------
                                              0.428583   data required time
                                             -1.633750   data arrival time
---------------------------------------------------------------------------------------------
                                              1.205166   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017776    0.075282    0.308485    0.545925 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075282    0.000386    0.546311 ^ hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008633    0.087625    0.613837    1.160148 ^ hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.087625    0.000359    1.160507 ^ fanout63/A (sg13g2_buf_8)
     8    0.045742    0.055558    0.147620    1.308127 ^ fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.055977    0.003320    1.311447 ^ _201_/A (sg13g2_and2_1)
     1    0.005030    0.052552    0.139681    1.451128 ^ _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.052553    0.000353    1.451480 ^ _207_/B1 (sg13g2_a21oi_1)
     2    0.012227    0.076457    0.089483    1.540963 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.076492    0.000784    1.541747 v _208_/B (sg13g2_xor2_1)
     1    0.004593    0.050910    0.110810    1.652557 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.050910    0.000351    1.652909 v _298_/D (sg13g2_dfrbpq_2)
                                              1.652909   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.489575   clock uncertainty
                                  0.000000    0.489575   clock reconvergence pessimism
                                 -0.056712    0.432862   library hold time
                                              0.432862   data required time
---------------------------------------------------------------------------------------------
                                              0.432862   data required time
                                             -1.652909   data arrival time
---------------------------------------------------------------------------------------------
                                              1.220046   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.277701    0.515434 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054999    0.000327    0.515761 v fanout57/A (sg13g2_buf_8)
     8    0.036507    0.045382    0.131210    0.646971 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045741    0.002968    0.649939 v fanout56/A (sg13g2_buf_2)
     6    0.028486    0.090335    0.163334    0.813273 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.090352    0.001243    0.814515 v _182_/B (sg13g2_nand2_1)
     1    0.005560    0.061872    0.089584    0.904099 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.061873    0.000438    0.904537 ^ _217_/A (sg13g2_nor3_1)
     1    0.006075    0.056495    0.081324    0.985862 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.056497    0.000618    0.986479 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003084    0.073357    0.124010    1.110489 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.073357    0.000209    1.110698 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.002854    0.056131    0.580709    1.691407 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.056131    0.000114    1.691521 ^ _219_/A (sg13g2_inv_1)
     1    0.002046    0.027343    0.045126    1.736647 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027343    0.000129    1.736776 v _301_/D (sg13g2_dfrbpq_1)
                                              1.736776   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489700   clock uncertainty
                                  0.000000    0.489700   clock reconvergence pessimism
                                 -0.047150    0.442550   library hold time
                                              0.442550   data required time
---------------------------------------------------------------------------------------------
                                              0.442550   data required time
                                             -1.736776   data arrival time
---------------------------------------------------------------------------------------------
                                              1.294226   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012095    0.059342    0.294810    0.532119 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059342    0.000468    0.532587 ^ fanout68/A (sg13g2_buf_8)
     8    0.044068    0.053714    0.131473    0.664060 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.054101    0.003210    0.667270 ^ _140_/B (sg13g2_nor2_2)
     5    0.018554    0.062856    0.080172    0.747442 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062871    0.000928    0.748370 v _144_/A (sg13g2_nand2_1)
     2    0.007814    0.067763    0.080591    0.828962 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067792    0.000443    0.829405 ^ _212_/B (sg13g2_nor2_1)
     2    0.009787    0.066557    0.086907    0.916311 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.066558    0.000332    0.916643 v _213_/C (sg13g2_nand3_1)
     2    0.012180    0.096162    0.119277    1.035920 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.096173    0.000811    1.036731 ^ _214_/B (sg13g2_xnor2_1)
     1    0.001935    0.045686    0.102827    1.139558 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.045686    0.000129    1.139687 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002090    0.055110    0.590598    1.730285 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.055110    0.000078    1.730363 v _300_/D (sg13g2_dfrbpq_2)
                                              1.730363   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.490103   clock uncertainty
                                  0.000000    0.490103   clock reconvergence pessimism
                                 -0.058424    0.431679   library hold time
                                              0.431679   data required time
---------------------------------------------------------------------------------------------
                                              0.431679   data required time
                                             -1.730363   data arrival time
---------------------------------------------------------------------------------------------
                                              1.298684   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074402    0.000784    5.131743 v _290_/A (sg13g2_inv_1)
     1    0.005179    0.052206    0.068542    5.200284 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.052206    0.000210    5.200495 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.200495   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487734   clock uncertainty
                                  0.000000    0.487734   clock reconvergence pessimism
                                 -0.176641    0.311093   library removal time
                                              0.311093   data required time
---------------------------------------------------------------------------------------------
                                              0.311093   data required time
                                             -5.200495   data arrival time
---------------------------------------------------------------------------------------------
                                              4.889402   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046115    0.000259    5.274646 v _288_/A (sg13g2_inv_1)
     1    0.004952    0.045817    0.056344    5.330990 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.045820    0.000389    5.331379 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.331379   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487440   clock uncertainty
                                  0.000000    0.487440   clock reconvergence pessimism
                                 -0.174097    0.313344   library removal time
                                              0.313344   data required time
---------------------------------------------------------------------------------------------
                                              0.313344   data required time
                                             -5.331379   data arrival time
---------------------------------------------------------------------------------------------
                                              5.018035   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046253    0.002166    5.276553 v _289_/A (sg13g2_inv_1)
     1    0.005062    0.046464    0.056995    5.333548 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046464    0.000206    5.333753 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.333753   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.489575   clock uncertainty
                                  0.000000    0.489575   clock reconvergence pessimism
                                 -0.173886    0.315688   library removal time
                                              0.315688   data required time
---------------------------------------------------------------------------------------------
                                              0.315688   data required time
                                             -5.333753   data arrival time
---------------------------------------------------------------------------------------------
                                              5.018065   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046116    0.000299    5.274686 v _287_/A (sg13g2_inv_1)
     1    0.005029    0.046251    0.056788    5.331474 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046251    0.000202    5.331676 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.331676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.487308   clock uncertainty
                                  0.000000    0.487308   clock reconvergence pessimism
                                 -0.174338    0.312970   library removal time
                                              0.312970   data required time
---------------------------------------------------------------------------------------------
                                              0.312970   data required time
                                             -5.331676   data arrival time
---------------------------------------------------------------------------------------------
                                              5.018705   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046318    0.002687    5.277074 v _291_/A (sg13g2_inv_1)
     1    0.005180    0.047156    0.057577    5.334651 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.047157    0.000211    5.334863 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.334863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.490103   clock uncertainty
                                  0.000000    0.490103   clock reconvergence pessimism
                                 -0.174154    0.315949   library removal time
                                              0.315949   data required time
---------------------------------------------------------------------------------------------
                                              0.315949   data required time
                                             -5.334863   data arrival time
---------------------------------------------------------------------------------------------
                                              5.018913   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046116    0.000302    5.274689 v _286_/A (sg13g2_inv_1)
     1    0.005174    0.047084    0.057469    5.332159 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.047085    0.000210    5.332369 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.332369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.487309   clock uncertainty
                                  0.000000    0.487309   clock reconvergence pessimism
                                 -0.174586    0.312723   library removal time
                                              0.312723   data required time
---------------------------------------------------------------------------------------------
                                              0.312723   data required time
                                             -5.332369   data arrival time
---------------------------------------------------------------------------------------------
                                              5.019646   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046249    0.002135    5.276522 v _292_/A (sg13g2_inv_1)
     1    0.005859    0.051078    0.060643    5.337165 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.051103    0.000453    5.337618 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.337618   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.489700   clock uncertainty
                                  0.000000    0.489700   clock reconvergence pessimism
                                 -0.175767    0.313933   library removal time
                                              0.313933   data required time
---------------------------------------------------------------------------------------------
                                              0.313933   data required time
                                             -5.337618   data arrival time
---------------------------------------------------------------------------------------------
                                              5.023685   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046315    0.002667    5.277054 v _129_/A (sg13g2_inv_1)
     1    0.005990    0.051852    0.061303    5.338356 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.051878    0.000439    5.338795 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.338795   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490152   clock uncertainty
                                  0.000000    0.490152   clock reconvergence pessimism
                                 -0.176066    0.314086   library removal time
                                              0.314086   data required time
---------------------------------------------------------------------------------------------
                                              0.314086   data required time
                                             -5.338795   data arrival time
---------------------------------------------------------------------------------------------
                                              5.024709   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046341    0.002855    5.277242 v _285_/A (sg13g2_inv_1)
     1    0.006120    0.052635    0.061911    5.339153 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.052641    0.000457    5.339610 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.339610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.490054   clock uncertainty
                                  0.000000    0.490054   clock reconvergence pessimism
                                 -0.176361    0.313693   library removal time
                                              0.313693   data required time
---------------------------------------------------------------------------------------------
                                              0.313693   data required time
                                             -5.339610   data arrival time
---------------------------------------------------------------------------------------------
                                              5.025918   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.012958    0.053130    0.295209    0.535312 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.053190    0.001098    0.536410 v output2/A (sg13g2_buf_1)
     1    0.007898    0.054913    0.123197    0.659607 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.054913    0.000224    0.659831 v sign (out)
                                              0.659831   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.659831   data arrival time
---------------------------------------------------------------------------------------------
                                              5.409831   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013106    0.062093    0.298542    0.538646 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.062131    0.000662    0.539307 ^ _127_/A (sg13g2_inv_1)
     1    0.004031    0.036982    0.055878    0.595185 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.036988    0.000275    0.595460 v output3/A (sg13g2_buf_1)
     1    0.010082    0.065333    0.123622    0.719082 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.065338    0.000654    0.719735 v signB (out)
                                              0.719735   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.719735   data arrival time
---------------------------------------------------------------------------------------------
                                              5.469736   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.277701    0.515434 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054999    0.000327    0.515761 v fanout57/A (sg13g2_buf_8)
     8    0.036507    0.045382    0.131210    0.646971 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045922    0.003874    0.650845 v _175_/A (sg13g2_nand2_1)
     1    0.003726    0.041869    0.054291    0.705136 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.041869    0.000237    0.705374 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.060738    0.115727    0.821101 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.060738    0.000192    0.821292 ^ sine_out[26] (out)
                                              0.821292   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.821292   data arrival time
---------------------------------------------------------------------------------------------
                                              5.571292   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049147    0.002716    0.656606 ^ _167_/A (sg13g2_nor2_1)
     1    0.005108    0.046034    0.065125    0.721732 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.046035    0.000315    0.722047 v output19/A (sg13g2_buf_1)
     1    0.006576    0.048470    0.114242    0.836289 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.048470    0.000274    0.836562 v sine_out[23] (out)
                                              0.836562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.836562   data arrival time
---------------------------------------------------------------------------------------------
                                              5.586563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049187    0.002953    0.656843 ^ _160_/A (sg13g2_nor2_1)
     1    0.006057    0.048602    0.068928    0.725771 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.048606    0.000444    0.726215 v output14/A (sg13g2_buf_1)
     1    0.006883    0.050011    0.116759    0.842973 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.050011    0.000290    0.843263 v sine_out[19] (out)
                                              0.843263   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.843263   data arrival time
---------------------------------------------------------------------------------------------
                                              5.593263   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046270    0.003504    0.661431 ^ _275_/A (sg13g2_nor2_1)
     1    0.004462    0.041627    0.061060    0.722491 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.041636    0.000588    0.723079 v output30/A (sg13g2_buf_1)
     1    0.010707    0.068386    0.128068    0.851147 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.068417    0.001364    0.852511 v sine_out[3] (out)
                                              0.852511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.852511   data arrival time
---------------------------------------------------------------------------------------------
                                              5.602511   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049332    0.003737    0.657628 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005707    0.080224    0.096424    0.754051 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.080224    0.000340    0.754392 v output15/A (sg13g2_buf_1)
     1    0.006755    0.049922    0.132120    0.886511 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.049922    0.000283    0.886794 v sine_out[1] (out)
                                              0.886794   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.886794   data arrival time
---------------------------------------------------------------------------------------------
                                              5.636794   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046131    0.002578    0.660504 ^ _148_/A1 (sg13g2_a21oi_1)
     1    0.006266    0.056823    0.108997    0.769502 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.056826    0.000451    0.769953 v output11/A (sg13g2_buf_1)
     1    0.010317    0.066717    0.134695    0.904648 v output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.066718    0.000431    0.905079 v sine_out[16] (out)
                                              0.905079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.905079   data arrival time
---------------------------------------------------------------------------------------------
                                              5.655079   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012095    0.059342    0.294810    0.532119 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059342    0.000468    0.532587 ^ fanout68/A (sg13g2_buf_8)
     8    0.044068    0.053714    0.131473    0.664060 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.054072    0.003042    0.667102 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.004113    0.073125    0.108257    0.775360 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.073125    0.000157    0.775517 v output28/A (sg13g2_buf_1)
     1    0.008384    0.057614    0.135033    0.910550 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.057617    0.000515    0.911065 v sine_out[31] (out)
                                              0.911065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.911065   data arrival time
---------------------------------------------------------------------------------------------
                                              5.661066   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046053    0.001897    0.659824 ^ _155_/A1 (sg13g2_a221oi_1)
     1    0.006307    0.071749    0.128922    0.788745 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.071750    0.000580    0.789325 v output12/A (sg13g2_buf_1)
     1    0.010376    0.067303    0.142217    0.931543 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.067313    0.000822    0.932365 v sine_out[17] (out)
                                              0.932365   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.932365   data arrival time
---------------------------------------------------------------------------------------------
                                              5.682365   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049258    0.003355    0.657246 ^ _255_/A (sg13g2_nor4_1)
     1    0.003768    0.054352    0.070283    0.727529 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.054352    0.000275    0.727804 v _256_/B2 (sg13g2_a22oi_1)
     1    0.005234    0.104553    0.113066    0.840870 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.104553    0.000324    0.841194 ^ output4/A (sg13g2_buf_1)
     1    0.007311    0.061706    0.147112    0.988306 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.061706    0.000312    0.988619 ^ sine_out[0] (out)
                                              0.988619   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -0.988619   data arrival time
---------------------------------------------------------------------------------------------
                                              5.738619   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046111    0.002420    0.660347 ^ _168_/A (sg13g2_nor2_1)
     2    0.007891    0.058191    0.074769    0.735116 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.058224    0.000624    0.735740 v _171_/B (sg13g2_nand2_1)
     1    0.003486    0.047328    0.065271    0.801011 ^ _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.047328    0.000256    0.801267 ^ _172_/B (sg13g2_nand2_1)
     1    0.004721    0.063540    0.089834    0.891101 v _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.063540    0.000292    0.891393 v output21/A (sg13g2_buf_1)
     1    0.009189    0.061379    0.133361    1.024754 v output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.061387    0.000716    1.025470 v sine_out[25] (out)
                                              1.025470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.025470   data arrival time
---------------------------------------------------------------------------------------------
                                              5.775470   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046111    0.002420    0.660347 ^ _168_/A (sg13g2_nor2_1)
     2    0.007891    0.058191    0.074769    0.735116 v _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.058218    0.000436    0.735552 v _169_/B (sg13g2_nand2_1)
     1    0.005131    0.052695    0.072964    0.808516 ^ _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.052696    0.000319    0.808835 ^ _170_/B (sg13g2_nand2_1)
     1    0.005516    0.070797    0.097502    0.906337 v _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.070804    0.000719    0.907056 v output20/A (sg13g2_buf_1)
     1    0.007720    0.054372    0.131271    1.038327 v output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.054372    0.000323    1.038650 v sine_out[24] (out)
                                              1.038650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.038650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.788650   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003055    0.660002 v _181_/A (sg13g2_and2_1)
     4    0.015931    0.095143    0.156646    0.816648 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.095170    0.001519    0.818167 v _189_/B1 (sg13g2_o21ai_1)
     1    0.005191    0.065735    0.090593    0.908759 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.065736    0.000515    0.909274 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.067287    0.132745    1.042019 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.067290    0.000515    1.042534 ^ sine_out[32] (out)
                                              1.042534   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.042534   data arrival time
---------------------------------------------------------------------------------------------
                                              5.792534   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003058    0.660004 v _150_/A (sg13g2_and2_1)
     3    0.012297    0.076957    0.142132    0.802136 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.076973    0.001080    0.803215 v _162_/A1 (sg13g2_a21oi_1)
     1    0.002781    0.059720    0.110368    0.913583 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.059721    0.000204    0.913787 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.069438    0.131300    1.045087 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.069441    0.000533    1.045620 ^ sine_out[20] (out)
                                              1.045620   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.045620   data arrival time
---------------------------------------------------------------------------------------------
                                              5.795620   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012095    0.059342    0.294810    0.532119 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059342    0.000468    0.532587 ^ fanout68/A (sg13g2_buf_8)
     8    0.044068    0.053714    0.131473    0.664060 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.054101    0.003210    0.667270 ^ _140_/B (sg13g2_nor2_2)
     5    0.018554    0.062856    0.080172    0.747442 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062871    0.000928    0.748370 v _144_/A (sg13g2_nand2_1)
     2    0.007814    0.067763    0.080591    0.828962 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067792    0.000443    0.829405 ^ _212_/B (sg13g2_nor2_1)
     2    0.009787    0.066557    0.086907    0.916311 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.066559    0.000431    0.916743 v output26/A (sg13g2_buf_1)
     1    0.007593    0.053694    0.128623    1.045366 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.053695    0.000329    1.045695 v sine_out[2] (out)
                                              1.045695   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.045695   data arrival time
---------------------------------------------------------------------------------------------
                                              5.795695   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049196    0.003009    0.656900 ^ fanout56/A (sg13g2_buf_2)
     6    0.029238    0.106407    0.167927    0.824827 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.106519    0.002239    0.827066 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.008273    0.066425    0.096343    0.923410 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.066468    0.000883    0.924292 v output13/A (sg13g2_buf_1)
     1    0.006722    0.049564    0.125081    1.049374 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.049565    0.000276    1.049650 v sine_out[18] (out)
                                              1.049650   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.049650   data arrival time
---------------------------------------------------------------------------------------------
                                              5.799650   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003055    0.660002 v _181_/A (sg13g2_and2_1)
     4    0.015931    0.095143    0.156646    0.816648 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.095153    0.001022    0.817670 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004522    0.074826    0.095537    0.913207 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.074826    0.000174    0.913381 ^ output25/A (sg13g2_buf_1)
     1    0.009114    0.071748    0.140760    1.054141 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.071751    0.000572    1.054713 ^ sine_out[29] (out)
                                              1.054713   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.054713   data arrival time
---------------------------------------------------------------------------------------------
                                              5.804713   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008033    0.054998    0.277701    0.515434 v _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.054999    0.000327    0.515761 v fanout57/A (sg13g2_buf_8)
     8    0.036507    0.045382    0.131210    0.646971 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.045741    0.002968    0.649939 v fanout56/A (sg13g2_buf_2)
     6    0.028486    0.090335    0.163334    0.813273 v fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.090390    0.002047    0.815319 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005888    0.069267    0.092736    0.908056 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.069267    0.000195    0.908250 ^ output23/A (sg13g2_buf_1)
     1    0.010992    0.082958    0.146341    1.054591 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.082962    0.000699    1.055290 ^ sine_out[27] (out)
                                              1.055290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.055290   data arrival time
---------------------------------------------------------------------------------------------
                                              5.805290   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017776    0.075282    0.308485    0.545925 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075285    0.000582    0.546507 ^ fanout65/A (sg13g2_buf_8)
     6    0.033300    0.046750    0.134572    0.681079 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.046897    0.002781    0.683860 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.005883    0.044445    0.106665    0.790525 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.044448    0.000380    0.790904 v _179_/B (sg13g2_nand2_1)
     2    0.007924    0.069988    0.079385    0.870289 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.070023    0.000675    0.870964 ^ _281_/B (sg13g2_nor2_1)
     1    0.004732    0.043425    0.065876    0.936840 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.043428    0.000279    0.937119 v output35/A (sg13g2_buf_1)
     1    0.008369    0.057067    0.120038    1.057157 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.057070    0.000521    1.057678 v sine_out[8] (out)
                                              1.057678   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.057678   data arrival time
---------------------------------------------------------------------------------------------
                                              5.807678   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003055    0.660002 v _181_/A (sg13g2_and2_1)
     4    0.015931    0.095143    0.156646    0.816648 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.095163    0.001345    0.817993 v _186_/B1 (sg13g2_a21oi_1)
     1    0.004864    0.077554    0.097985    0.915978 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.077554    0.000292    0.916270 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.072965    0.143100    1.059370 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.072968    0.000546    1.059916 ^ sine_out[30] (out)
                                              1.059916   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.059916   data arrival time
---------------------------------------------------------------------------------------------
                                              5.809916   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046245    0.003355    0.661282 ^ _131_/A (sg13g2_or2_1)
     6    0.021698    0.148045    0.194631    0.855914 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148072    0.001971    0.857884 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.003541    0.053593    0.084800    0.942685 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.053593    0.000227    0.942911 v output8/A (sg13g2_buf_1)
     1    0.006989    0.050598    0.119690    1.062601 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.050599    0.000292    1.062893 v sine_out[13] (out)
                                              1.062893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.062893   data arrival time
---------------------------------------------------------------------------------------------
                                              5.812893   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003058    0.660004 v _150_/A (sg13g2_and2_1)
     3    0.012297    0.076957    0.142132    0.802136 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.076964    0.000799    0.802935 v _164_/A1 (sg13g2_a21oi_1)
     1    0.004395    0.072683    0.125369    0.928304 ^ _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.072683    0.000301    0.928605 ^ output17/A (sg13g2_buf_1)
     1    0.008545    0.068212    0.137054    1.065659 ^ output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.068216    0.000551    1.066210 ^ sine_out[21] (out)
                                              1.066210   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.066210   data arrival time
---------------------------------------------------------------------------------------------
                                              5.816210   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046245    0.003355    0.661282 ^ _131_/A (sg13g2_or2_1)
     6    0.021698    0.148045    0.194631    0.855914 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148057    0.001452    0.857365 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003475    0.053325    0.084437    0.941802 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.053325    0.000222    0.942024 v output36/A (sg13g2_buf_1)
     1    0.008934    0.059945    0.127325    1.069349 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.059947    0.000429    1.069778 v sine_out[9] (out)
                                              1.069778   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.069778   data arrival time
---------------------------------------------------------------------------------------------
                                              5.819777   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012095    0.059342    0.294810    0.532119 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059342    0.000468    0.532587 ^ fanout68/A (sg13g2_buf_8)
     8    0.044068    0.053714    0.131473    0.664060 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.054101    0.003210    0.667270 ^ _140_/B (sg13g2_nor2_2)
     5    0.018554    0.062856    0.080172    0.747442 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062871    0.000928    0.748370 v _144_/A (sg13g2_nand2_1)
     2    0.007814    0.067763    0.080591    0.828962 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067792    0.000465    0.829426 ^ _145_/B (sg13g2_nand2_1)
     1    0.005459    0.071652    0.103769    0.933195 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.071652    0.000328    0.933523 v output9/A (sg13g2_buf_1)
     1    0.009470    0.062880    0.138544    1.072067 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.062888    0.000758    1.072824 v sine_out[14] (out)
                                              1.072824   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.072824   data arrival time
---------------------------------------------------------------------------------------------
                                              5.822824   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046245    0.003355    0.661282 ^ _131_/A (sg13g2_or2_1)
     6    0.021698    0.148045    0.194631    0.855914 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148070    0.001931    0.857845 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003540    0.053591    0.084791    0.942635 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053591    0.000234    0.942870 v output6/A (sg13g2_buf_1)
     1    0.010077    0.065532    0.132016    1.074885 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.065535    0.000504    1.075389 v sine_out[11] (out)
                                              1.075389   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.075389   data arrival time
---------------------------------------------------------------------------------------------
                                              5.825389   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000447    0.530965 v fanout58/A (sg13g2_buf_8)
     8    0.032815    0.043337    0.125981    0.656946 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.043544    0.003058    0.660004 v _150_/A (sg13g2_and2_1)
     3    0.012297    0.076957    0.142132    0.802136 v _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.076972    0.001053    0.803189 v _165_/A1 (sg13g2_a21oi_1)
     1    0.005093    0.078299    0.131890    0.935079 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.078299    0.000302    0.935381 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.069607    0.140987    1.076368 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.069608    0.000402    1.076770 ^ sine_out[22] (out)
                                              1.076770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.076770   data arrival time
---------------------------------------------------------------------------------------------
                                              5.826769   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046245    0.003355    0.661282 ^ _131_/A (sg13g2_or2_1)
     6    0.021698    0.148045    0.194631    0.855914 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148077    0.002107    0.858020 ^ _282_/B1 (sg13g2_a21oi_1)
     1    0.004712    0.058322    0.091149    0.949169 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.058322    0.000409    0.949579 v output5/A (sg13g2_buf_1)
     1    0.009481    0.062716    0.131920    1.081499 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.062724    0.000730    1.082229 v sine_out[10] (out)
                                              1.082229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.082229   data arrival time
---------------------------------------------------------------------------------------------
                                              5.832229   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017776    0.075282    0.308485    0.545925 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075285    0.000582    0.546507 ^ fanout65/A (sg13g2_buf_8)
     6    0.033300    0.046750    0.134572    0.681079 ^ fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.046897    0.002781    0.683860 ^ _178_/A1 (sg13g2_a21oi_1)
     1    0.005883    0.044445    0.106665    0.790525 v _178_/Y (sg13g2_a21oi_1)
                                                         _017_ (net)
                      0.044448    0.000380    0.790904 v _179_/B (sg13g2_nand2_1)
     2    0.007924    0.069988    0.079385    0.870289 ^ _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.070018    0.000532    0.870821 ^ _180_/B (sg13g2_nand2_1)
     1    0.003346    0.054320    0.089770    0.960592 v _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.054320    0.000220    0.960811 v output24/A (sg13g2_buf_1)
     1    0.007992    0.055424    0.124000    1.084812 v output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.055427    0.000497    1.085309 v sine_out[28] (out)
                                              1.085309   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.085309   data arrival time
---------------------------------------------------------------------------------------------
                                              5.835310   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135    0.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012095    0.059342    0.294810    0.532119 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059342    0.000468    0.532587 ^ fanout68/A (sg13g2_buf_8)
     8    0.044068    0.053714    0.131473    0.664060 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.054101    0.003210    0.667270 ^ _140_/B (sg13g2_nor2_2)
     5    0.018554    0.062856    0.080172    0.747442 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.062894    0.000988    0.748430 v _152_/B (sg13g2_nor2_2)
     4    0.019980    0.149476    0.153053    0.901483 ^ _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.149530    0.002313    0.903796 ^ _277_/B (sg13g2_nor2_1)
     1    0.003252    0.041831    0.083853    0.987649 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.041831    0.000123    0.987772 v output32/A (sg13g2_buf_1)
     1    0.007468    0.052681    0.115704    1.103477 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.052681    0.000313    1.103790 v sine_out[5] (out)
                                              1.103790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.103790   data arrival time
---------------------------------------------------------------------------------------------
                                              5.853790   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.011189    0.056896    0.294103    0.533678 ^ _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.056896    0.000460    0.534138 ^ fanout58/A (sg13g2_buf_8)
     8    0.033070    0.045973    0.123789    0.657927 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.046245    0.003355    0.661282 ^ _131_/A (sg13g2_or2_1)
     6    0.021698    0.148045    0.194631    0.855914 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148051    0.001130    0.857043 ^ _149_/A (sg13g2_nand2_1)
     1    0.006098    0.077061    0.127399    0.984443 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.077063    0.000523    0.984966 v output10/A (sg13g2_buf_1)
     1    0.010474    0.067805    0.145440    1.130406 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.067808    0.000512    1.130918 v sine_out[15] (out)
                                              1.130918   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.130918   data arrival time
---------------------------------------------------------------------------------------------
                                              5.880918   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049196    0.003009    0.656900 ^ fanout56/A (sg13g2_buf_2)
     6    0.029238    0.106407    0.167927    0.824827 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.106521    0.002268    0.827095 ^ _130_/B (sg13g2_nor2_1)
     2    0.012822    0.088699    0.118298    0.945393 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.088710    0.000981    0.946374 v _284_/A (sg13g2_and2_1)
     1    0.005220    0.043476    0.136579    1.082952 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.043477    0.000303    1.083256 v output7/A (sg13g2_buf_1)
     1    0.007190    0.051378    0.115417    1.198673 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.051379    0.000298    1.198971 v sine_out[12] (out)
                                              1.198971   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.198971   data arrival time
---------------------------------------------------------------------------------------------
                                              5.948971   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049196    0.003009    0.656900 ^ fanout56/A (sg13g2_buf_2)
     6    0.029238    0.106407    0.167927    0.824827 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.106521    0.002268    0.827095 ^ _130_/B (sg13g2_nor2_1)
     2    0.012822    0.088699    0.118298    0.945393 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.088719    0.001267    0.946660 v _136_/B (sg13g2_nand2b_2)
     4    0.015239    0.070024    0.087649    1.034309 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.070068    0.001381    1.035689 ^ _278_/A (sg13g2_nor2_1)
     1    0.003411    0.042508    0.067905    1.103594 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.042508    0.000131    1.103725 v output33/A (sg13g2_buf_1)
     1    0.007589    0.053272    0.116534    1.220259 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.053273    0.000319    1.220578 v sine_out[6] (out)
                                              1.220578   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.220578   data arrival time
---------------------------------------------------------------------------------------------
                                              5.970578   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049196    0.003009    0.656900 ^ fanout56/A (sg13g2_buf_2)
     6    0.029238    0.106407    0.167927    0.824827 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.106521    0.002268    0.827095 ^ _130_/B (sg13g2_nor2_1)
     2    0.012822    0.088699    0.118298    0.945393 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.088719    0.001267    0.946660 v _136_/B (sg13g2_nand2b_2)
     4    0.015239    0.070024    0.087649    1.034309 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.070037    0.000780    1.035089 ^ _279_/A (sg13g2_nor2_1)
     1    0.003752    0.043952    0.069336    1.104425 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.043952    0.000149    1.104574 v output34/A (sg13g2_buf_1)
     1    0.009157    0.060811    0.123356    1.227930 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.060819    0.000745    1.228675 v sine_out[7] (out)
                                              1.228675   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.228675   data arrival time
---------------------------------------------------------------------------------------------
                                              5.978675   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000559    0.237734 ^ _299_/CLK (sg13g2_dfrbpq_1)
     1    0.008345    0.067746    0.283841    0.521574 ^ _299_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_6.A (net)
                      0.067746    0.000340    0.521914 ^ fanout57/A (sg13g2_buf_8)
     8    0.036934    0.048838    0.131977    0.653891 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.049196    0.003009    0.656900 ^ fanout56/A (sg13g2_buf_2)
     6    0.029238    0.106407    0.167927    0.824827 ^ fanout56/X (sg13g2_buf_2)
                                                         net56 (net)
                      0.106521    0.002268    0.827095 ^ _130_/B (sg13g2_nor2_1)
     2    0.012822    0.088699    0.118298    0.945393 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.088719    0.001267    0.946660 v _136_/B (sg13g2_nand2b_2)
     4    0.015239    0.070024    0.087649    1.034309 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.070060    0.001254    1.035563 ^ _276_/A (sg13g2_nor2_1)
     1    0.003850    0.044370    0.069764    1.105327 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.044371    0.000147    1.105474 v output31/A (sg13g2_buf_1)
     1    0.010055    0.065198    0.127099    1.232573 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.065210    0.000864    1.233436 v sine_out[4] (out)
                                              1.233436   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -5.000000   -4.750000   output external delay
                                             -4.750000   data required time
---------------------------------------------------------------------------------------------
                                             -4.750000   data required time
                                             -1.233436   data arrival time
---------------------------------------------------------------------------------------------
                                              5.983436   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360749    0.001112    1.778545 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011141    0.168139    0.268858    2.047403 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.168139    0.000620    2.048023 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003403    0.114295    0.181445    2.229468 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.114295    0.000134    2.229603 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004625    0.087538    0.127016    2.356619 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.087539    0.000309    2.356928 v _273_/A (sg13g2_nor2_1)
     1    0.006222    0.111165    0.137023    2.493951 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.111207    0.000615    2.494566 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005707    0.103581    0.130587    2.625153 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.103582    0.000340    2.625493 v output15/A (sg13g2_buf_1)
     1    0.006755    0.050452    0.143038    2.768531 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.050453    0.000283    2.768814 v sine_out[1] (out)
                                              2.768814   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.768814   data arrival time
---------------------------------------------------------------------------------------------
                                             16.981184   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360749    0.001112    1.778545 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011141    0.168139    0.268858    2.047403 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.168140    0.000736    2.048139 v _235_/A2 (sg13g2_o21ai_1)
     1    0.003030    0.118299    0.165776    2.213914 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.118299    0.000117    2.214031 ^ _239_/B (sg13g2_and3_1)
     1    0.004902    0.060822    0.221424    2.435456 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.060822    0.000373    2.435828 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.005165    0.119051    0.123314    2.559142 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.119051    0.000318    2.559460 v output4/A (sg13g2_buf_1)
     1    0.007311    0.053613    0.151269    2.710729 v output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.053614    0.000312    2.711041 v sine_out[0] (out)
                                              2.711041   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.711041   data arrival time
---------------------------------------------------------------------------------------------
                                             17.038958   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152338    0.000535    1.908307 ^ _144_/B (sg13g2_nand2_1)
     2    0.007491    0.105222    0.149828    2.058135 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.105222    0.000423    2.058558 v _212_/B (sg13g2_nor2_1)
     2    0.010047    0.159709    0.169921    2.228479 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.159711    0.000442    2.228921 ^ output26/A (sg13g2_buf_1)
     1    0.007593    0.065199    0.169313    2.398235 ^ output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.065199    0.000329    2.398563 ^ sine_out[2] (out)
                                              2.398563   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.398563   data arrival time
---------------------------------------------------------------------------------------------
                                             17.351437   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360752    0.001429    1.778861 ^ _185_/B (sg13g2_nor2_2)
     5    0.026891    0.148437    0.224104    2.002966 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.148600    0.003084    2.006050 v _189_/A2 (sg13g2_o21ai_1)
     1    0.005191    0.142411    0.182814    2.188864 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.142412    0.000516    2.189380 ^ output29/A (sg13g2_buf_1)
     1    0.008398    0.069274    0.166373    2.355753 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.069276    0.000515    2.356268 ^ sine_out[32] (out)
                                              2.356268   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.356268   data arrival time
---------------------------------------------------------------------------------------------
                                             17.393732   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360752    0.001429    1.778861 ^ _185_/B (sg13g2_nor2_2)
     5    0.026891    0.148437    0.224104    2.002966 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.148598    0.003046    2.006011 v _186_/A2 (sg13g2_a21oi_1)
     1    0.004864    0.108048    0.169882    2.175893 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.108048    0.000292    2.176186 ^ output27/A (sg13g2_buf_1)
     1    0.009309    0.073660    0.157468    2.333654 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.073662    0.000546    2.334200 ^ sine_out[30] (out)
                                              2.334200   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.334200   data arrival time
---------------------------------------------------------------------------------------------
                                             17.415798   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152337    0.000505    1.908276 ^ _147_/A (sg13g2_nand2_1)
     2    0.007109    0.121507    0.136973    2.045250 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.121507    0.000412    2.045661 v _275_/B (sg13g2_nor2_1)
     1    0.004531    0.099420    0.121575    2.167236 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.099421    0.000601    2.167837 ^ output30/A (sg13g2_buf_1)
     1    0.010707    0.081624    0.160142    2.327979 ^ output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.081650    0.001364    2.329343 ^ sine_out[3] (out)
                                              2.329343   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.329343   data arrival time
---------------------------------------------------------------------------------------------
                                             17.420658   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152337    0.000505    1.908276 ^ _147_/A (sg13g2_nand2_1)
     2    0.007109    0.121507    0.136973    2.045250 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.121507    0.000408    2.045658 v _149_/B (sg13g2_nand2_1)
     1    0.006167    0.072867    0.104160    2.149818 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.072869    0.000532    2.150350 ^ output10/A (sg13g2_buf_1)
     1    0.010474    0.079880    0.145951    2.296301 ^ output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.079882    0.000512    2.296813 ^ sine_out[15] (out)
                                              2.296813   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.296813   data arrival time
---------------------------------------------------------------------------------------------
                                             17.453186   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152338    0.000535    1.908307 ^ _144_/B (sg13g2_nand2_1)
     2    0.007491    0.105222    0.149828    2.058135 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.105222    0.000442    2.058577 v _145_/B (sg13g2_nand2_1)
     1    0.005528    0.068332    0.095289    2.153866 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.068333    0.000334    2.154200 ^ output9/A (sg13g2_buf_1)
     1    0.009470    0.073650    0.138886    2.293086 ^ output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.073657    0.000758    2.293844 ^ sine_out[14] (out)
                                              2.293844   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.293844   data arrival time
---------------------------------------------------------------------------------------------
                                             17.456156   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360752    0.001429    1.778861 ^ _185_/B (sg13g2_nor2_2)
     5    0.026891    0.148437    0.224104    2.002966 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.148599    0.003070    2.006036 v _278_/B (sg13g2_nor2_1)
     1    0.003480    0.093600    0.119077    2.125113 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.093600    0.000134    2.125247 ^ output33/A (sg13g2_buf_1)
     1    0.007589    0.063056    0.143787    2.269034 ^ output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.063056    0.000319    2.269353 ^ sine_out[6] (out)
                                              2.269353   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.269353   data arrival time
---------------------------------------------------------------------------------------------
                                             17.480646   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157913    0.001705    1.733397 v _168_/B (sg13g2_nor2_1)
     2    0.008269    0.147332    0.170199    1.903596 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.147384    0.000459    1.904055 ^ _169_/B (sg13g2_nand2_1)
     1    0.004942    0.084821    0.128683    2.032738 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.084822    0.000303    2.033041 v _170_/B (sg13g2_nand2_1)
     1    0.005585    0.066816    0.087101    2.120142 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.066818    0.000731    2.120873 ^ output20/A (sg13g2_buf_1)
     1    0.007720    0.063260    0.130298    2.251171 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.063260    0.000323    2.251494 ^ sine_out[24] (out)
                                              2.251494   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.251494   data arrival time
---------------------------------------------------------------------------------------------
                                             17.498505   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157913    0.001705    1.733397 v _168_/B (sg13g2_nor2_1)
     2    0.008269    0.147332    0.170199    1.903596 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.147386    0.000657    1.904253 ^ _171_/B (sg13g2_nand2_1)
     1    0.003297    0.108274    0.116075    2.020328 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.108274    0.000240    2.020568 v _172_/B (sg13g2_nand2_1)
     1    0.004790    0.063168    0.092595    2.113163 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.063169    0.000298    2.113461 ^ output21/A (sg13g2_buf_1)
     1    0.009189    0.071868    0.134916    2.248377 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.071874    0.000716    2.249093 ^ sine_out[25] (out)
                                              2.249093   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.249093   data arrival time
---------------------------------------------------------------------------------------------
                                             17.500906   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053205    0.002331    1.293537 ^ fanout70/A (sg13g2_buf_8)
     8    0.039312    0.050138    0.125626    1.419163 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.050214    0.000457    1.419621 ^ _132_/A (sg13g2_nand2_2)
     4    0.018894    0.110325    0.117809    1.537430 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.110333    0.000777    1.538207 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017704    0.309808    0.305943    1.844150 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.309812    0.000930    1.845080 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.004712    0.107588    0.197472    2.042553 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.107589    0.000409    2.042962 v output5/A (sg13g2_buf_1)
     1    0.009481    0.063619    0.155462    2.198424 v output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.063627    0.000730    2.199154 v sine_out[10] (out)
                                              2.199154   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.199154   data arrival time
---------------------------------------------------------------------------------------------
                                             17.550846   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053205    0.002331    1.293537 ^ fanout70/A (sg13g2_buf_8)
     8    0.039312    0.050138    0.125626    1.419163 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.050214    0.000457    1.419621 ^ _132_/A (sg13g2_nand2_2)
     4    0.018894    0.110325    0.117809    1.537430 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.110333    0.000777    1.538207 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017704    0.309808    0.305943    1.844150 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.309819    0.001559    1.845709 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004326    0.104598    0.194100    2.039809 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.104598    0.000295    2.040104 v output17/A (sg13g2_buf_1)
     1    0.008545    0.059014    0.150571    2.190675 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.059018    0.000551    2.191226 v sine_out[21] (out)
                                              2.191226   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.191226   data arrival time
---------------------------------------------------------------------------------------------
                                             17.558775   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053205    0.002331    1.293537 ^ fanout70/A (sg13g2_buf_8)
     8    0.039312    0.050138    0.125626    1.419163 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.050214    0.000457    1.419621 ^ _132_/A (sg13g2_nand2_2)
     4    0.018894    0.110325    0.117809    1.537430 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.110333    0.000777    1.538207 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017704    0.309808    0.305943    1.844150 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.309817    0.001378    1.845528 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004453    0.120788    0.185661    2.031188 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.120788    0.000171    2.031359 v output25/A (sg13g2_buf_1)
     1    0.009114    0.062235    0.159169    2.190528 v output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.062239    0.000572    2.191100 v sine_out[29] (out)
                                              2.191100   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.191100   data arrival time
---------------------------------------------------------------------------------------------
                                             17.558901   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046434    0.001619    1.449948 v _140_/A (sg13g2_nor2_2)
     5    0.019318    0.147426    0.154363    1.604310 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.147437    0.001032    1.605342 ^ _152_/B (sg13g2_nor2_2)
     4    0.019598    0.088163    0.125479    1.730821 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.088247    0.002416    1.733237 v _155_/B1 (sg13g2_a221oi_1)
     1    0.006376    0.221294    0.247996    1.981233 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.221294    0.000590    1.981823 ^ output12/A (sg13g2_buf_1)
     1    0.010376    0.083105    0.201352    2.183175 ^ output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.083111    0.000822    2.183997 ^ sine_out[17] (out)
                                              2.183997   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.183997   data arrival time
---------------------------------------------------------------------------------------------
                                             17.566002   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006583    0.048062    0.271882    0.509190 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048062    0.000361    0.509551 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.007991    0.081817    0.624736    1.134287 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.081817    0.000323    1.134610 v fanout66/A (sg13g2_buf_8)
     8    0.043578    0.049832    0.149561    1.284172 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.050270    0.003317    1.287489 v _125_/A (sg13g2_inv_2)
     3    0.015501    0.061491    0.068145    1.355633 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061522    0.001121    1.356755 ^ fanout51/A (sg13g2_buf_8)
     8    0.036881    0.048735    0.128880    1.485635 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.048803    0.001651    1.487286 ^ _161_/A (sg13g2_nand2_1)
     3    0.012468    0.134003    0.137013    1.624299 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.134008    0.000653    1.624952 v _177_/B (sg13g2_nand2_1)
     3    0.013981    0.118941    0.150439    1.775392 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.118986    0.000721    1.776113 ^ _179_/A (sg13g2_nand2_1)
     2    0.007601    0.101192    0.129925    1.906038 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.101234    0.000647    1.906685 v _281_/B (sg13g2_nor2_1)
     1    0.004801    0.098470    0.118335    2.025019 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.098471    0.000285    2.025305 ^ output35/A (sg13g2_buf_1)
     1    0.008369    0.067710    0.149554    2.174859 ^ output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.067713    0.000521    2.175379 ^ sine_out[8] (out)
                                              2.175379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.175379   data arrival time
---------------------------------------------------------------------------------------------
                                             17.574619   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053189    0.002184    1.293390 ^ _137_/B (sg13g2_nand3_1)
     5    0.026036    0.378504    0.347698    1.641088 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.378511    0.001378    1.642466 v _138_/B (sg13g2_nor2_1)
     2    0.008607    0.187797    0.231450    1.873916 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.187797    0.000424    1.874340 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003541    0.082380    0.151793    2.026133 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.082383    0.000227    2.026360 v output8/A (sg13g2_buf_1)
     1    0.006989    0.051101    0.134143    2.160503 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.051102    0.000292    2.160794 v sine_out[13] (out)
                                              2.160794   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.160794   data arrival time
---------------------------------------------------------------------------------------------
                                             17.589205   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053189    0.002184    1.293390 ^ _137_/B (sg13g2_nand3_1)
     5    0.026036    0.378504    0.347698    1.641088 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.378510    0.001264    1.642352 v _156_/B (sg13g2_nand2b_1)
     2    0.007083    0.126754    0.180655    1.823007 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.126754    0.000218    1.823225 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.008273    0.117137    0.165473    1.988698 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.117142    0.000884    1.989581 v output13/A (sg13g2_buf_1)
     1    0.006722    0.050764    0.148151    2.137732 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.050764    0.000276    2.138009 v sine_out[18] (out)
                                              2.138009   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.138009   data arrival time
---------------------------------------------------------------------------------------------
                                             17.611990   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006583    0.048062    0.271882    0.509190 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048062    0.000361    0.509551 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.007991    0.081817    0.624736    1.134287 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.081817    0.000323    1.134610 v fanout66/A (sg13g2_buf_8)
     8    0.043578    0.049832    0.149561    1.284172 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.050270    0.003317    1.287489 v _125_/A (sg13g2_inv_2)
     3    0.015501    0.061491    0.068145    1.355633 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061522    0.001121    1.356755 ^ fanout51/A (sg13g2_buf_8)
     8    0.036881    0.048735    0.128880    1.485635 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.048803    0.001651    1.487286 ^ _161_/A (sg13g2_nand2_1)
     3    0.012468    0.134003    0.137013    1.624299 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.134008    0.000653    1.624952 v _177_/B (sg13g2_nand2_1)
     3    0.013981    0.118941    0.150439    1.775392 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.118986    0.000721    1.776113 ^ _179_/A (sg13g2_nand2_1)
     2    0.007601    0.101192    0.129925    1.906038 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.101192    0.000508    1.906546 v _180_/B (sg13g2_nand2_1)
     1    0.003415    0.056057    0.083396    1.989941 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.056058    0.000225    1.990167 ^ output24/A (sg13g2_buf_1)
     1    0.007992    0.064581    0.125807    2.115974 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.064584    0.000497    2.116471 ^ sine_out[28] (out)
                                              2.116471   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.116471   data arrival time
---------------------------------------------------------------------------------------------
                                             17.633530   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053205    0.002331    1.293537 ^ fanout70/A (sg13g2_buf_8)
     8    0.039312    0.050138    0.125626    1.419163 ^ fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.050214    0.000457    1.419621 ^ _132_/A (sg13g2_nand2_2)
     4    0.018894    0.110325    0.117809    1.537430 v _132_/Y (sg13g2_nand2_2)
                                                         _102_ (net)
                      0.110333    0.000777    1.538207 v _163_/A2 (sg13g2_o21ai_1)
     4    0.017704    0.309808    0.305943    1.844150 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.309814    0.001135    1.845285 ^ _276_/B (sg13g2_nor2_1)
     1    0.003850    0.083002    0.121363    1.966648 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.083002    0.000147    1.966796 v output31/A (sg13g2_buf_1)
     1    0.010055    0.065763    0.146551    2.113346 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.065774    0.000864    2.114210 v sine_out[4] (out)
                                              2.114210   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.114210   data arrival time
---------------------------------------------------------------------------------------------
                                             17.635788   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053189    0.002184    1.293390 ^ _137_/B (sg13g2_nand3_1)
     5    0.026036    0.378504    0.347698    1.641088 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.378510    0.001264    1.642352 v _156_/B (sg13g2_nand2b_1)
     2    0.007083    0.126754    0.180655    1.823007 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.126754    0.000217    1.823224 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.005819    0.092751    0.134370    1.957594 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.092751    0.000191    1.957785 v output23/A (sg13g2_buf_1)
     1    0.010992    0.070581    0.155356    2.113141 v output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.070587    0.000699    2.113840 v sine_out[27] (out)
                                              2.113840   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.113840   data arrival time
---------------------------------------------------------------------------------------------
                                             17.636160   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053189    0.002184    1.293390 ^ _137_/B (sg13g2_nand3_1)
     5    0.026036    0.378504    0.347698    1.641088 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.378511    0.001378    1.642466 v _138_/B (sg13g2_nor2_1)
     2    0.008607    0.187797    0.231450    1.873916 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.187797    0.000373    1.874289 ^ _279_/B (sg13g2_nor2_1)
     1    0.003752    0.061508    0.095959    1.970248 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.061508    0.000149    1.970397 v output34/A (sg13g2_buf_1)
     1    0.009157    0.061080    0.132188    2.102586 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.061089    0.000745    2.103331 v sine_out[7] (out)
                                              2.103331   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.103331   data arrival time
---------------------------------------------------------------------------------------------
                                             17.646669   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157913    0.001714    1.733407 v _148_/A2 (sg13g2_a21oi_1)
     1    0.006335    0.125545    0.187190    1.920596 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.125546    0.000458    1.921054 ^ output11/A (sg13g2_buf_1)
     1    0.010317    0.080125    0.168801    2.089855 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.080125    0.000431    2.090286 ^ sine_out[16] (out)
                                              2.090286   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.090286   data arrival time
---------------------------------------------------------------------------------------------
                                             17.659714   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157908    0.001498    1.733190 v _187_/A2 (sg13g2_o21ai_1)
     1    0.004182    0.131102    0.175034    1.908224 ^ _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.131102    0.000161    1.908385 ^ output28/A (sg13g2_buf_1)
     1    0.008384    0.068832    0.162013    2.070397 ^ output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.068835    0.000515    2.070912 ^ sine_out[31] (out)
                                              2.070912   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.070912   data arrival time
---------------------------------------------------------------------------------------------
                                             17.679087   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046434    0.001619    1.449948 v _140_/A (sg13g2_nor2_2)
     5    0.019318    0.147426    0.154363    1.604310 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.147437    0.001032    1.605342 ^ _152_/B (sg13g2_nor2_2)
     4    0.019598    0.088163    0.125479    1.730821 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.088185    0.001296    1.732117 v _165_/A2 (sg13g2_a21oi_1)
     1    0.005093    0.109469    0.149826    1.881943 ^ _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.109470    0.000302    1.882245 ^ output18/A (sg13g2_buf_1)
     1    0.008746    0.070360    0.155499    2.037744 ^ output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.070361    0.000402    2.038146 ^ sine_out[22] (out)
                                              2.038146   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.038146   data arrival time
---------------------------------------------------------------------------------------------
                                             17.711853   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046434    0.001619    1.449948 v _140_/A (sg13g2_nor2_2)
     5    0.019318    0.147426    0.154363    1.604310 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.147437    0.001032    1.605342 ^ _152_/B (sg13g2_nor2_2)
     4    0.019598    0.088163    0.125479    1.730821 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.088214    0.001909    1.732731 v _283_/A2 (sg13g2_a21oi_1)
     1    0.003609    0.100343    0.136058    1.868789 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.100343    0.000240    1.869029 ^ output6/A (sg13g2_buf_1)
     1    0.010077    0.078015    0.158046    2.027075 ^ output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.078017    0.000504    2.027579 ^ sine_out[11] (out)
                                              2.027579   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.027579   data arrival time
---------------------------------------------------------------------------------------------
                                             17.722422   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048103    0.002357    1.319407 v _141_/A (sg13g2_or2_1)
     3    0.010956    0.080529    0.200214    1.519621 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.080532    0.000639    1.520260 v _173_/A2 (sg13g2_o21ai_1)
     2    0.007455    0.163053    0.181284    1.701544 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.163053    0.000436    1.701980 ^ _174_/B (sg13g2_nand2_1)
     1    0.003631    0.067650    0.123460    1.825440 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.067650    0.000273    1.825712 v _175_/B (sg13g2_nand2_1)
     1    0.003726    0.050281    0.070604    1.896317 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.050281    0.000238    1.896554 ^ output22/A (sg13g2_buf_1)
     1    0.007387    0.060920    0.120150    2.016704 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.060920    0.000192    2.016896 ^ sine_out[26] (out)
                                              2.016896   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.016896   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733105   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002001    0.032071    0.256555    0.496610 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.032071    0.000076    0.496685 ^ hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015825    0.131592    0.628095    1.124780 ^ hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.131599    0.001029    1.125809 ^ fanout71/A (sg13g2_buf_8)
     8    0.039181    0.053118    0.165398    1.291207 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.053189    0.002184    1.293390 ^ _137_/B (sg13g2_nand3_1)
     5    0.026036    0.378504    0.347698    1.641088 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.378510    0.001308    1.642396 v _166_/A (sg13g2_nor2_1)
     1    0.003079    0.108670    0.174022    1.816418 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.108670    0.000122    1.816540 ^ _167_/B (sg13g2_nor2_1)
     1    0.005108    0.052242    0.082157    1.898697 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052248    0.000315    1.899012 v output19/A (sg13g2_buf_1)
     1    0.006576    0.048581    0.117360    2.016371 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.048582    0.000274    2.016645 v sine_out[23] (out)
                                              2.016645   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.016645   data arrival time
---------------------------------------------------------------------------------------------
                                             17.733355   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000263    0.530781 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013047    0.108821    0.652804    1.183586 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.108824    0.000686    1.184272 v fanout59/A (sg13g2_buf_2)
     6    0.032056    0.100852    0.202024    1.386296 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.101205    0.004657    1.390953 v _130_/A (sg13g2_nor2_1)
     2    0.013080    0.194356    0.205845    1.596799 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.194369    0.001301    1.598099 ^ _136_/B (sg13g2_nand2b_2)
     4    0.015135    0.116364    0.152612    1.750711 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.116420    0.000941    1.751652 v _277_/A (sg13g2_nor2_1)
     1    0.003322    0.080073    0.119599    1.871250 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.080073    0.000127    1.871377 ^ output32/A (sg13g2_buf_1)
     1    0.007468    0.062050    0.136120    2.007497 ^ output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.062050    0.000313    2.007810 ^ sine_out[5] (out)
                                              2.007810   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.007810   data arrival time
---------------------------------------------------------------------------------------------
                                             17.742189   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003220    0.032954    0.259985    0.500138 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.032954    0.000188    0.500326 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008625    0.084963    0.619872    1.120198 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084963    0.000362    1.120559 v fanout73/A (sg13g2_buf_8)
     7    0.040855    0.048144    0.150327    1.270887 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048287    0.001828    1.272715 v fanout72/A (sg13g2_buf_8)
     8    0.034447    0.044214    0.127024    1.399739 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.044238    0.001595    1.401334 v _153_/B (sg13g2_nor2_1)
     3    0.013112    0.191012    0.174793    1.576127 ^ _153_/Y (sg13g2_nor2_1)
                                                         _119_ (net)
                      0.191014    0.000500    1.576627 ^ _159_/A1 (sg13g2_a21oi_1)
     1    0.003066    0.089276    0.140670    1.717296 v _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.089276    0.000120    1.717417 v _160_/B (sg13g2_nor2_1)
     1    0.006126    0.111530    0.126725    1.844141 ^ _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.111530    0.000450    1.844591 ^ output14/A (sg13g2_buf_1)
     1    0.006883    0.059456    0.147807    1.992398 ^ output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.059456    0.000290    1.992688 ^ sine_out[19] (out)
                                              1.992688   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.992688   data arrival time
---------------------------------------------------------------------------------------------
                                             17.757311   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006583    0.048062    0.271882    0.509190 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048062    0.000361    0.509551 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.007991    0.081817    0.624736    1.134287 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.081817    0.000323    1.134610 v fanout66/A (sg13g2_buf_8)
     8    0.043578    0.049832    0.149561    1.284172 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.050270    0.003317    1.287489 v _125_/A (sg13g2_inv_2)
     3    0.015501    0.061491    0.068145    1.355633 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061522    0.001121    1.356755 ^ fanout51/A (sg13g2_buf_8)
     8    0.036881    0.048735    0.128880    1.485635 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.048803    0.001651    1.487286 ^ _161_/A (sg13g2_nand2_1)
     3    0.012468    0.134003    0.137013    1.624299 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.134013    0.000926    1.625225 v _280_/A2 (sg13g2_a21oi_1)
     1    0.003544    0.099628    0.152232    1.777457 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.099628    0.000228    1.777684 ^ output36/A (sg13g2_buf_1)
     1    0.008934    0.071174    0.152599    1.930283 ^ output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.071175    0.000429    1.930712 ^ sine_out[9] (out)
                                              1.930712   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.930712   data arrival time
---------------------------------------------------------------------------------------------
                                             17.819288   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000230    0.239575 ^ _298_/CLK (sg13g2_dfrbpq_2)
     2    0.010912    0.048492    0.290944    0.530518 v _298_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_5.A (net)
                      0.048492    0.000263    0.530781 v hold8/A (sg13g2_dlygate4sd3_1)
     2    0.013047    0.108821    0.652804    1.183586 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.108824    0.000686    1.184272 v fanout59/A (sg13g2_buf_2)
     6    0.032056    0.100852    0.202024    1.386296 v fanout59/X (sg13g2_buf_2)
                                                         net59 (net)
                      0.101205    0.004657    1.390953 v _130_/A (sg13g2_nor2_1)
     2    0.013080    0.194356    0.205845    1.596799 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.194363    0.001001    1.597799 ^ _284_/A (sg13g2_and2_1)
     1    0.005289    0.058347    0.195328    1.793127 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.058348    0.000310    1.793437 ^ output7/A (sg13g2_buf_1)
     1    0.007190    0.059928    0.123433    1.916870 ^ output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.059929    0.000298    1.917169 ^ sine_out[12] (out)
                                              1.917169   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.917169   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832830   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000134    0.237308 ^ _296_/CLK (sg13g2_dfrbpq_1)
     2    0.006583    0.048062    0.271882    0.509190 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.048062    0.000361    0.509551 v hold11/A (sg13g2_dlygate4sd3_1)
     1    0.007991    0.081817    0.624736    1.134287 v hold11/X (sg13g2_dlygate4sd3_1)
                                                         net47 (net)
                      0.081817    0.000323    1.134610 v fanout66/A (sg13g2_buf_8)
     8    0.043578    0.049832    0.149561    1.284172 v fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.050270    0.003317    1.287489 v _125_/A (sg13g2_inv_2)
     3    0.015501    0.061491    0.068145    1.355633 ^ _125_/Y (sg13g2_inv_2)
                                                         _098_ (net)
                      0.061522    0.001121    1.356755 ^ fanout51/A (sg13g2_buf_8)
     8    0.036881    0.048735    0.128880    1.485635 ^ fanout51/X (sg13g2_buf_8)
                                                         net51 (net)
                      0.048803    0.001651    1.487286 ^ _161_/A (sg13g2_nand2_1)
     3    0.012468    0.134003    0.137013    1.624299 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.134010    0.000773    1.625072 v _162_/A2 (sg13g2_a21oi_1)
     1    0.002781    0.083346    0.145012    1.770084 ^ _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.083346    0.000204    1.770288 ^ output16/A (sg13g2_buf_1)
     1    0.008777    0.069898    0.143727    1.914015 ^ output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.069901    0.000533    1.914548 ^ sine_out[20] (out)
                                              1.914548   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -1.914548   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835451   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.012958    0.053130    0.295209    0.535312 v _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.053130    0.000651    0.535963 v _127_/A (sg13g2_inv_1)
     1    0.004101    0.042360    0.055070    0.591033 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.042360    0.000281    0.591314 ^ output3/A (sg13g2_buf_1)
     1    0.010082    0.076994    0.128054    0.719368 ^ output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.076998    0.000654    0.720022 ^ signB (out)
                                              0.720022   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.720022   data arrival time
---------------------------------------------------------------------------------------------
                                             19.029978   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759    0.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
     3    0.013106    0.062093    0.298542    0.538646 ^ _300_/Q (sg13g2_dfrbpq_2)
                                                         net2 (net)
                      0.062150    0.001111    0.539756 ^ output2/A (sg13g2_buf_1)
     1    0.007898    0.064212    0.128710    0.668467 ^ output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.064212    0.000224    0.668690 ^ sign (out)
                                              0.668690   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -0.668690   data arrival time
---------------------------------------------------------------------------------------------
                                             19.081310   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046341    0.002855    5.277242 v _285_/A (sg13g2_inv_1)
     1    0.006120    0.052635    0.061911    5.339153 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.052641    0.000457    5.339610 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.339610   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000711   25.240055 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.990055   clock uncertainty
                                  0.000000   24.990055   clock reconvergence pessimism
                                 -0.212745   24.777309   library recovery time
                                             24.777309   data required time
---------------------------------------------------------------------------------------------
                                             24.777309   data required time
                                             -5.339610   data arrival time
---------------------------------------------------------------------------------------------
                                             19.437700   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046315    0.002667    5.277054 v _129_/A (sg13g2_inv_1)
     1    0.005990    0.051852    0.061303    5.338356 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.051878    0.000439    5.338795 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              5.338795   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808   25.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.990152   clock uncertainty
                                  0.000000   24.990152   clock reconvergence pessimism
                                 -0.212445   24.777708   library recovery time
                                             24.777708   data required time
---------------------------------------------------------------------------------------------
                                             24.777708   data required time
                                             -5.338795   data arrival time
---------------------------------------------------------------------------------------------
                                             19.438913   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046249    0.002135    5.276522 v _292_/A (sg13g2_inv_1)
     1    0.005859    0.051078    0.060643    5.337165 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.051103    0.000453    5.337618 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              5.337618   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000355   25.239698 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.989700   clock uncertainty
                                  0.000000   24.989700   clock reconvergence pessimism
                                 -0.212140   24.777561   library recovery time
                                             24.777561   data required time
---------------------------------------------------------------------------------------------
                                             24.777561   data required time
                                             -5.337618   data arrival time
---------------------------------------------------------------------------------------------
                                             19.439941   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046116    0.000299    5.274686 v _287_/A (sg13g2_inv_1)
     1    0.005029    0.046251    0.056788    5.331474 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046251    0.000202    5.331676 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              5.331676   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135   25.237309 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.987309   clock uncertainty
                                  0.000000   24.987309   clock reconvergence pessimism
                                 -0.210753   24.776554   library recovery time
                                             24.776554   data required time
---------------------------------------------------------------------------------------------
                                             24.776554   data required time
                                             -5.331676   data arrival time
---------------------------------------------------------------------------------------------
                                             19.444880   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046116    0.000302    5.274689 v _286_/A (sg13g2_inv_1)
     1    0.005174    0.047084    0.057469    5.332159 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.047085    0.000210    5.332369 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              5.332369   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135   25.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.987309   clock uncertainty
                                  0.000000   24.987309   clock reconvergence pessimism
                                 -0.208849   24.778461   library recovery time
                                             24.778461   data required time
---------------------------------------------------------------------------------------------
                                             24.778461   data required time
                                             -5.332369   data arrival time
---------------------------------------------------------------------------------------------
                                             19.446091   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046318    0.002687    5.277074 v _291_/A (sg13g2_inv_1)
     1    0.005180    0.047156    0.057577    5.334651 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.047157    0.000211    5.334863 ^ _300_/RESET_B (sg13g2_dfrbpq_2)
                                              5.334863   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759   25.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.990103   clock uncertainty
                                  0.000000   24.990103   clock reconvergence pessimism
                                 -0.208367   24.781736   library recovery time
                                             24.781736   data required time
---------------------------------------------------------------------------------------------
                                             24.781736   data required time
                                             -5.334863   data arrival time
---------------------------------------------------------------------------------------------
                                             19.446873   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046115    0.000259    5.274646 v _288_/A (sg13g2_inv_1)
     1    0.004952    0.045817    0.056344    5.330990 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.045820    0.000389    5.331379 ^ _297_/RESET_B (sg13g2_dfrbpq_2)
                                              5.331379   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266   25.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.987440   clock uncertainty
                                  0.000000   24.987440   clock reconvergence pessimism
                                 -0.208345   24.779095   library recovery time
                                             24.779095   data required time
---------------------------------------------------------------------------------------------
                                             24.779095   data required time
                                             -5.331379   data arrival time
---------------------------------------------------------------------------------------------
                                             19.447716   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046253    0.002166    5.276553 v _289_/A (sg13g2_inv_1)
     1    0.005062    0.046464    0.056995    5.333548 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.046464    0.000206    5.333753 ^ _298_/RESET_B (sg13g2_dfrbpq_2)
                                              5.333753   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000231   25.239574 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.989576   clock uncertainty
                                  0.000000   24.989576   clock reconvergence pessimism
                                 -0.208092   24.781485   library recovery time
                                             24.781485   data required time
---------------------------------------------------------------------------------------------
                                             24.781485   data required time
                                             -5.333753   data arrival time
---------------------------------------------------------------------------------------------
                                             19.447731   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074402    0.000784    5.131743 v _290_/A (sg13g2_inv_1)
     1    0.005179    0.052206    0.068542    5.200284 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.052206    0.000210    5.200495 ^ _299_/RESET_B (sg13g2_dfrbpq_1)
                                              5.200495   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000560   25.237732 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.987734   clock uncertainty
                                  0.000000   24.987734   clock reconvergence pessimism
                                 -0.213096   24.774637   library recovery time
                                             24.774637   data required time
---------------------------------------------------------------------------------------------
                                             24.774637   data required time
                                             -5.200495   data arrival time
---------------------------------------------------------------------------------------------
                                             19.574142   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000445    1.451808 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011281    0.217800    0.231770    1.683578 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217803    0.000600    1.684178 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010142    0.149630    0.207750    1.891928 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.149631    0.000699    1.892628 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009362    0.192369    0.240751    2.133379 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.192369    0.000258    2.133637 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012227    0.157571    0.220975    2.354612 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.157572    0.000762    2.355374 v _209_/A2 (sg13g2_o21ai_1)
     1    0.009004    0.193301    0.229192    2.584567 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.193301    0.000743    2.585309 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002159    0.088078    0.190503    2.775812 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.088078    0.000082    2.775894 ^ hold9/A (sg13g2_dlygate4sd3_1)
     1    0.002100    0.052056    0.585190    3.361084 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.052056    0.000079    3.361163 ^ _299_/D (sg13g2_dfrbpq_1)
                                              3.361163   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034257    0.000560   25.237732 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.987734   clock uncertainty
                                  0.000000   24.987734   clock reconvergence pessimism
                                 -0.201374   24.786360   library setup time
                                             24.786360   data required time
---------------------------------------------------------------------------------------------
                                             24.786360   data required time
                                             -3.361163   data arrival time
---------------------------------------------------------------------------------------------
                                             21.425196   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152338    0.000535    1.908307 ^ _144_/B (sg13g2_nand2_1)
     2    0.007491    0.105222    0.149828    2.058135 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.105222    0.000423    2.058558 v _212_/B (sg13g2_nor2_1)
     2    0.010047    0.159709    0.169921    2.228479 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.159710    0.000343    2.228822 ^ _213_/C (sg13g2_nand3_1)
     2    0.011949    0.199423    0.254139    2.482961 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.199423    0.000799    2.483760 v _214_/B (sg13g2_xnor2_1)
     1    0.001935    0.057698    0.189623    2.673383 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.057698    0.000129    2.673512 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.002090    0.055133    0.597265    3.270777 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.055134    0.000078    3.270855 v _300_/D (sg13g2_dfrbpq_2)
                                              3.270855   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000759   25.240103 ^ _300_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.990103   clock uncertainty
                                  0.000000   24.990103   clock reconvergence pessimism
                                 -0.188604   24.801498   library setup time
                                             24.801498   data required time
---------------------------------------------------------------------------------------------
                                             24.801498   data required time
                                             -3.270855   data arrival time
---------------------------------------------------------------------------------------------
                                             21.530643   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553    0.132457 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718    0.237174 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266    0.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.017109    0.063018    0.302929    0.540369 v _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.063019    0.000373    0.540742 v hold12/A (sg13g2_dlygate4sd3_1)
     1    0.008321    0.083479    0.634867    1.175610 v hold12/X (sg13g2_dlygate4sd3_1)
                                                         net48 (net)
                      0.083479    0.000346    1.175955 v fanout63/A (sg13g2_buf_8)
     8    0.044754    0.050608    0.150068    1.326023 v fanout63/X (sg13g2_buf_8)
                                                         net63 (net)
                      0.051993    0.006440    1.332463 v fanout62/A (sg13g2_buf_8)
     8    0.030716    0.042269    0.127115    1.459577 v fanout62/X (sg13g2_buf_8)
                                                         net62 (net)
                      0.042313    0.002248    1.461826 v _142_/A (sg13g2_or2_1)
     7    0.027387    0.157896    0.269867    1.731692 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.157907    0.001467    1.733160 v _143_/B (sg13g2_nor2_1)
     2    0.008703    0.152284    0.174612    1.907772 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.152338    0.000535    1.908307 ^ _144_/B (sg13g2_nand2_1)
     2    0.007491    0.105222    0.149828    2.058135 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.105222    0.000423    2.058558 v _212_/B (sg13g2_nor2_1)
     2    0.010047    0.159709    0.169921    2.228479 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.159710    0.000343    2.228822 ^ _213_/C (sg13g2_nand3_1)
     2    0.011949    0.199423    0.254139    2.482961 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.199423    0.000666    2.483627 v _218_/B1 (sg13g2_o21ai_1)
     1    0.003084    0.102869    0.105818    2.589446 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.102869    0.000209    2.589655 ^ hold7/A (sg13g2_dlygate4sd3_1)
     1    0.002854    0.056139    0.597488    3.187143 ^ hold7/X (sg13g2_dlygate4sd3_1)
                                                         net43 (net)
                      0.056139    0.000114    3.187257 ^ _219_/A (sg13g2_inv_1)
     1    0.002046    0.027344    0.045128    3.232385 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027344    0.000129    3.232514 v _301_/D (sg13g2_dfrbpq_1)
                                              3.232514   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000355   25.239698 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.989700   clock uncertainty
                                  0.000000   24.989700   clock reconvergence pessimism
                                 -0.176185   24.813515   library setup time
                                             24.813515   data required time
---------------------------------------------------------------------------------------------
                                             24.813515   data required time
                                             -3.232514   data arrival time
---------------------------------------------------------------------------------------------
                                             21.581001   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000445    1.451808 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011281    0.217800    0.231770    1.683578 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217803    0.000600    1.684178 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010142    0.149630    0.207750    1.891928 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.149631    0.000699    1.892628 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009362    0.192369    0.240751    2.133379 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.192369    0.000258    2.133637 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012227    0.157571    0.220975    2.354612 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.157572    0.000785    2.355397 v _208_/B (sg13g2_xor2_1)
     1    0.004593    0.103267    0.197671    2.553068 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.103267    0.000351    2.553420 v _298_/D (sg13g2_dfrbpq_2)
                                              2.553420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000231   25.239574 ^ _298_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.989576   clock uncertainty
                                  0.000000   24.989576   clock reconvergence pessimism
                                 -0.210189   24.779387   library setup time
                                             24.779387   data required time
---------------------------------------------------------------------------------------------
                                             24.779387   data required time
                                             -2.553420   data arrival time
---------------------------------------------------------------------------------------------
                                             22.225967   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000445    1.451808 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011281    0.217800    0.231770    1.683578 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217803    0.000600    1.684178 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010142    0.149630    0.207750    1.891928 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.149631    0.000699    1.892628 v _203_/A1 (sg13g2_o21ai_1)
     2    0.009362    0.192369    0.240751    2.133379 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.192369    0.000541    2.133920 ^ _204_/B (sg13g2_xor2_1)
     1    0.002485    0.082401    0.199581    2.333501 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.082401    0.000165    2.333666 ^ _297_/D (sg13g2_dfrbpq_2)
                                              2.333666   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034256    0.000266   25.237440 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.987440   clock uncertainty
                                  0.000000   24.987440   clock reconvergence pessimism
                                 -0.213662   24.773779   library setup time
                                             24.773779   data required time
---------------------------------------------------------------------------------------------
                                             24.773779   data required time
                                             -2.333666   data arrival time
---------------------------------------------------------------------------------------------
                                             22.440113   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000440    1.451804 v hold5/A (sg13g2_dlygate4sd3_1)
     1    0.006213    0.073455    0.644676    2.096480 v hold5/X (sg13g2_dlygate4sd3_1)
                                                         net41 (net)
                      0.073455    0.000452    2.096932 v _192_/B (sg13g2_xnor2_1)
     1    0.001724    0.052606    0.139885    2.236817 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.052607    0.000065    2.236882 v _294_/D (sg13g2_dfrbpq_1)
                                              2.236882   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000711   25.240055 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.990055   clock uncertainty
                                  0.000000   24.990055   clock reconvergence pessimism
                                 -0.187635   24.802420   library setup time
                                             24.802420   data required time
---------------------------------------------------------------------------------------------
                                             24.802420   data required time
                                             -2.236882   data arrival time
---------------------------------------------------------------------------------------------
                                             22.565538   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000445    1.451808 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011281    0.217800    0.231770    1.683578 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217803    0.000600    1.684178 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.010142    0.149630    0.207750    1.891928 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.149631    0.000725    1.892653 v _200_/A (sg13g2_xor2_1)
     1    0.001567    0.073208    0.189397    2.082050 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.073208    0.000060    2.082110 v _296_/D (sg13g2_dfrbpq_1)
                                              2.082110   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135   25.237309 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.987309   clock uncertainty
                                  0.000000   24.987309   clock reconvergence pessimism
                                 -0.197879   24.789431   library setup time
                                             24.789431   data required time
---------------------------------------------------------------------------------------------
                                             24.789431   data required time
                                             -2.082110   data arrival time
---------------------------------------------------------------------------------------------
                                             22.707319   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036897    0.000356    0.239700 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.001948    0.027488    0.254904    0.494604 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.027488    0.000075    0.494679 v hold6/A (sg13g2_dlygate4sd3_1)
     2    0.011492    0.100110    0.632774    1.127453 v hold6/X (sg13g2_dlygate4sd3_1)
                                                         net42 (net)
                      0.100110    0.000436    1.127889 v fanout52/A (sg13g2_buf_8)
     8    0.041041    0.048638    0.158058    1.285948 v fanout52/X (sg13g2_buf_8)
                                                         net52 (net)
                      0.048829    0.001919    1.287867 v _191_/B (sg13g2_xnor2_1)
     2    0.006985    0.101714    0.163497    1.451363 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.101714    0.000445    1.451808 v _193_/A2 (sg13g2_o21ai_1)
     2    0.011281    0.217800    0.231770    1.683578 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.217804    0.000769    1.684348 ^ _196_/A (sg13g2_xor2_1)
     1    0.001927    0.081716    0.209932    1.894279 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.081716    0.000125    1.894404 ^ _295_/D (sg13g2_dfrbpq_2)
                                              1.894404   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039464    0.001553   25.132456 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.016548    0.034255    0.104718   25.237173 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.034255    0.000135   25.237309 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                 -0.250000   24.987309   clock uncertainty
                                  0.000000   24.987309   clock reconvergence pessimism
                                 -0.213383   24.773926   library setup time
                                             24.773926   data required time
---------------------------------------------------------------------------------------------
                                             24.773926   data required time
                                             -1.894404   data arrival time
---------------------------------------------------------------------------------------------
                                             22.879520   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808    0.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
     1    0.003220    0.032954    0.259985    0.500138 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.032954    0.000188    0.500326 v hold3/A (sg13g2_dlygate4sd3_1)
     1    0.008625    0.084963    0.619872    1.120198 v hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.084963    0.000362    1.120559 v fanout73/A (sg13g2_buf_8)
     7    0.040855    0.048144    0.150327    1.270887 v fanout73/X (sg13g2_buf_8)
                                                         net73 (net)
                      0.048257    0.001537    1.272424 v _128_/A (sg13g2_inv_2)
     5    0.021728    0.080154    0.082222    1.354646 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.080193    0.001455    1.356102 ^ _293_/D (sg13g2_dfrbpq_1)
                                              1.356102   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036899    0.000808   25.240152 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.990152   clock uncertainty
                                  0.000000   24.990152   clock reconvergence pessimism
                                 -0.212451   24.777702   library setup time
                                             24.777702   data required time
---------------------------------------------------------------------------------------------
                                             24.777702   data required time
                                             -1.356102   data arrival time
---------------------------------------------------------------------------------------------
                                             23.421602   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  5.000000    5.000000 v input external delay
     1    0.003837    0.028522    0.004365    5.004365 v rst (in)
                                                         rst (net)
                      0.028522    0.000000    5.004365 v input1/A (sg13g2_buf_1)
     2    0.011931    0.074394    0.126593    5.130959 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.074406    0.000930    5.131889 v fanout74/A (sg13g2_buf_8)
     8    0.037210    0.046104    0.142498    5.274387 v fanout74/X (sg13g2_buf_8)
                                                         net74 (net)
                      0.046341    0.002855    5.277242 v _285_/A (sg13g2_inv_1)
     1    0.006120    0.052635    0.061911    5.339153 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.052641    0.000457    5.339610 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              5.339610   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock source latency
     1    0.013420    0.046999    0.017877   25.017876 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000   25.017876 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113026   25.130903 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001458   25.132360 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983   25.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000711   25.240055 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000   24.990055   clock uncertainty
                                  0.000000   24.990055   clock reconvergence pessimism
                                 -0.212745   24.777309   library recovery time
                                             24.777309   data required time
---------------------------------------------------------------------------------------------
                                             24.777309   data required time
                                             -5.339610   data arrival time
---------------------------------------------------------------------------------------------
                                             19.437700   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013420    0.046999    0.017877    0.017877 ^ clk (in)
                                                         clk (net)
                      0.047009    0.000000    0.017877 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023783    0.039445    0.113027    0.130904 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.039462    0.001457    0.132361 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020410    0.036897    0.106983    0.239344 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036898    0.000710    0.240054 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.002036    0.027875    0.255258    0.495312 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.027875    0.000077    0.495389 v hold4/A (sg13g2_dlygate4sd3_1)
     2    0.015413    0.122107    0.654436    1.149825 v hold4/X (sg13g2_dlygate4sd3_1)
                                                         net40 (net)
                      0.122114    0.000998    1.150823 v fanout71/A (sg13g2_buf_8)
     8    0.037938    0.047999    0.166226    1.317050 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.048091    0.002258    1.319307 v fanout70/A (sg13g2_buf_8)
     8    0.038305    0.046295    0.129021    1.448329 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.046356    0.000756    1.449084 v _146_/A1 (sg13g2_o21ai_1)
     4    0.021377    0.360744    0.328348    1.777432 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.360749    0.001112    1.778545 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.011141    0.168139    0.268858    2.047403 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.168139    0.000620    2.048023 v _267_/A1 (sg13g2_o21ai_1)
     1    0.003403    0.114295    0.181445    2.229468 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.114295    0.000134    2.229603 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.004625    0.087538    0.127016    2.356619 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.087539    0.000309    2.356928 v _273_/A (sg13g2_nor2_1)
     1    0.006222    0.111165    0.137023    2.493951 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.111207    0.000615    2.494566 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005707    0.103581    0.130587    2.625153 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.103582    0.000340    2.625493 v output15/A (sg13g2_buf_1)
     1    0.006755    0.050452    0.143038    2.768531 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.050453    0.000283    2.768814 v sine_out[1] (out)
                                              2.768814   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  0.000000   25.000000   clock network delay (propagated)
                                 -0.250000   24.750000   clock uncertainty
                                  0.000000   24.750000   clock reconvergence pessimism
                                 -5.000000   19.750000   output external delay
                                             19.750000   data required time
---------------------------------------------------------------------------------------------
                                             19.750000   data required time
                                             -2.768814   data arrival time
---------------------------------------------------------------------------------------------
                                             16.981184   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
%OL_METRIC_I design__max_slew_violation__count__corner:nom_slow_1p08V_125C 0
max fanout violation count 0
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_slow_1p08V_125C 0
max cap violation count 0
%OL_METRIC_I design__max_cap_violation__count__corner:nom_slow_1p08V_125C 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.551072e-05 0.000000e+00 2.215267e-08 1.553288e-05  59.7%
Combinational        1.812068e-07 2.342148e-07 1.982711e-07 6.136927e-07   2.4%
Clock                7.016802e-06 2.833899e-06 1.850804e-08 9.869209e-06  37.9%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                2.270873e-05 3.068114e-06 2.389319e-07 2.601578e-05 100.0%
                            87.3%        11.8%         0.9%
%OL_METRIC_F power__internal__total 2.2708733013132587e-5
%OL_METRIC_F power__switching__total 3.0681137559440685e-6
%OL_METRIC_F power__leakage__total 2.3893190359558503e-7
%OL_METRIC_F power__total 2.6015777621068992e-5

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_slow_1p08V_125C -0.25279520858815263
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.237308 source latency _296_/CLK ^
-0.240103 target latency _300_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.252795 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_slow_1p08V_125C 0.25284430820280535
======================= nom_slow_1p08V_125C Corner ===================================

Clock clk
0.240152 source latency _293_/CLK ^
-0.237308 target latency _296_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.252844 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_slow_1p08V_125C 0.8980167974527931
nom_slow_1p08V_125C: 0.8980167974527931
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_slow_1p08V_125C 16.98118493884725
nom_slow_1p08V_125C: 16.98118493884725
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_slow_1p08V_125C 0
nom_slow_1p08V_125C: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_slow_1p08V_125C 0.0
nom_slow_1p08V_125C: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_slow_1p08V_125C 0.898017
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_slow_1p08V_125C 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_slow_1p08V_125C 21.425196
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: yes
Propagated: no
Period: 25.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  25.000000    0.000000 12.500000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.237308         network latency _296_/CLK
        0.240152 network latency _293_/CLK
---------------
0.237308 0.240152 latency
        0.002844 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.243915         network latency _296_/CLK
        0.246373 network latency _293_/CLK
---------------
0.243915 0.246373 latency
        0.002458 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 3.57 fmax = 279.74
%OL_END_REPORT
Writing SDF files for all corners…
Removing Clock latencies before writing libs…
Writing timing models for all corners…
Writing timing models for the nom_slow_1p08V_125C corner to /home/designer/shared/Bioimpedance-ASIC-for-skin-cancer-detection/current_generator/digital/DigitalSine/runs/RUN_2025-12-11_20-30-25/55-openroad-stapostpnr/nom_slow_1p08V_125C/DigitalSine__nom_slow_1p08V_125C.lib…
