// Seed: 2322680239
module module_0 (
    output wand  id_0,
    output wire  id_1,
    output tri   id_2,
    output uwire id_3,
    output uwire id_4,
    output wor   id_5,
    output wor   id_6,
    output uwire id_7,
    input  wor   id_8
);
  supply0 id_10 = 1;
  wire id_11;
  assign id_1 = 1'd0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input logic id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5
);
  reg id_7;
  assign id_7 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_3, id_0
  );
  always id_7 = #1 id_2;
endmodule
