Search.setIndex({"docnames": ["class/staff", "index", "labs/Lab 0", "labs/Lab 2", "labs/Lab 3", "labs/Lab 5", "labs/Lab1", "labs/Lab4"], "filenames": ["class/staff.rst", "index.rst", "labs/Lab 0.rst", "labs/Lab 2.rst", "labs/Lab 3.rst", "labs/Lab 5.rst", "labs/Lab1.rst", "labs/Lab4.rst"], "titles": ["Staff", "Welcome to Computer Organization, Spring 2024!", "Lab 0 : Environment Setup &amp; simple verilog practice", "Lab 2 : Single Cycle CPU", "Lab 3 Simple Pipeline CPU", "Lab 5 : Implement Cache Manager", "Lab 1 : Single Cycle CPU", "Lab 4 : Advance Pipeline CPU"], "terms": {"tsung": 0, "tai": 0, "yeh": 0, "email": 0, "ttyeh": 0, "c": [0, 2, 6], "nycu": 0, "edu": 0, "tw": 0, "locat": [0, 1, 2], "ec707": 0, "thi": [1, 3, 4, 5, 6], "cours": 1, "aim": 1, "introduc": 1, "design": [1, 3, 5, 6, 7], "implement": [1, 2, 3, 4, 6], "simpl": [1, 3, 6], "cpu": 1, "you": [1, 2, 3, 5, 6, 7], "ll": [1, 5], "learn": [1, 2], "both": [1, 5], "concept": 1, "from": 1, "seri": 1, "lab": 1, "titl": 1, "time": [1, 2], "13": 1, "20": [1, 6], "15": 1, "10": [1, 6], "pm": 1, "thur": 1, "ec": 1, "016": 1, "5": [1, 2], "00": 1, "6": 1, "mon": 1, "707": 1, "websit": 1, "tinyurl": 1, "com": [1, 2, 6], "5bc8uew": 1, "check": [1, 2, 6], "schedul": 1, "slide": 1, "document": 1, "i": [1, 2, 3, 5, 6, 7], "self": 1, "contain": [1, 2], "can": [1, 2, 3, 5, 6], "get": [1, 2, 5], "more": 1, "inform": 1, "extern": 1, "refer": 1, "an": 2, "open": 2, "sourc": 2, "simul": [2, 5], "us": [2, 5, 6, 7], "rtl": 2, "function": [2, 3, 6], "valid": 2, "code": [2, 3, 6], "have": 2, "written": 2, "how": [2, 5], "http": [2, 6], "org": 2, "guid": 2, "latest": 2, "html": 2, "recommend": 2, "ubuntu": 2, "prerequisit": 2, "sudo": 2, "apt": 2, "git": 2, "perl": 2, "python3": 2, "make": [2, 3, 5, 6], "autoconf": 2, "g": 2, "flex": 2, "bison": 2, "ccach": 2, "libgoogl": 2, "perftool": 2, "dev": 2, "numactl": 2, "doc": 2, "libfl2": 2, "onli": 2, "ignor": 2, "give": 2, "error": 2, "libfl": 2, "zlibc": 2, "zlib1g": 2, "clone": 2, "github": 2, "first": [2, 3, 6], "everi": 2, "need": [2, 4, 5], "build": 2, "unsetenv": 2, "verilator_root": 2, "For": 2, "csh": 2, "bash": 2, "unset": 2, "cd": 2, "pull": 2, "sure": [2, 5], "repositori": 2, "up": 2, "date": 2, "tag": [2, 5], "see": [2, 5], "what": 2, "version": 2, "exist": 2, "checkout": 2, "v5": 2, "008": 2, "switch": 2, "specifi": [2, 5], "releas": 2, "creat": 2, "configur": [2, 5], "script": 2, "makefil": 2, "j": 2, "nproc": 2, "itself": 2, "try": [2, 3, 6], "just": 2, "after": [2, 6, 7], "success": 2, "run": [2, 3, 6], "follow": [2, 3, 6, 7], "command": 2, "wa": 2, "correct": [2, 5, 6], "The": [2, 5], "manual": 2, "exampl": [2, 6, 7], "step": 2, "report": 2, "1": 2, "base": [2, 5], "circuit": 2, "complet": 2, "testbench": 2, "verifi": [2, 3, 5, 6], "tabl": [2, 3, 5, 6], "below": [2, 3, 6], "file": [2, 5, 6], "name": 2, "v": [2, 3, 5, 6], "shouldn": 2, "t": [2, 4], "chang": 2, "interfac": 2, "otherwis": 2, "your": [2, 3, 5, 6, 7], "lab0": 2, "receiv": 2, "point": 2, "modul": 2, "input": 2, "sign": [2, 3, 6], "3": 2, "b": 2, "": [2, 3, 6], "output": 2, "reg": 2, "y": 2, "here": 2, "endmodul": 2, "add": [2, 4, 6, 7], "sub": [2, 4, 6, 7], "oper": [2, 5, 6], "must": [2, 3, 5, 6, 7], "all": [2, 3, 6], "ar": [2, 3, 5, 6], "arithmet": 2, "sourceforg": 2, "net": 2, "support": 2, "waveform": [2, 3, 6], "trace": 2, "enabl": 2, "through": [2, 6], "cpp": [2, 5], "compil": 2, "flag": 2, "vcd": 2, "ui": 2, "directli": 2, "xxx": 2, "verilator\u7528\u6cd5": 2, "graph": [3, 6], "realiz": [3, 6], "isa": [3, 6], "instruct": 3, "rv32i": [3, 6], "layout": [3, 6], "provid": [3, 5, 6, 7], "jal": [3, 7], "jalr": [3, 7], "bne": [3, 7], "blt": [3, 7], "bge": 3, "satisfi": 3, "lab1": 3, "requir": [3, 5], "read": [3, 5, 6], "textbook": [3, 6], "understand": [3, 6], "each": [3, 6], "submodul": [3, 6], "debug": [3, 6], "life": [3, 6], "easier": [3, 6], "gener": [3, 5, 6], "own": [3, 6], "risc": [3, 5, 6], "machin": [3, 5, 6], "ripe": [3, 6], "write": [3, 5, 6, 7], "assembli": [3, 6], "expect": [3, 6], "comput": [3, 5, 6], "organ": [3, 5, 6], "edit": [3, 5, 6], "ch4": [3, 6], "reader": [3, 6], "In": 4, "lab3": 4, "we": [4, 5, 6], "don": 4, "consid": 4, "data": [4, 5, 6, 7], "hazard": 4, "control": 4, "now": [4, 6], "sw": [4, 6, 7], "addi": [4, 6, 7], "ori": [4, 6, 7], "slt": [4, 6, 7], "slti": [4, 6, 7], "andi": [4, 6, 7], "lw": [4, 6, 7], "regist": [4, 6, 7], "store": 4, "previou": 4, "stage": [4, 7], "also": [5, 7], "memori": [5, 6], "empti": 5, "finish": 5, "method": 5, "ha": 5, "restrict": 5, "block": 5, "size": 5, "As": 5, "long": 5, "correctli": 5, "direct": 5, "map": 5, "set": 5, "associ": 5, "accept": 5, "addition": 5, "free": 5, "replac": 5, "polici": 5, "updat": 5, "fit": 5, "class": 5, "privat": 5, "std": 5, "vector": 5, "const": 5, "unsign": 5, "int": 5, "len": 5, "public": 5, "get_siz": 5, "get_len": 5, "set_block_s": 5, "block_siz": 5, "get_machine_address_bit": 5, "index": 5, "number": 5, "yourself": 5, "relat": 5, "line": 5, "address": 5, "valu": [5, 6], "record": 5, "when": [5, 7], "mani": 5, "word": 5, "4": [5, 6], "byte": 5, "cachemanag": 5, "tag_bit": 5, "addr": 5, "void": 5, "config": 5, "metadata": 5, "constructor": 5, "ex": 5, "wai": 5, "pattern": 5, "call": 5, "cachemang": 5, "commun": 5, "so": 5, "part": 5, "properli": 5, "api": 5, "w": 5, "bf880c18": 5, "83831c0a": 5, "bf880c08": 5, "4a0c2c0": 5, "bf880c04": 5, "7446feef": 5, "r": 5, "80c9578": 5, "e79be23": 5, "python": 5, "program": 5, "ch5": 5, "x": 6, "beq": [6, 7], "ass": 6, "s0": 6, "zero": 6, "163": 6, "sp": [6, 7], "0": [6, 7], "t0": 6, "loop": 6, "t1": 6, "7": 6, "exit": 6, "convert": 6, "some": 6, "softwar": 6, "00001010001100000000010000010011": 6, "11111111110000010000000100010011": 6, "8": 6, "00000000100000010010000000100011": 6, "00000000000000000000010000110011": 6, "00000000000000000000001010010011": 6, "00000014": 6, "14": 6, "00000000011100101010001100010011": 6, "18": 6, "00000000000000110000011001100011": 6, "1c": 6, "00000000000100101000001010010011": 6, "11111110000000000000101011100011": 6, "00000024": 6, "24": 6, "00000000101000110110001100010011": 6, "28": 6, "00000000000000010010010000000011": 6, "2c": 6, "00000000010000010000000100010011": 6, "abov": [6, 7], "binari": 6, "like": 6, "00001010": 6, "00110000": 6, "00000001": 6, "00010011": 6, "load": [6, 7], "readmeh": 6, "test_instruct": 6, "txt": 6, "inst_mem": 6, "verilog": 6, "warn": 6, "download": 6, "drive": 6, "googl": 6, "d": 6, "1zjeutuonkgfei29mwk4n1dpltn3itind": 6, "view": 6, "usp": 6, "share": 6, "bgt": 7, "deal": 7, "should": 7, "handl": 7, "case": 7, "x1": 7, "x2": 7, "x3": 7, "x4": 7, "insert": 7, "nop": 7, "happen": 7, "ld": 7, "flush": 7, "branch": 7, "onc": 7, "taken": 7, "If": 7, "determin": 7, "take": 7, "id": 7}, "objects": {}, "objtypes": {}, "objnames": {}, "titleterms": {"staff": 0, "instructor": 0, "teach": 0, "assist": 0, "welcom": 1, "comput": 1, "organ": 1, "spring": 1, "2024": 1, "lectur": 1, "offic": 1, "hour": 1, "lab": [2, 3, 4, 5, 6, 7], "0": 2, "environ": 2, "setup": 2, "simpl": [2, 4, 5], "verilog": 2, "practic": 2, "veril": 2, "instal": 2, "full": 2, "adder": 2, "alu": 2, "2": [2, 3], "4": [2, 7], "bit": 2, "debug": 2, "tool": 2, "gtkwave": 2, "refer": [2, 3, 5, 6], "singl": [3, 6], "cycl": [3, 6], "cpu": [3, 4, 6, 7], "architectur": [3, 4, 6, 7], "oper": 3, "hint": [3, 6], "3": 4, "pipelin": [4, 7], "instruct": [4, 6, 7], "requir": [4, 7], "5": 5, "implement": 5, "cach": 5, "manag": 5, "introduct": 5, "explain": 5, "code": 5, "test": 5, "case": 5, "1": 6, "advanc": 7, "forward": 7, "unit": 7, "hazard": 7, "dectect": 7}, "envversion": {"sphinx.domains.c": 3, "sphinx.domains.changeset": 1, "sphinx.domains.citation": 1, "sphinx.domains.cpp": 9, "sphinx.domains.index": 1, "sphinx.domains.javascript": 3, "sphinx.domains.math": 2, "sphinx.domains.python": 4, "sphinx.domains.rst": 2, "sphinx.domains.std": 2, "sphinx": 60}, "alltitles": {"Staff": [[0, "staff"]], "Instructor": [[0, "instructor"]], "Teaching assistants": [[0, "teaching-assistants"]], "Welcome to Computer Organization, Spring 2024!": [[1, "welcome-to-computer-organization-spring-2024"]], "Lecture and Office Hours": [[1, "lecture-and-office-hours"]], "Lab 0 : Environment Setup & simple verilog practice": [[2, "lab-0-environment-setup-simple-verilog-practice"]], "Verilator": [[2, "verilator"]], "Installation": [[2, "installation"]], "Full Adder & ALU": [[2, "full-adder-alu"]], "2. 4-bits ALU": [[2, "bits-alu"]], "Debug tool": [[2, "debug-tool"]], "GTKwave": [[2, "gtkwave"]], "Reference": [[2, "reference"], [3, "reference"], [5, "reference"], [6, "reference"]], "Lab 2 : Single Cycle CPU": [[3, "lab-2-single-cycle-cpu"]], "Architecture": [[3, "architecture"], [4, "architecture"], [6, "architecture"], [7, "architecture"]], "Operation": [[3, "operation"]], "Hint": [[3, "hint"], [6, "hint"]], "Lab 3 Simple Pipeline CPU": [[4, "lab-3-simple-pipeline-cpu"]], "Instruction": [[4, "instruction"], [6, "instruction"], [7, "instruction"]], "Requirement": [[4, "requirement"], [7, "requirement"]], "Lab 5 : Implement Cache Manager": [[5, "lab-5-implement-cache-manager"]], "Introduction": [[5, "introduction"]], "Explain the code": [[5, "explain-the-code"]], "simple test case": [[5, "simple-test-case"]], "Lab 1 : Single Cycle CPU": [[6, "lab-1-single-cycle-cpu"]], "Lab 4 : Advance Pipeline CPU": [[7, "lab-4-advance-pipeline-cpu"]], "Forwarding Unit": [[7, "forwarding-unit"]], "Hazard Dectection Unit": [[7, "hazard-dectection-unit"]]}, "indexentries": {}})