git clone --depth 1 --no-tags https://github.com/simon-staal/ISA_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/307499780
git clone --depth 1 --no-tags https://github.com/alex-nguyen18/IWLS2017.git f:/verilog_sva_gh_scraper/data/full_repos/307449168
git clone --depth 1 --no-tags https://github.com/mariatheresahqs/RISC-V_without_Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/311719916
git clone --depth 1 --no-tags https://github.com/shb8086/MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/302291432
git clone --depth 1 --no-tags https://github.com/Arvind-vlsi/odd_up_counter.git f:/verilog_sva_gh_scraper/data/full_repos/303585523
git clone --depth 1 --no-tags https://github.com/Dibya-Dipanjan/TIBURON_INDUCTION_TASK1.git f:/verilog_sva_gh_scraper/data/full_repos/302919557
git clone --depth 1 --no-tags https://github.com/MJoergen/de10-nano-old.git f:/verilog_sva_gh_scraper/data/full_repos/302390861
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/MIPS-Microprocessor-without-Interlocked-Pipe-Stages-.git f:/verilog_sva_gh_scraper/data/full_repos/303809552
git clone --depth 1 --no-tags https://github.com/HaiyangboLU/HelloWorld.git f:/verilog_sva_gh_scraper/data/full_repos/303882346
git clone --depth 1 --no-tags https://github.com/aknts/justaparkinglot.git f:/verilog_sva_gh_scraper/data/full_repos/304428224
git clone --depth 1 --no-tags https://github.com/JuanGA12/Proyecto_Arqui_2019-1.git f:/verilog_sva_gh_scraper/data/full_repos/306516676
git clone --depth 1 --no-tags https://github.com/dar17320/Proyecto-maquinas-de-estado.git f:/verilog_sva_gh_scraper/data/full_repos/304949347
git clone --depth 1 --no-tags https://github.com/Seonggyu-Bae/SoC_Design_and_Programing.git f:/verilog_sva_gh_scraper/data/full_repos/306334788
git clone --depth 1 --no-tags https://github.com/nitishsameer/Practice-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/306351768
git clone --depth 1 --no-tags https://github.com/janAntu/Processor-Design-Senior-Project.git f:/verilog_sva_gh_scraper/data/full_repos/306536930
git clone --depth 1 --no-tags https://github.com/JDuchniewicz/FPGA-Synth.git f:/verilog_sva_gh_scraper/data/full_repos/306319037
git clone --depth 1 --no-tags https://github.com/samlli/pong.git f:/verilog_sva_gh_scraper/data/full_repos/309786805
git clone --depth 1 --no-tags https://github.com/hamzaashraf781/DSD_Hamza.git f:/verilog_sva_gh_scraper/data/full_repos/309325613
git clone --depth 1 --no-tags https://github.com/OlinCompArchFA20/lab-04-caitlin-maeve.git f:/verilog_sva_gh_scraper/data/full_repos/308363692
git clone --depth 1 --no-tags https://github.com/tongw-tw/Finite-State-Machine-Design-for-the-PS-2-and-LCD-Interfaces.git f:/verilog_sva_gh_scraper/data/full_repos/308342937
git clone --depth 1 --no-tags https://github.com/seyyedalialavi/shift-register1.git f:/verilog_sva_gh_scraper/data/full_repos/307658688
git clone --depth 1 --no-tags https://github.com/seyyedalialavi/shiftreg.git f:/verilog_sva_gh_scraper/data/full_repos/307643848
git clone --depth 1 --no-tags https://github.com/Calerbucci/Lab05-VendingMachine.git f:/verilog_sva_gh_scraper/data/full_repos/307761824
git clone --depth 1 --no-tags https://github.com/eliza1378/Sloth.git f:/verilog_sva_gh_scraper/data/full_repos/310128649
git clone --depth 1 --no-tags https://github.com/art22m/F20-ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/310410781
git clone --depth 1 --no-tags https://github.com/saurabh-ctrl/Asynchronus_FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/310056589
git clone --depth 1 --no-tags https://github.com/Qingsir/multi_layer_perceptron_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/310259995
git clone --depth 1 --no-tags https://github.com/Jitesh17/risc_multicycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/309110151
git clone --depth 1 --no-tags https://github.com/JereA00/TP2-ArquitecturaComputadoras.git f:/verilog_sva_gh_scraper/data/full_repos/310031046
git clone --depth 1 --no-tags https://github.com/EliseoLux/hola.git f:/verilog_sva_gh_scraper/data/full_repos/308948030
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/oficial9.git f:/verilog_sva_gh_scraper/data/full_repos/308948038
git clone --depth 1 --no-tags https://github.com/AoiSaito/SOFIST3b.git f:/verilog_sva_gh_scraper/data/full_repos/305959538
git clone --depth 1 --no-tags https://github.com/Premkumar-95/Alarm_project.git f:/verilog_sva_gh_scraper/data/full_repos/305703008
git clone --depth 1 --no-tags https://github.com/Noahbruns/Chisel-VGA-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/306030977
git clone --depth 1 --no-tags https://github.com/unal-edigital1/lab04.git f:/verilog_sva_gh_scraper/data/full_repos/305880544
git clone --depth 1 --no-tags https://github.com/Caoshizhuo/conv_kernel.git f:/verilog_sva_gh_scraper/data/full_repos/305989898
git clone --depth 1 --no-tags https://github.com/benjamin-young/Snake-Game.git f:/verilog_sva_gh_scraper/data/full_repos/305990843
git clone --depth 1 --no-tags https://github.com/gauravkv1108/SV-class-Practice.git f:/verilog_sva_gh_scraper/data/full_repos/305992978
git clone --depth 1 --no-tags https://github.com/mekkkwiz/project-logic.git f:/verilog_sva_gh_scraper/data/full_repos/307613822
git clone --depth 1 --no-tags https://github.com/afbaeza/Sistemas-embebidos.git f:/verilog_sva_gh_scraper/data/full_repos/308072603
git clone --depth 1 --no-tags https://github.com/JuanDiegoVillafuertePazos/lb88888.git f:/verilog_sva_gh_scraper/data/full_repos/307033222
git clone --depth 1 --no-tags https://github.com/ronenshoham-metrics/ronen-sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/305348736
git clone --depth 1 --no-tags https://github.com/ippond/iic_interface.git f:/verilog_sva_gh_scraper/data/full_repos/306833206
git clone --depth 1 --no-tags https://github.com/michaelglu/processor.git f:/verilog_sva_gh_scraper/data/full_repos/304964525
git clone --depth 1 --no-tags https://github.com/Calerbucci/Logic-Design06_Monorail.git f:/verilog_sva_gh_scraper/data/full_repos/311737882
git clone --depth 1 --no-tags https://github.com/nihal-ramaswamy/DDCO-project.git f:/verilog_sva_gh_scraper/data/full_repos/310859682
git clone --depth 1 --no-tags https://github.com/omar5679/enel453lab3.git f:/verilog_sva_gh_scraper/data/full_repos/311116006
git clone --depth 1 --no-tags https://github.com/hashing-cell/cpen211-vonNeumann8.git f:/verilog_sva_gh_scraper/data/full_repos/311541532
git clone --depth 1 --no-tags https://github.com/ariefhirmanto/vlsi-tic-tac-toe.git f:/verilog_sva_gh_scraper/data/full_repos/311593992
git clone --depth 1 --no-tags https://github.com/lam19267/Proyecto_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/303260727
git clone --depth 1 --no-tags https://github.com/mol18822/Proyecto1-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/303281333
git clone --depth 1 --no-tags https://github.com/1-Karthigeyan-1/EE2026_Main_Project.git f:/verilog_sva_gh_scraper/data/full_repos/303163253
git clone --depth 1 --no-tags https://github.com/wtsiang/git_test.git f:/verilog_sva_gh_scraper/data/full_repos/303072700
git clone --depth 1 --no-tags https://github.com/zanjani99/fulladder-switch-level-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/303162705
git clone --depth 1 --no-tags https://github.com/gar19421/Proyecto-Cajero-Autom-tico.git f:/verilog_sva_gh_scraper/data/full_repos/303212458
git clone --depth 1 --no-tags https://github.com/krishna-beemanapalli/rv32i-pipeCPU.git f:/verilog_sva_gh_scraper/data/full_repos/305206657
git clone --depth 1 --no-tags https://github.com/JamesKo1026/MAJNAR.git f:/verilog_sva_gh_scraper/data/full_repos/305062998
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/305260493
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-FSM.git f:/verilog_sva_gh_scraper/data/full_repos/305260682
git clone --depth 1 --no-tags https://github.com/jahaziel2903/Verilog-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/305259768
git clone --depth 1 --no-tags https://github.com/UtkarshVerma37051/Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/302901060
git clone --depth 1 --no-tags https://github.com/tkarthikeyan132/Approximate-Multipliers.git f:/verilog_sva_gh_scraper/data/full_repos/303323600
git clone --depth 1 --no-tags https://github.com/kanishkjeet911/uart.git f:/verilog_sva_gh_scraper/data/full_repos/303361193
git clone --depth 1 --no-tags https://github.com/juanmard/examples.git f:/verilog_sva_gh_scraper/data/full_repos/302777800
git clone --depth 1 --no-tags https://github.com/PratibhaSingh23/SequenceDectection.git f:/verilog_sva_gh_scraper/data/full_repos/302730330
git clone --depth 1 --no-tags https://github.com/skyil7/SejongUniv_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/303573997
git clone --depth 1 --no-tags https://github.com/jacob-parmer/CPU_Design_Project.git f:/verilog_sva_gh_scraper/data/full_repos/305753303
git clone --depth 1 --no-tags https://github.com/DoanTanLoc-2203/VerilogHDL-Clock.git f:/verilog_sva_gh_scraper/data/full_repos/308688500
git clone --depth 1 --no-tags https://github.com/majeedullah/Digital_System_design_Malak.git f:/verilog_sva_gh_scraper/data/full_repos/309325599
git clone --depth 1 --no-tags https://github.com/KingJohn12/CDA3102.git f:/verilog_sva_gh_scraper/data/full_repos/311417701
git clone --depth 1 --no-tags https://github.com/thomaswsu/Verilog-Exploration.git f:/verilog_sva_gh_scraper/data/full_repos/305914998
git clone --depth 1 --no-tags https://github.com/ombhilare999/8-Bit-ALU-implementation-on-CYCLONE-2.git f:/verilog_sva_gh_scraper/data/full_repos/307926528
git clone --depth 1 --no-tags https://github.com/wdhwong/CSE141L.git f:/verilog_sva_gh_scraper/data/full_repos/307497841
git clone --depth 1 --no-tags https://github.com/kuby1412/vsdphysicaldesignflow.git f:/verilog_sva_gh_scraper/data/full_repos/306802216
git clone --depth 1 --no-tags https://github.com/eric710chen/ECE241_system_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/307521183
git clone --depth 1 --no-tags https://github.com/wdevore/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/307402722
git clone --depth 1 --no-tags https://github.com/hackme199/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/306712754
git clone --depth 1 --no-tags https://github.com/r1ng0hacking/MIPS_CPU_SINGLE_CYCLE.git f:/verilog_sva_gh_scraper/data/full_repos/306602877
git clone --depth 1 --no-tags https://github.com/madni-sadiq/riscv-arc.git f:/verilog_sva_gh_scraper/data/full_repos/307175218
git clone --depth 1 --no-tags https://github.com/lam19267/LAB8_LAM_19267.git f:/verilog_sva_gh_scraper/data/full_repos/307018174
git clone --depth 1 --no-tags https://github.com/pat19218/Lab10.git f:/verilog_sva_gh_scraper/data/full_repos/310480332
git clone --depth 1 --no-tags https://github.com/jluo1996/csc137.git f:/verilog_sva_gh_scraper/data/full_repos/308824302
git clone --depth 1 --no-tags https://github.com/splhack/8bitworkshop_if.git f:/verilog_sva_gh_scraper/data/full_repos/309184712
git clone --depth 1 --no-tags https://github.com/jborza/fpga_calculator.git f:/verilog_sva_gh_scraper/data/full_repos/309503431
git clone --depth 1 --no-tags https://github.com/pmkenned/fpga_fun.git f:/verilog_sva_gh_scraper/data/full_repos/309555652
git clone --depth 1 --no-tags https://github.com/wyang28/MIPS-SSC-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/309595398
git clone --depth 1 --no-tags https://github.com/careylzh/whackamole.git f:/verilog_sva_gh_scraper/data/full_repos/311037555
git clone --depth 1 --no-tags https://github.com/arockyu/Synthesizer_II.git f:/verilog_sva_gh_scraper/data/full_repos/310890802
git clone --depth 1 --no-tags https://github.com/VVONJAE/SystemOnChip.git f:/verilog_sva_gh_scraper/data/full_repos/311239932
git clone --depth 1 --no-tags https://github.com/mun19176/Lab-10.git f:/verilog_sva_gh_scraper/data/full_repos/310782691
git clone --depth 1 --no-tags https://github.com/Subserial/tinyfpga-led-driver.git f:/verilog_sva_gh_scraper/data/full_repos/311546390
git clone --depth 1 --no-tags https://github.com/zhengzhehui1110/vivado-package-storage-system.git f:/verilog_sva_gh_scraper/data/full_repos/311354858
git clone --depth 1 --no-tags https://github.com/JayDigvijay/RISC-V_Processors.git f:/verilog_sva_gh_scraper/data/full_repos/311999821
git clone --depth 1 --no-tags https://github.com/Import3r/custom_pipelined_processor.git f:/verilog_sva_gh_scraper/data/full_repos/312051915
git clone --depth 1 --no-tags https://github.com/mingqifeng/SYSC4310.git f:/verilog_sva_gh_scraper/data/full_repos/311812672
git clone --depth 1 --no-tags https://github.com/Energy-Zheng/Eriscv.git f:/verilog_sva_gh_scraper/data/full_repos/303666144
git clone --depth 1 --no-tags https://github.com/dharaspatel/lab3-dhara-andrew.git f:/verilog_sva_gh_scraper/data/full_repos/303445004
git clone --depth 1 --no-tags https://github.com/wjchenqing/CPU.git f:/verilog_sva_gh_scraper/data/full_repos/305044117
git clone --depth 1 --no-tags https://github.com/dimitris-christodoulou57/7-SEGMENTS-DISPLAY-DRIVER.git f:/verilog_sva_gh_scraper/data/full_repos/304151908
git clone --depth 1 --no-tags https://github.com/sids174/Brent-Kung-32-bit-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/302574285
