[13:52:06.952] <TB2>     INFO: *** Welcome to pxar ***
[13:52:06.952] <TB2>     INFO: *** Today: 2016/10/27
[13:52:06.960] <TB2>     INFO: *** Version: 47bc-dirty
[13:52:06.960] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:52:06.961] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:52:06.961] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//defaultMaskFile.dat
[13:52:06.961] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters_C15.dat
[13:52:07.038] <TB2>     INFO:         clk: 4
[13:52:07.038] <TB2>     INFO:         ctr: 4
[13:52:07.038] <TB2>     INFO:         sda: 19
[13:52:07.038] <TB2>     INFO:         tin: 9
[13:52:07.038] <TB2>     INFO:         level: 15
[13:52:07.038] <TB2>     INFO:         triggerdelay: 0
[13:52:07.039] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:52:07.039] <TB2>     INFO: Log level: DEBUG
[13:52:07.047] <TB2>     INFO: Found DTB DTB_WWXLHF
[13:52:07.054] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:52:07.057] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:52:07.060] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:52:08.616] <TB2>     INFO: DUT info: 
[13:52:08.616] <TB2>     INFO: The DUT currently contains the following objects:
[13:52:08.616] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:52:08.616] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:52:08.616] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:52:08.616] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:52:08.616] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:52:08.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:52:08.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:08.616] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:52:08.617] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:52:08.618] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:52:08.619] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28504064
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18400a0
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x17b3770
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f4509d94010
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f450ffff510
[13:52:08.622] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28569600 fPxarMemory = 0x7f4509d94010
[13:52:08.623] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[13:52:08.624] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.9mA
[13:52:08.624] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 14.7 C
[13:52:08.624] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:52:09.024] <TB2>     INFO: enter 'restricted' command line mode
[13:52:09.024] <TB2>     INFO: enter test to run
[13:52:09.024] <TB2>     INFO:   test: FPIXTest no parameter change
[13:52:09.024] <TB2>     INFO:   running: fpixtest
[13:52:09.025] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:52:09.028] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:52:09.028] <TB2>     INFO: ######################################################################
[13:52:09.028] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:52:09.028] <TB2>     INFO: ######################################################################
[13:52:09.031] <TB2>     INFO: ######################################################################
[13:52:09.031] <TB2>     INFO: PixTestPretest::doTest()
[13:52:09.031] <TB2>     INFO: ######################################################################
[13:52:09.034] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:09.034] <TB2>     INFO:    PixTestPretest::programROC() 
[13:52:09.034] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:27.050] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:52:27.050] <TB2>     INFO: IA differences per ROC:  16.9 17.7 19.3 17.7 18.5 20.1 16.9 18.5 17.7 16.1 18.5 16.1 17.7 16.9 19.3 16.9
[13:52:27.117] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:27.117] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:52:27.117] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:28.370] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:52:28.871] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:52:29.373] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:52:29.875] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:52:30.376] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:52:30.878] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:52:31.379] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:52:31.881] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:52:32.383] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:52:32.885] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:52:33.386] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[13:52:33.888] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[13:52:34.390] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:52:34.891] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[13:52:35.393] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:52:35.895] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:52:36.148] <TB2>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 2.4 2.4 
[13:52:36.148] <TB2>     INFO: Test took 9034 ms.
[13:52:36.148] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:52:36.178] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.179] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:52:36.179] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:36.282] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[13:52:36.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 21.3688 mA
[13:52:36.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  94 Ia 25.3687 mA
[13:52:36.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  87 Ia 24.5687 mA
[13:52:36.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  85 Ia 23.7688 mA
[13:52:36.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  86 Ia 23.7688 mA
[13:52:36.886] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  87 Ia 23.7688 mA
[13:52:36.987] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  88 Ia 23.7688 mA
[13:52:37.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  89 Ia 24.5687 mA
[13:52:37.188] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  87 Ia 24.5687 mA
[13:52:37.289] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  85 Ia 23.7688 mA
[13:52:37.389] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  86 Ia 23.7688 mA
[13:52:37.490] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  87 Ia 24.5687 mA
[13:52:37.591] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[13:52:37.691] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[13:52:37.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 25.3687 mA
[13:52:37.892] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  80 Ia 23.7688 mA
[13:52:37.993] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[13:52:38.094] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  82 Ia 23.7688 mA
[13:52:38.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  83 Ia 24.5687 mA
[13:52:38.295] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 23.7688 mA
[13:52:38.396] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  82 Ia 23.7688 mA
[13:52:38.497] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  83 Ia 23.7688 mA
[13:52:38.598] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  84 Ia 24.5687 mA
[13:52:38.699] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  82 Ia 23.7688 mA
[13:52:38.801] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7688 mA
[13:52:38.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 24.5687 mA
[13:52:39.002] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 23.7688 mA
[13:52:39.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  78 Ia 24.5687 mA
[13:52:39.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  76 Ia 22.9688 mA
[13:52:39.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  82 Ia 25.3687 mA
[13:52:39.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  75 Ia 23.7688 mA
[13:52:39.505] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  76 Ia 23.7688 mA
[13:52:39.606] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 23.7688 mA
[13:52:39.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  78 Ia 23.7688 mA
[13:52:39.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  79 Ia 24.5687 mA
[13:52:39.908] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 23.7688 mA
[13:52:40.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[13:52:40.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  89 Ia 25.3687 mA
[13:52:40.213] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 23.7688 mA
[13:52:40.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  83 Ia 23.7688 mA
[13:52:40.414] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 24.5687 mA
[13:52:40.515] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  82 Ia 23.7688 mA
[13:52:40.616] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 24.5687 mA
[13:52:40.717] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[13:52:40.817] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  82 Ia 23.7688 mA
[13:52:40.918] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  83 Ia 24.5687 mA
[13:52:41.019] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  81 Ia 23.7688 mA
[13:52:41.119] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  82 Ia 23.7688 mA
[13:52:41.221] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[13:52:41.322] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.7688 mA
[13:52:41.423] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 24.5687 mA
[13:52:41.523] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[13:52:41.624] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.7688 mA
[13:52:41.724] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.5687 mA
[13:52:41.825] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.7688 mA
[13:52:41.926] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.7688 mA
[13:52:42.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  80 Ia 24.5687 mA
[13:52:42.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 23.7688 mA
[13:52:42.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 23.7688 mA
[13:52:42.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  80 Ia 24.5687 mA
[13:52:42.431] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 24.5687 mA
[13:52:42.532] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  76 Ia 24.5687 mA
[13:52:42.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  74 Ia 24.5687 mA
[13:52:42.733] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  72 Ia 23.7688 mA
[13:52:42.834] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  73 Ia 23.7688 mA
[13:52:42.935] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  74 Ia 23.7688 mA
[13:52:43.036] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  75 Ia 24.5687 mA
[13:52:43.136] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  73 Ia 23.7688 mA
[13:52:43.237] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  74 Ia 23.7688 mA
[13:52:43.338] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  75 Ia 24.5687 mA
[13:52:43.439] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  73 Ia 23.7688 mA
[13:52:43.540] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  74 Ia 23.7688 mA
[13:52:43.641] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 21.3688 mA
[13:52:43.742] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  94 Ia 24.5687 mA
[13:52:43.843] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  92 Ia 24.5687 mA
[13:52:43.943] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  90 Ia 23.7688 mA
[13:52:44.044] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  91 Ia 24.5687 mA
[13:52:44.144] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  89 Ia 23.7688 mA
[13:52:44.245] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  90 Ia 23.7688 mA
[13:52:44.346] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  91 Ia 23.7688 mA
[13:52:44.447] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  92 Ia 24.5687 mA
[13:52:44.547] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  90 Ia 23.7688 mA
[13:52:44.649] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  91 Ia 24.5687 mA
[13:52:44.749] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  89 Ia 23.7688 mA
[13:52:44.851] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.9688 mA
[13:52:44.951] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  84 Ia 24.5687 mA
[13:52:45.052] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 24.5687 mA
[13:52:45.153] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  80 Ia 23.7688 mA
[13:52:45.253] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  81 Ia 24.5687 mA
[13:52:45.354] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  79 Ia 22.9688 mA
[13:52:45.454] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  85 Ia 24.5687 mA
[13:52:45.555] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  83 Ia 24.5687 mA
[13:52:45.655] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  81 Ia 23.7688 mA
[13:52:45.756] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  82 Ia 24.5687 mA
[13:52:45.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  80 Ia 23.7688 mA
[13:52:45.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  81 Ia 24.5687 mA
[13:52:46.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.1688 mA
[13:52:46.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  89 Ia 24.5687 mA
[13:52:46.259] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  87 Ia 24.5687 mA
[13:52:46.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  85 Ia 23.7688 mA
[13:52:46.460] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  86 Ia 24.5687 mA
[13:52:46.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  84 Ia 23.7688 mA
[13:52:46.662] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  85 Ia 23.7688 mA
[13:52:46.762] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  86 Ia 24.5687 mA
[13:52:46.863] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  84 Ia 23.7688 mA
[13:52:46.964] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  85 Ia 23.7688 mA
[13:52:47.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  86 Ia 23.7688 mA
[13:52:47.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  87 Ia 24.5687 mA
[13:52:47.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 21.3688 mA
[13:52:47.368] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  94 Ia 24.5687 mA
[13:52:47.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  92 Ia 24.5687 mA
[13:52:47.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  90 Ia 23.7688 mA
[13:52:47.669] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  91 Ia 23.7688 mA
[13:52:47.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  92 Ia 24.5687 mA
[13:52:47.871] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  90 Ia 23.7688 mA
[13:52:47.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  91 Ia 23.7688 mA
[13:52:48.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  92 Ia 24.5687 mA
[13:52:48.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  90 Ia 23.7688 mA
[13:52:48.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  91 Ia 23.7688 mA
[13:52:48.375] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  92 Ia 23.7688 mA
[13:52:48.477] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.9688 mA
[13:52:48.578] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  84 Ia 24.5687 mA
[13:52:48.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  82 Ia 24.5687 mA
[13:52:48.779] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[13:52:48.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[13:52:48.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 24.5687 mA
[13:52:49.080] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  80 Ia 23.7688 mA
[13:52:49.181] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  81 Ia 24.5687 mA
[13:52:49.281] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  79 Ia 22.9688 mA
[13:52:49.382] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  85 Ia 24.5687 mA
[13:52:49.483] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  83 Ia 24.5687 mA
[13:52:49.584] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  81 Ia 24.5687 mA
[13:52:49.685] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 20.5687 mA
[13:52:49.786] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  99 Ia 25.3687 mA
[13:52:49.887] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  92 Ia 23.7688 mA
[13:52:49.988] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  93 Ia 23.7688 mA
[13:52:50.088] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  94 Ia 24.5687 mA
[13:52:50.189] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  92 Ia 23.7688 mA
[13:52:50.290] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  93 Ia 24.5687 mA
[13:52:50.390] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  91 Ia 23.7688 mA
[13:52:50.491] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  92 Ia 23.7688 mA
[13:52:50.592] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  93 Ia 24.5687 mA
[13:52:50.692] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  91 Ia 23.7688 mA
[13:52:50.792] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  92 Ia 23.7688 mA
[13:52:50.894] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[13:52:50.994] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[13:52:51.095] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[13:52:51.195] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 24.5687 mA
[13:52:51.296] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  83 Ia 23.7688 mA
[13:52:51.397] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  84 Ia 23.7688 mA
[13:52:51.498] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  85 Ia 24.5687 mA
[13:52:51.599] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 23.7688 mA
[13:52:51.700] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  84 Ia 23.7688 mA
[13:52:51.800] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 24.5687 mA
[13:52:51.901] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  83 Ia 23.7688 mA
[13:52:51.001] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  84 Ia 24.5687 mA
[13:52:52.103] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[13:52:52.203] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[13:52:52.304] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[13:52:52.405] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  85 Ia 23.7688 mA
[13:52:52.506] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  86 Ia 24.5687 mA
[13:52:52.607] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[13:52:52.707] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 23.7688 mA
[13:52:52.808] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  86 Ia 23.7688 mA
[13:52:52.909] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  87 Ia 24.5687 mA
[13:52:53.010] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.7688 mA
[13:52:53.111] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.5687 mA
[13:52:53.212] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[13:52:53.313] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[13:52:53.413] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 23.7688 mA
[13:52:53.514] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  80 Ia 24.5687 mA
[13:52:53.614] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[13:52:53.715] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 24.5687 mA
[13:52:53.816] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  77 Ia 22.9688 mA
[13:52:53.917] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  83 Ia 25.3687 mA
[13:52:54.017] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  76 Ia 22.9688 mA
[13:52:54.118] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  82 Ia 24.5687 mA
[13:52:54.219] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  80 Ia 24.5687 mA
[13:52:54.319] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  78 Ia 23.7688 mA
[13:52:54.420] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  79 Ia 23.7688 mA
[13:52:54.521] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 20.5687 mA
[13:52:54.623] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  99 Ia 24.5687 mA
[13:52:54.723] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  97 Ia 24.5687 mA
[13:52:54.824] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  95 Ia 24.5687 mA
[13:52:54.925] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  93 Ia 24.5687 mA
[13:52:55.026] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  91 Ia 23.7688 mA
[13:52:55.127] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  92 Ia 23.7688 mA
[13:52:55.228] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  93 Ia 24.5687 mA
[13:52:55.329] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  91 Ia 23.7688 mA
[13:52:55.430] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  92 Ia 23.7688 mA
[13:52:55.531] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  93 Ia 24.5687 mA
[13:52:55.632] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  91 Ia 23.7688 mA
[13:52:55.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  87
[13:52:55.658] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  82
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  80
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  74
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  89
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  81
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  87
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  92
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  81
[13:52:55.659] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  92
[13:52:55.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  84
[13:52:55.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[13:52:55.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  79
[13:52:55.660] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  91
[13:52:57.488] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[13:52:57.488] <TB2>     INFO: i(loss) [mA/ROC]:     19.3  20.9  20.9  20.1  20.9  19.3  20.1  20.1  20.1  20.1  19.3  20.1  20.9  19.3  20.9  20.1
[13:52:57.521] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:57.522] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:52:57.522] <TB2>     INFO:    ----------------------------------------------------------------------
[13:52:57.657] <TB2>     INFO: Expecting 231680 events.
[13:53:05.943] <TB2>     INFO: 231680 events read in total (7569ms).
[13:53:06.097] <TB2>     INFO: Test took 8573ms.
[13:53:06.299] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 90 and Delta(CalDel) = 60
[13:53:06.303] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:53:06.306] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 94 and Delta(CalDel) = 59
[13:53:06.309] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 80 and Delta(CalDel) = 63
[13:53:06.313] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 121 and Delta(CalDel) = 66
[13:53:06.316] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 97 and Delta(CalDel) = 58
[13:53:06.320] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 96 and Delta(CalDel) = 62
[13:53:06.324] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 91 and Delta(CalDel) = 55
[13:53:06.327] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 92 and Delta(CalDel) = 56
[13:53:06.331] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 100 and Delta(CalDel) = 63
[13:53:06.334] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 63
[13:53:06.337] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 82 and Delta(CalDel) = 61
[13:53:06.341] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 110 and Delta(CalDel) = 63
[13:53:06.344] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:53:06.348] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 72 and Delta(CalDel) = 62
[13:53:06.351] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 90 and Delta(CalDel) = 61
[13:53:06.392] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:53:06.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:06.429] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:53:06.429] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:06.565] <TB2>     INFO: Expecting 231680 events.
[13:53:14.805] <TB2>     INFO: 231680 events read in total (7525ms).
[13:53:14.811] <TB2>     INFO: Test took 8378ms.
[13:53:14.836] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30
[13:53:15.150] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 30
[13:53:15.154] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 29
[13:53:15.157] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:53:15.161] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 167 +/- 33.5
[13:53:15.164] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 29.5
[13:53:15.167] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:53:15.171] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 113 +/- 28.5
[13:53:15.174] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 29.5
[13:53:15.178] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[13:53:15.181] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[13:53:15.184] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[13:53:15.188] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 32
[13:53:15.191] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 30.5
[13:53:15.195] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 154 +/- 31.5
[13:53:15.198] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 142 +/- 30.5
[13:53:15.234] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:53:15.234] <TB2>     INFO: CalDel:      133   151   124   143   167   129   137   113   112   140   138   133   132   130   154   142
[13:53:15.234] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:53:15.239] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C0.dat
[13:53:15.240] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C1.dat
[13:53:15.240] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C2.dat
[13:53:15.240] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C3.dat
[13:53:15.240] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C4.dat
[13:53:15.240] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C5.dat
[13:53:15.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C6.dat
[13:53:15.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C7.dat
[13:53:15.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C8.dat
[13:53:15.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C9.dat
[13:53:15.241] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C10.dat
[13:53:15.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C11.dat
[13:53:15.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C12.dat
[13:53:15.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C13.dat
[13:53:15.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C14.dat
[13:53:15.242] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters_C15.dat
[13:53:15.242] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:53:15.243] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:53:15.243] <TB2>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:53:15.243] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:53:15.331] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:53:15.331] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:53:15.331] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:53:15.331] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:53:15.334] <TB2>     INFO: ######################################################################
[13:53:15.334] <TB2>     INFO: PixTestTiming::doTest()
[13:53:15.334] <TB2>     INFO: ######################################################################
[13:53:15.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:15.334] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:53:15.334] <TB2>     INFO:    ----------------------------------------------------------------------
[13:53:15.334] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:53:21.740] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:53:24.013] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:53:26.286] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:53:28.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:53:30.832] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:53:33.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:53:35.379] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:53:37.652] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:53:41.429] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:53:43.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:53:45.975] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:53:48.248] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:53:50.522] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:53:52.795] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:53:55.068] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:53:57.341] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:53:59.989] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:54:01.508] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:54:03.028] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:54:04.547] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:54:06.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:54:07.586] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:54:09.106] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:54:10.626] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:54:15.253] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:54:16.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:54:18.295] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:54:19.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:54:21.336] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:54:22.857] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:54:24.378] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:54:25.899] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:54:31.183] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:54:32.703] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:54:34.224] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:54:35.745] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:54:37.267] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:54:38.787] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:54:40.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:54:41.830] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:54:48.247] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:54:50.520] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:54:52.793] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:54:55.066] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:54:57.339] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:54:59.614] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:55:01.886] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:55:04.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:55:06.436] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:55:08.709] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:55:10.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:55:12.502] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:55:14.775] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:55:17.048] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:55:19.321] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:55:21.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:55:26.213] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:55:28.486] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:55:30.759] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:55:33.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:55:35.306] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:55:37.579] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:55:39.853] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:55:42.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:55:46.653] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:55:48.926] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:55:51.199] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:55:53.472] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:55:55.745] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:55:58.018] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:56:00.291] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:56:02.564] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:56:05.211] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:56:07.484] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:56:09.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:56:12.032] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:56:14.305] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:56:16.578] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:56:18.851] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:56:21.125] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:56:23.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:56:25.480] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:56:26.000] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:56:28.520] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:56:30.040] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:56:31.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:56:33.079] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:56:34.599] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:56:36.119] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:56:39.896] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:56:43.671] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:56:47.447] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:56:51.223] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:56:54.998] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:56:58.774] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:57:02.550] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:57:06.140] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:57:07.660] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:57:09.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:57:10.701] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:57:12.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:57:13.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:57:15.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:57:16.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:57:19.994] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:57:22.269] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:57:24.542] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:57:26.816] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:57:29.089] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:57:31.363] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:57:33.636] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:57:35.909] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:57:48.212] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:57:50.485] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:57:52.758] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:57:55.031] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:57:57.303] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:57:59.577] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:58:01.850] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:58:04.123] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:58:07.898] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:58:10.171] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:58:12.445] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:58:14.718] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:58:16.991] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:58:19.264] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:58:21.538] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:58:24.196] <TB2>     INFO: TBM Phase Settings: 244
[13:58:24.196] <TB2>     INFO: 400MHz Phase: 5
[13:58:24.196] <TB2>     INFO: 160MHz Phase: 7
[13:58:24.196] <TB2>     INFO: Functional Phase Area: 4
[13:58:24.199] <TB2>     INFO: Test took 308865 ms.
[13:58:24.199] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:58:24.199] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:24.199] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:58:24.199] <TB2>     INFO:    ----------------------------------------------------------------------
[13:58:24.199] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:58:26.468] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:58:28.740] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:58:30.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:58:32.531] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:58:34.427] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:58:36.322] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:58:38.218] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:58:41.618] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:58:43.137] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:58:44.658] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:58:46.178] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:58:47.697] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:58:49.217] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:58:50.737] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:58:52.257] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:58:53.777] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:58:55.297] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:58:56.817] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:58:59.090] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:59:01.363] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:59:03.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:59:05.910] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:59:08.183] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:59:09.702] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:59:11.222] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:59:12.742] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:59:15.015] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:59:17.288] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:59:19.561] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:59:21.836] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:59:24.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:59:25.629] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:59:27.149] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:59:28.668] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:59:30.942] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:59:33.215] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:59:35.488] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:59:37.761] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:59:40.035] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:59:41.555] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:59:43.074] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:59:44.594] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:59:46.868] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:59:49.141] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:59:51.414] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:59:53.687] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:59:55.960] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:59:57.480] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:59:58.000] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[14:00:00.520] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[14:00:02.793] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[14:00:05.066] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[14:00:07.340] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[14:00:09.613] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[14:00:11.886] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[14:00:13.406] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[14:00:14.925] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[14:00:16.445] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[14:00:17.965] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[14:00:19.485] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[14:00:21.004] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[14:00:22.524] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[14:00:24.044] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[14:00:25.946] <TB2>     INFO: ROC Delay Settings: 228
[14:00:25.947] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[14:00:25.947] <TB2>     INFO: ROC Port 0 Delay: 4
[14:00:25.947] <TB2>     INFO: ROC Port 1 Delay: 4
[14:00:25.947] <TB2>     INFO: Functional ROC Area: 5
[14:00:25.950] <TB2>     INFO: Test took 121751 ms.
[14:00:25.950] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[14:00:25.950] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:25.950] <TB2>     INFO:    PixTestTiming::TimingTest()
[14:00:25.950] <TB2>     INFO:    ----------------------------------------------------------------------
[14:00:27.089] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80b1 4608 4608 4608 4608 4608 4608 4608 4608 e062 c000 a101 80c0 4608 4609 4608 4608 4608 4609 4608 4608 e062 c000 
[14:00:27.089] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 80c0 4608 4608 4608 4608 4608 4609 4609 4609 e022 c000 a102 8000 4609 460b 4609 4609 4609 460b 4609 4609 e022 c000 
[14:00:27.089] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8000 4608 4608 4608 4609 4608 4608 4609 4609 e022 c000 a103 8040 460b 4609 460b 460b 460b 4609 460b 460b e022 c000 
[14:00:27.089] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[14:00:41.203] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:41.203] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[14:00:55.347] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:00:55.347] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[14:01:09.437] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:09.437] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[14:01:23.551] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:23.551] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[14:01:37.656] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:37.657] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[14:01:51.870] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:51.870] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[14:02:06.125] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:06.125] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[14:02:20.145] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:20.145] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[14:02:34.115] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:34.115] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[14:02:48.339] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:48.720] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:48.732] <TB2>     INFO: Decoding statistics:
[14:02:48.732] <TB2>     INFO:   General information:
[14:02:48.732] <TB2>     INFO: 	 16bit words read:         240000000
[14:02:48.732] <TB2>     INFO: 	 valid events total:       20000000
[14:02:48.732] <TB2>     INFO: 	 empty events:             20000000
[14:02:48.732] <TB2>     INFO: 	 valid events with pixels: 0
[14:02:48.732] <TB2>     INFO: 	 valid pixel hits:         0
[14:02:48.732] <TB2>     INFO:   Event errors: 	           0
[14:02:48.732] <TB2>     INFO: 	 start marker:             0
[14:02:48.732] <TB2>     INFO: 	 stop marker:              0
[14:02:48.732] <TB2>     INFO: 	 overflow:                 0
[14:02:48.732] <TB2>     INFO: 	 invalid 5bit words:       0
[14:02:48.732] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[14:02:48.732] <TB2>     INFO:   TBM errors: 		           0
[14:02:48.732] <TB2>     INFO: 	 flawed TBM headers:       0
[14:02:48.732] <TB2>     INFO: 	 flawed TBM trailers:      0
[14:02:48.732] <TB2>     INFO: 	 event ID mismatches:      0
[14:02:48.732] <TB2>     INFO:   ROC errors: 		           0
[14:02:48.733] <TB2>     INFO: 	 missing ROC header(s):    0
[14:02:48.733] <TB2>     INFO: 	 misplaced readback start: 0
[14:02:48.733] <TB2>     INFO:   Pixel decoding errors:	   0
[14:02:48.733] <TB2>     INFO: 	 pixel data incomplete:    0
[14:02:48.733] <TB2>     INFO: 	 pixel address:            0
[14:02:48.733] <TB2>     INFO: 	 pulse height fill bit:    0
[14:02:48.733] <TB2>     INFO: 	 buffer corruption:        0
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO:    Read back bit status: 1
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO:    Timings are good!
[14:02:48.733] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:48.733] <TB2>     INFO: Test took 142783 ms.
[14:02:48.733] <TB2>     INFO: PixTestTiming::TimingTest() done.
[14:02:48.733] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:02:48.733] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:02:48.733] <TB2>     INFO: PixTestTiming::doTest took 573402 ms.
[14:02:48.733] <TB2>     INFO: PixTestTiming::doTest() done
[14:02:48.733] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[14:02:48.733] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[14:02:48.733] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[14:02:48.733] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[14:02:48.734] <TB2>     INFO: Write out ROCDelayScan3_V0
[14:02:48.734] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[14:02:48.734] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:02:49.086] <TB2>     INFO: ######################################################################
[14:02:49.086] <TB2>     INFO: PixTestAlive::doTest()
[14:02:49.086] <TB2>     INFO: ######################################################################
[14:02:49.090] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:49.090] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:49.090] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:49.091] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:49.434] <TB2>     INFO: Expecting 41600 events.
[14:02:53.521] <TB2>     INFO: 41600 events read in total (3372ms).
[14:02:53.522] <TB2>     INFO: Test took 4431ms.
[14:02:53.530] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:53.530] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:02:53.530] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:02:53.906] <TB2>     INFO: PixTestAlive::aliveTest() done
[14:02:53.906] <TB2>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:53.906] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:53.910] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:53.910] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:53.910] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:53.912] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:54.256] <TB2>     INFO: Expecting 41600 events.
[14:02:57.234] <TB2>     INFO: 41600 events read in total (2263ms).
[14:02:57.234] <TB2>     INFO: Test took 3322ms.
[14:02:57.235] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:57.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:02:57.235] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:02:57.236] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:02:57.640] <TB2>     INFO: PixTestAlive::maskTest() done
[14:02:57.640] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:02:57.643] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:57.644] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:02:57.644] <TB2>     INFO:    ----------------------------------------------------------------------
[14:02:57.645] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:02:57.987] <TB2>     INFO: Expecting 41600 events.
[14:03:02.066] <TB2>     INFO: 41600 events read in total (3364ms).
[14:03:02.067] <TB2>     INFO: Test took 4422ms.
[14:03:02.075] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:02.075] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:03:02.075] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:03:02.449] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[14:03:02.449] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:02.449] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:03:02.449] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[14:03:02.457] <TB2>     INFO: ######################################################################
[14:03:02.457] <TB2>     INFO: PixTestTrim::doTest()
[14:03:02.457] <TB2>     INFO: ######################################################################
[14:03:02.460] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:02.460] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:03:02.460] <TB2>     INFO:    ----------------------------------------------------------------------
[14:03:02.537] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:03:02.537] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:03:02.550] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:02.550] <TB2>     INFO:     run 1 of 1
[14:03:02.550] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:02.894] <TB2>     INFO: Expecting 5025280 events.
[14:03:47.662] <TB2>     INFO: 1382984 events read in total (44053ms).
[14:04:31.275] <TB2>     INFO: 2750840 events read in total (87667ms).
[14:05:15.058] <TB2>     INFO: 4124904 events read in total (131449ms).
[14:05:44.143] <TB2>     INFO: 5025280 events read in total (160534ms).
[14:05:44.189] <TB2>     INFO: Test took 161639ms.
[14:05:44.250] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:44.369] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:45.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:47.142] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:48.563] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:49.973] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:51.440] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:52.886] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:54.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:55.707] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:57.168] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:58.594] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:06:00.017] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:06:01.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:06:02.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:06:04.261] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:06:05.625] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:06:07.025] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 210952192
[14:06:07.028] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8004 minThrLimit = 91.8003 minThrNLimit = 119.168 -> result = 91.8004 -> 91
[14:06:07.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.108 minThrLimit = 88.0773 minThrNLimit = 115.071 -> result = 88.108 -> 88
[14:06:07.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1572 minThrLimit = 98.1237 minThrNLimit = 123.473 -> result = 98.1572 -> 98
[14:06:07.029] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.3278 minThrLimit = 89.3011 minThrNLimit = 113.949 -> result = 89.3278 -> 89
[14:06:07.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.587 minThrLimit = 103.567 minThrNLimit = 128.853 -> result = 103.587 -> 103
[14:06:07.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.4594 minThrLimit = 97.4548 minThrNLimit = 124.435 -> result = 97.4594 -> 97
[14:06:07.030] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5328 minThrLimit = 95.5316 minThrNLimit = 119.155 -> result = 95.5328 -> 95
[14:06:07.031] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4017 minThrLimit = 92.3937 minThrNLimit = 116.928 -> result = 92.4017 -> 92
[14:06:07.031] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.3842 minThrLimit = 98.3602 minThrNLimit = 125.919 -> result = 98.3842 -> 98
[14:06:07.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1246 minThrLimit = 96.1081 minThrNLimit = 119.019 -> result = 96.1246 -> 96
[14:06:07.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.425 minThrLimit = 85.3982 minThrNLimit = 114.366 -> result = 85.425 -> 85
[14:06:07.032] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.7096 minThrLimit = 90.5759 minThrNLimit = 114.954 -> result = 90.7096 -> 90
[14:06:07.033] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.946 minThrLimit = 102.936 minThrNLimit = 131.638 -> result = 102.946 -> 102
[14:06:07.033] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.2539 minThrLimit = 84.2289 minThrNLimit = 109.763 -> result = 84.2539 -> 84
[14:06:07.033] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5646 minThrLimit = 87.5484 minThrNLimit = 112.594 -> result = 87.5646 -> 87
[14:06:07.034] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.37 minThrLimit = 97.3623 minThrNLimit = 118.97 -> result = 97.37 -> 97
[14:06:07.034] <TB2>     INFO: ROC 0 VthrComp = 91
[14:06:07.034] <TB2>     INFO: ROC 1 VthrComp = 88
[14:06:07.034] <TB2>     INFO: ROC 2 VthrComp = 98
[14:06:07.034] <TB2>     INFO: ROC 3 VthrComp = 89
[14:06:07.035] <TB2>     INFO: ROC 4 VthrComp = 103
[14:06:07.035] <TB2>     INFO: ROC 5 VthrComp = 97
[14:06:07.035] <TB2>     INFO: ROC 6 VthrComp = 95
[14:06:07.035] <TB2>     INFO: ROC 7 VthrComp = 92
[14:06:07.035] <TB2>     INFO: ROC 8 VthrComp = 98
[14:06:07.035] <TB2>     INFO: ROC 9 VthrComp = 96
[14:06:07.035] <TB2>     INFO: ROC 10 VthrComp = 85
[14:06:07.036] <TB2>     INFO: ROC 11 VthrComp = 90
[14:06:07.036] <TB2>     INFO: ROC 12 VthrComp = 102
[14:06:07.036] <TB2>     INFO: ROC 13 VthrComp = 84
[14:06:07.036] <TB2>     INFO: ROC 14 VthrComp = 87
[14:06:07.036] <TB2>     INFO: ROC 15 VthrComp = 97
[14:06:07.036] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:06:07.036] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:06:07.048] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:06:07.048] <TB2>     INFO:     run 1 of 1
[14:06:07.049] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:06:07.391] <TB2>     INFO: Expecting 5025280 events.
[14:06:42.972] <TB2>     INFO: 884280 events read in total (34866ms).
[14:07:17.515] <TB2>     INFO: 1766808 events read in total (69409ms).
[14:07:52.317] <TB2>     INFO: 2647808 events read in total (104211ms).
[14:08:25.759] <TB2>     INFO: 3520744 events read in total (137653ms).
[14:09:01.018] <TB2>     INFO: 4389656 events read in total (172912ms).
[14:09:26.701] <TB2>     INFO: 5025280 events read in total (198595ms).
[14:09:26.773] <TB2>     INFO: Test took 199724ms.
[14:09:26.949] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:09:27.298] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:09:28.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:09:30.438] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:09:32.006] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:09:33.587] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:09:35.182] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:09:36.752] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:09:38.402] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:40.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:41.581] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:43.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:44.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:46.301] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:47.878] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:49.443] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:51.020] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:52.617] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 309690368
[14:09:52.620] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.6868 for pixel 51/79 mean/min/max = 45.1439/34.4491/55.8386
[14:09:52.620] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.8382 for pixel 12/6 mean/min/max = 45.0176/34.1518/55.8834
[14:09:52.620] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 54.1533 for pixel 14/55 mean/min/max = 43.4963/31.5616/55.431
[14:09:52.621] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 58.7939 for pixel 17/1 mean/min/max = 46.2065/33.113/59.3
[14:09:52.621] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.6715 for pixel 0/7 mean/min/max = 44.2615/32.7686/55.7544
[14:09:52.621] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6653 for pixel 4/72 mean/min/max = 44.0496/32.3346/55.7645
[14:09:52.622] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.1241 for pixel 11/22 mean/min/max = 44.4734/32.6696/56.2771
[14:09:52.622] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 58.5467 for pixel 0/15 mean/min/max = 45.7029/32.7635/58.6422
[14:09:52.622] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.4237 for pixel 22/3 mean/min/max = 43.2869/32.011/54.5627
[14:09:52.623] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.5705 for pixel 5/8 mean/min/max = 45.174/31.7438/58.6043
[14:09:52.623] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 54.2993 for pixel 7/3 mean/min/max = 43.3805/32.3478/54.4133
[14:09:52.623] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9022 for pixel 25/71 mean/min/max = 45.564/34.1809/56.947
[14:09:52.624] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.4689 for pixel 20/4 mean/min/max = 45.2647/32.9411/57.5884
[14:09:52.624] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.576 for pixel 4/6 mean/min/max = 43.4567/32.3358/54.5776
[14:09:52.624] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.695 for pixel 25/79 mean/min/max = 43.1979/32.4858/53.9099
[14:09:52.625] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.6039 for pixel 2/79 mean/min/max = 47.0873/31.5498/62.6247
[14:09:52.625] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:09:52.757] <TB2>     INFO: Expecting 411648 events.
[14:10:00.461] <TB2>     INFO: 411648 events read in total (6986ms).
[14:10:00.467] <TB2>     INFO: Expecting 411648 events.
[14:10:08.156] <TB2>     INFO: 411648 events read in total (7024ms).
[14:10:08.165] <TB2>     INFO: Expecting 411648 events.
[14:10:15.758] <TB2>     INFO: 411648 events read in total (6937ms).
[14:10:15.769] <TB2>     INFO: Expecting 411648 events.
[14:10:23.353] <TB2>     INFO: 411648 events read in total (6925ms).
[14:10:23.368] <TB2>     INFO: Expecting 411648 events.
[14:10:30.927] <TB2>     INFO: 411648 events read in total (6905ms).
[14:10:30.944] <TB2>     INFO: Expecting 411648 events.
[14:10:38.616] <TB2>     INFO: 411648 events read in total (7019ms).
[14:10:38.635] <TB2>     INFO: Expecting 411648 events.
[14:10:46.199] <TB2>     INFO: 411648 events read in total (6917ms).
[14:10:46.220] <TB2>     INFO: Expecting 411648 events.
[14:10:53.773] <TB2>     INFO: 411648 events read in total (6904ms).
[14:10:53.796] <TB2>     INFO: Expecting 411648 events.
[14:11:01.230] <TB2>     INFO: 411648 events read in total (6780ms).
[14:11:01.257] <TB2>     INFO: Expecting 411648 events.
[14:11:08.616] <TB2>     INFO: 411648 events read in total (6717ms).
[14:11:08.645] <TB2>     INFO: Expecting 411648 events.
[14:11:16.076] <TB2>     INFO: 411648 events read in total (6784ms).
[14:11:16.107] <TB2>     INFO: Expecting 411648 events.
[14:11:23.838] <TB2>     INFO: 411648 events read in total (7094ms).
[14:11:23.872] <TB2>     INFO: Expecting 411648 events.
[14:11:31.575] <TB2>     INFO: 411648 events read in total (7070ms).
[14:11:31.611] <TB2>     INFO: Expecting 411648 events.
[14:11:39.239] <TB2>     INFO: 411648 events read in total (7001ms).
[14:11:39.278] <TB2>     INFO: Expecting 411648 events.
[14:11:46.847] <TB2>     INFO: 411648 events read in total (6941ms).
[14:11:46.891] <TB2>     INFO: Expecting 411648 events.
[14:11:54.574] <TB2>     INFO: 411648 events read in total (7056ms).
[14:11:54.617] <TB2>     INFO: Test took 121992ms.
[14:11:55.138] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0835 < 35 for itrim+1 = 99; old thr = 34.9753 ... break
[14:11:55.185] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4822 < 35 for itrim = 101; old thr = 34.427 ... break
[14:11:55.224] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.445 < 35 for itrim = 103; old thr = 33.4996 ... break
[14:11:55.267] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2189 < 35 for itrim = 105; old thr = 34.6512 ... break
[14:11:55.299] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.539 < 35 for itrim = 96; old thr = 34.1975 ... break
[14:11:55.339] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0386 < 35 for itrim = 111; old thr = 34.7531 ... break
[14:11:55.373] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4309 < 35 for itrim = 97; old thr = 34.1228 ... break
[14:11:55.403] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.9395 < 35 for itrim = 92; old thr = 33.1975 ... break
[14:11:55.451] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1172 < 35 for itrim = 105; old thr = 34.8822 ... break
[14:11:55.481] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2303 < 35 for itrim = 97; old thr = 33.8002 ... break
[14:11:55.530] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4797 < 35 for itrim+1 = 106; old thr = 34.6114 ... break
[14:11:55.569] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4336 < 35 for itrim+1 = 109; old thr = 34.6203 ... break
[14:11:55.615] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2327 < 35 for itrim = 119; old thr = 34.1163 ... break
[14:11:55.660] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5624 < 35 for itrim = 105; old thr = 33.895 ... break
[14:11:55.702] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0384 < 35 for itrim = 97; old thr = 34.1377 ... break
[14:11:55.732] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1747 < 35 for itrim+1 = 113; old thr = 33.9028 ... break
[14:11:55.807] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:11:55.818] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:11:55.818] <TB2>     INFO:     run 1 of 1
[14:11:55.818] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:11:56.164] <TB2>     INFO: Expecting 5025280 events.
[14:12:31.627] <TB2>     INFO: 868696 events read in total (34748ms).
[14:13:06.489] <TB2>     INFO: 1736456 events read in total (69611ms).
[14:13:41.389] <TB2>     INFO: 2603584 events read in total (104511ms).
[14:14:14.781] <TB2>     INFO: 3461808 events read in total (137902ms).
[14:14:49.926] <TB2>     INFO: 4316496 events read in total (173047ms).
[14:15:19.050] <TB2>     INFO: 5025280 events read in total (202171ms).
[14:15:19.126] <TB2>     INFO: Test took 203308ms.
[14:15:19.314] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:15:19.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:15:21.181] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:15:22.670] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:15:24.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:15:25.705] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:15:27.251] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:15:28.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:15:30.291] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:15:31.805] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:15:33.306] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:15:34.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:15:36.295] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:15:37.794] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:15:39.318] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:15:40.810] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:15:42.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:15:43.878] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328884224
[14:15:43.880] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 10.807420 .. 59.335537
[14:15:43.954] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 0 .. 69 (-1/-1) hits flags = 528 (plus default)
[14:15:43.964] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:15:43.964] <TB2>     INFO:     run 1 of 1
[14:15:43.964] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:15:44.306] <TB2>     INFO: Expecting 2329600 events.
[14:16:23.777] <TB2>     INFO: 1086792 events read in total (38753ms).
[14:17:00.577] <TB2>     INFO: 2159440 events read in total (75554ms).
[14:17:06.826] <TB2>     INFO: 2329600 events read in total (81802ms).
[14:17:06.845] <TB2>     INFO: Test took 82882ms.
[14:17:06.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:07.014] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:08.088] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:09.163] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:10.235] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:11.305] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:12.374] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:13.452] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:14.526] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:15.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:16.674] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:17.746] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:18.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:19.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:20.967] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:22.044] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:23.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:24.187] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 283439104
[14:17:24.270] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.397358 .. 52.347037
[14:17:24.346] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 62 (-1/-1) hits flags = 528 (plus default)
[14:17:24.355] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:17:24.355] <TB2>     INFO:     run 1 of 1
[14:17:24.355] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:24.699] <TB2>     INFO: Expecting 1896960 events.
[14:18:04.520] <TB2>     INFO: 1088448 events read in total (39106ms).
[14:18:33.511] <TB2>     INFO: 1896960 events read in total (68097ms).
[14:18:33.542] <TB2>     INFO: Test took 69187ms.
[14:18:33.617] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:33.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:34.981] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:36.242] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:37.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:38.491] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:39.675] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:40.732] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:41.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:42.983] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:44.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:45.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:46.085] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:47.104] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:48.121] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:49.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:50.156] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:51.176] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240488448
[14:18:51.256] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 22.204468 .. 48.458298
[14:18:51.331] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 12 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:18:51.340] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:51.340] <TB2>     INFO:     run 1 of 1
[14:18:51.340] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:51.683] <TB2>     INFO: Expecting 1564160 events.
[14:19:31.583] <TB2>     INFO: 1073168 events read in total (39185ms).
[14:19:49.089] <TB2>     INFO: 1564160 events read in total (56691ms).
[14:19:49.105] <TB2>     INFO: Test took 57765ms.
[14:19:49.148] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:49.229] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:50.219] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:51.210] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:52.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:53.183] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:54.173] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:55.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:56.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:57.136] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:58.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:59.115] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:00.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:01.093] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:02.080] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:03.071] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:04.060] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:05.049] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240488448
[14:20:05.133] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 24.357733 .. 48.458298
[14:20:05.209] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 14 .. 58 (-1/-1) hits flags = 528 (plus default)
[14:20:05.219] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:05.219] <TB2>     INFO:     run 1 of 1
[14:20:05.219] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:05.565] <TB2>     INFO: Expecting 1497600 events.
[14:20:44.853] <TB2>     INFO: 1056720 events read in total (38573ms).
[14:21:00.738] <TB2>     INFO: 1497600 events read in total (54458ms).
[14:21:00.753] <TB2>     INFO: Test took 55534ms.
[14:21:00.791] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:00.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:01.869] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:02.861] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:03.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:04.846] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:05.839] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:06.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:07.820] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:08.813] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:09.808] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:10.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:11.800] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:12.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:13.777] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:14.771] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:15.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:16.775] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276344832
[14:21:16.858] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:21:16.858] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:16.868] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:16.868] <TB2>     INFO:     run 1 of 1
[14:21:16.869] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:17.212] <TB2>     INFO: Expecting 1364480 events.
[14:21:56.928] <TB2>     INFO: 1075992 events read in total (39001ms).
[14:22:07.141] <TB2>     INFO: 1364480 events read in total (49214ms).
[14:22:07.154] <TB2>     INFO: Test took 50285ms.
[14:22:07.192] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:07.262] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:08.249] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:09.223] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:10.201] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:11.179] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:12.162] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:13.145] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:14.122] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:15.106] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:16.090] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:17.069] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:18.052] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:19.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:20.012] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:21.003] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:21.992] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:22.982] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 240492544
[14:22:23.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[14:22:23.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[14:22:23.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[14:22:23.015] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[14:22:23.016] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[14:22:23.017] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C0.dat
[14:22:23.024] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C1.dat
[14:22:23.031] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C2.dat
[14:22:23.038] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C3.dat
[14:22:23.045] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C4.dat
[14:22:23.051] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C5.dat
[14:22:23.058] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C6.dat
[14:22:23.065] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C7.dat
[14:22:23.072] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C8.dat
[14:22:23.079] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C9.dat
[14:22:23.086] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C10.dat
[14:22:23.092] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C11.dat
[14:22:23.099] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C12.dat
[14:22:23.106] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C13.dat
[14:22:23.113] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C14.dat
[14:22:23.119] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//trimParameters35_C15.dat
[14:22:23.126] <TB2>     INFO: PixTestTrim::trimTest() done
[14:22:23.126] <TB2>     INFO: vtrim:      99 101 103 105  96 111  97  92 105  97 106 109 119 105  97 113 
[14:22:23.126] <TB2>     INFO: vthrcomp:   91  88  98  89 103  97  95  92  98  96  85  90 102  84  87  97 
[14:22:23.126] <TB2>     INFO: vcal mean:  35.00  35.06  34.97  35.04  35.01  35.02  34.98  35.00  34.97  34.97  35.01  35.04  35.02  35.03  35.01  35.02 
[14:22:23.126] <TB2>     INFO: vcal RMS:    0.76   0.78   0.82   0.82   0.80   0.80   0.83   0.77   0.82   0.81   0.78   0.80   0.82   0.80   0.76   0.91 
[14:22:23.126] <TB2>     INFO: bits mean:   8.74   9.58  10.34   9.19   9.44  10.01   9.85   8.68  10.18   9.57  10.45   9.46   9.79  10.37  10.04   9.13 
[14:22:23.126] <TB2>     INFO: bits RMS:    2.75   2.49   2.53   2.67   2.74   2.57   2.56   2.92   2.54   2.71   2.37   2.46   2.50   2.44   2.53   2.82 
[14:22:23.136] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:23.136] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:22:23.136] <TB2>     INFO:    ----------------------------------------------------------------------
[14:22:23.138] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:22:23.139] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:22:23.149] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:23.149] <TB2>     INFO:     run 1 of 1
[14:22:23.149] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:23.493] <TB2>     INFO: Expecting 4160000 events.
[14:23:09.193] <TB2>     INFO: 1127870 events read in total (44985ms).
[14:23:54.364] <TB2>     INFO: 2243520 events read in total (90156ms).
[14:24:39.339] <TB2>     INFO: 3345720 events read in total (135131ms).
[14:25:12.776] <TB2>     INFO: 4160000 events read in total (168568ms).
[14:25:12.838] <TB2>     INFO: Test took 169689ms.
[14:25:12.973] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:13.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:15.059] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:16.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:18.727] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:20.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:25:22.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:25:24.334] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:25:26.205] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:25:28.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:25:29.908] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:25:31.812] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:25:33.690] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:25:35.561] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:25:37.471] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:25:39.339] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:25:41.218] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:25:43.070] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297148416
[14:25:43.071] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:25:43.144] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:25:43.144] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:25:43.155] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:25:43.155] <TB2>     INFO:     run 1 of 1
[14:25:43.155] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:25:43.497] <TB2>     INFO: Expecting 3452800 events.
[14:26:31.104] <TB2>     INFO: 1190945 events read in total (46892ms).
[14:27:17.649] <TB2>     INFO: 2360460 events read in total (93437ms).
[14:28:01.473] <TB2>     INFO: 3452800 events read in total (137261ms).
[14:28:01.521] <TB2>     INFO: Test took 138367ms.
[14:28:01.629] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:01.865] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:03.559] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:05.260] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:06.944] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:08.643] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:10.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:11.975] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:13.665] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:15.349] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:17.029] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:18.683] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:20.386] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:22.075] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:23.722] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:28:25.444] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:28:27.159] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:28:28.824] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 281288704
[14:28:28.825] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:28:28.899] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:28:28.899] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:28:28.909] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:28:28.909] <TB2>     INFO:     run 1 of 1
[14:28:28.909] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:28:29.257] <TB2>     INFO: Expecting 3244800 events.
[14:29:18.253] <TB2>     INFO: 1235420 events read in total (48281ms).
[14:30:05.952] <TB2>     INFO: 2443505 events read in total (95980ms).
[14:30:38.243] <TB2>     INFO: 3244800 events read in total (128272ms).
[14:30:38.283] <TB2>     INFO: Test took 129375ms.
[14:30:38.369] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:30:38.537] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:30:40.184] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:30:41.837] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:30:43.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:30:45.112] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:30:46.702] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:30:48.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:30:49.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:30:51.589] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:30:53.211] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:30:54.817] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:30:56.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:30:58.125] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:30:59.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:01.395] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:03.061] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:04.642] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310407168
[14:31:04.643] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:31:04.716] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:31:04.716] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 155 (-1/-1) hits flags = 528 (plus default)
[14:31:04.726] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:04.726] <TB2>     INFO:     run 1 of 1
[14:31:04.726] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:05.069] <TB2>     INFO: Expecting 3244800 events.
[14:31:53.462] <TB2>     INFO: 1234740 events read in total (47678ms).
[14:32:41.150] <TB2>     INFO: 2441955 events read in total (95366ms).
[14:33:13.446] <TB2>     INFO: 3244800 events read in total (127663ms).
[14:33:13.488] <TB2>     INFO: Test took 128762ms.
[14:33:13.571] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:13.731] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:15.413] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:17.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:18.760] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:20.447] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:22.082] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:23.747] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:25.373] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:27.005] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:28.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:30.241] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:31.915] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:33.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:33:35.148] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:33:36.807] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:33:38.468] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:33:40.036] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 311726080
[14:33:40.037] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:33:40.111] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:33:40.111] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 154 (-1/-1) hits flags = 528 (plus default)
[14:33:40.120] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:33:40.120] <TB2>     INFO:     run 1 of 1
[14:33:40.120] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:33:40.465] <TB2>     INFO: Expecting 3224000 events.
[14:34:28.830] <TB2>     INFO: 1239210 events read in total (47650ms).
[14:35:16.774] <TB2>     INFO: 2450405 events read in total (95594ms).
[14:35:47.782] <TB2>     INFO: 3224000 events read in total (126603ms).
[14:35:47.823] <TB2>     INFO: Test took 127704ms.
[14:35:47.905] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:35:48.058] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:35:49.686] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:35:51.328] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:35:52.949] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:35:54.584] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:35:56.155] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:35:57.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:35:59.397] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:00.001] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:02.609] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:04.191] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:05.850] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:07.470] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:09.039] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:10.692] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:12.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:13.963] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 318726144
[14:36:13.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.43778, thr difference RMS: 1.4916
[14:36:13.964] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.57794, thr difference RMS: 1.38694
[14:36:13.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.41104, thr difference RMS: 1.62568
[14:36:13.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.1245, thr difference RMS: 1.38212
[14:36:13.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.26132, thr difference RMS: 1.71017
[14:36:13.965] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 7.93556, thr difference RMS: 1.59282
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.67225, thr difference RMS: 1.57765
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.90199, thr difference RMS: 1.57127
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.71408, thr difference RMS: 1.59722
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.53557, thr difference RMS: 1.47791
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.55264, thr difference RMS: 1.28738
[14:36:13.966] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.06225, thr difference RMS: 1.4758
[14:36:13.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.65434, thr difference RMS: 1.65591
[14:36:13.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 7.7939, thr difference RMS: 1.10757
[14:36:13.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.38573, thr difference RMS: 1.14257
[14:36:13.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 10.3479, thr difference RMS: 1.34127
[14:36:13.967] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.40181, thr difference RMS: 1.47656
[14:36:13.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.46937, thr difference RMS: 1.42054
[14:36:13.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.46431, thr difference RMS: 1.64085
[14:36:13.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.10321, thr difference RMS: 1.38654
[14:36:13.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.24069, thr difference RMS: 1.72343
[14:36:13.968] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.87528, thr difference RMS: 1.60446
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.71391, thr difference RMS: 1.56322
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.04681, thr difference RMS: 1.56321
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.56492, thr difference RMS: 1.60182
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.50732, thr difference RMS: 1.46361
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.56373, thr difference RMS: 1.29254
[14:36:13.969] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.00604, thr difference RMS: 1.48474
[14:36:13.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.6171, thr difference RMS: 1.63958
[14:36:13.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 7.8105, thr difference RMS: 1.10577
[14:36:13.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.35105, thr difference RMS: 1.13792
[14:36:13.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 10.289, thr difference RMS: 1.35841
[14:36:13.970] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.41118, thr difference RMS: 1.47541
[14:36:13.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.57051, thr difference RMS: 1.41949
[14:36:13.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.58061, thr difference RMS: 1.61903
[14:36:13.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.31722, thr difference RMS: 1.36202
[14:36:13.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.38203, thr difference RMS: 1.73556
[14:36:13.971] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 7.96511, thr difference RMS: 1.60626
[14:36:13.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.78843, thr difference RMS: 1.58037
[14:36:13.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.19957, thr difference RMS: 1.53805
[14:36:13.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 7.63094, thr difference RMS: 1.57666
[14:36:13.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.65128, thr difference RMS: 1.45421
[14:36:13.972] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.63748, thr difference RMS: 1.28573
[14:36:13.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.14178, thr difference RMS: 1.46953
[14:36:13.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.55738, thr difference RMS: 1.64358
[14:36:13.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 7.85135, thr difference RMS: 1.09692
[14:36:13.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.51269, thr difference RMS: 1.14387
[14:36:13.973] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 10.3249, thr difference RMS: 1.36849
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.46997, thr difference RMS: 1.44392
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.62931, thr difference RMS: 1.3961
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.64707, thr difference RMS: 1.599
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.34941, thr difference RMS: 1.33908
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.35871, thr difference RMS: 1.69989
[14:36:13.974] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.04096, thr difference RMS: 1.54603
[14:36:13.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.88965, thr difference RMS: 1.55137
[14:36:13.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.36368, thr difference RMS: 1.54088
[14:36:13.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 7.66831, thr difference RMS: 1.58266
[14:36:13.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.5794, thr difference RMS: 1.47098
[14:36:13.975] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 7.73471, thr difference RMS: 1.26438
[14:36:13.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.09996, thr difference RMS: 1.45945
[14:36:13.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.67463, thr difference RMS: 1.63503
[14:36:13.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 7.72219, thr difference RMS: 1.0886
[14:36:13.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.61548, thr difference RMS: 1.14924
[14:36:13.976] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 10.3688, thr difference RMS: 1.39243
[14:36:14.080] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:36:14.082] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1991 seconds
[14:36:14.082] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:36:14.784] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:36:14.784] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:36:14.787] <TB2>     INFO: ######################################################################
[14:36:14.787] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:36:14.787] <TB2>     INFO: ######################################################################
[14:36:14.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:36:14.787] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:36:14.787] <TB2>     INFO:    ----------------------------------------------------------------------
[14:36:14.787] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:36:14.797] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:36:14.797] <TB2>     INFO:     run 1 of 1
[14:36:14.797] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:15.140] <TB2>     INFO: Expecting 59072000 events.
[14:36:43.448] <TB2>     INFO: 1072000 events read in total (27593ms).
[14:37:10.358] <TB2>     INFO: 2140600 events read in total (54503ms).
[14:37:37.860] <TB2>     INFO: 3208800 events read in total (82005ms).
[14:38:06.072] <TB2>     INFO: 4281200 events read in total (110217ms).
[14:38:34.237] <TB2>     INFO: 5349800 events read in total (138382ms).
[14:39:02.466] <TB2>     INFO: 6418000 events read in total (166611ms).
[14:39:30.683] <TB2>     INFO: 7489400 events read in total (194828ms).
[14:39:58.808] <TB2>     INFO: 8558400 events read in total (222953ms).
[14:40:27.090] <TB2>     INFO: 9627400 events read in total (251235ms).
[14:40:55.413] <TB2>     INFO: 10700400 events read in total (279558ms).
[14:41:23.571] <TB2>     INFO: 11768200 events read in total (307716ms).
[14:41:51.822] <TB2>     INFO: 12836400 events read in total (335967ms).
[14:42:20.123] <TB2>     INFO: 13908200 events read in total (364268ms).
[14:42:48.406] <TB2>     INFO: 14977400 events read in total (392551ms).
[14:43:16.679] <TB2>     INFO: 16046400 events read in total (420824ms).
[14:43:45.048] <TB2>     INFO: 17119000 events read in total (449193ms).
[14:44:13.305] <TB2>     INFO: 18187200 events read in total (477450ms).
[14:44:41.603] <TB2>     INFO: 19256200 events read in total (505748ms).
[14:45:09.944] <TB2>     INFO: 20328400 events read in total (534089ms).
[14:45:38.198] <TB2>     INFO: 21396600 events read in total (562343ms).
[14:46:06.501] <TB2>     INFO: 22464200 events read in total (590646ms).
[14:46:34.864] <TB2>     INFO: 23536400 events read in total (619009ms).
[14:47:03.204] <TB2>     INFO: 24605000 events read in total (647349ms).
[14:47:31.424] <TB2>     INFO: 25674600 events read in total (675569ms).
[14:47:59.756] <TB2>     INFO: 26746600 events read in total (703901ms).
[14:48:28.037] <TB2>     INFO: 27814600 events read in total (732182ms).
[14:48:56.354] <TB2>     INFO: 28882400 events read in total (760499ms).
[14:49:24.480] <TB2>     INFO: 29955200 events read in total (788625ms).
[14:49:52.851] <TB2>     INFO: 31024000 events read in total (816996ms).
[14:50:21.088] <TB2>     INFO: 32092800 events read in total (845233ms).
[14:50:49.458] <TB2>     INFO: 33164000 events read in total (873603ms).
[14:51:17.823] <TB2>     INFO: 34231800 events read in total (901968ms).
[14:51:46.250] <TB2>     INFO: 35300000 events read in total (930395ms).
[14:52:14.561] <TB2>     INFO: 36370800 events read in total (958706ms).
[14:52:42.949] <TB2>     INFO: 37440600 events read in total (987094ms).
[14:53:11.356] <TB2>     INFO: 38508600 events read in total (1015501ms).
[14:53:39.622] <TB2>     INFO: 39577800 events read in total (1043767ms).
[14:54:07.939] <TB2>     INFO: 40649400 events read in total (1072084ms).
[14:54:36.273] <TB2>     INFO: 41717800 events read in total (1100418ms).
[14:55:04.605] <TB2>     INFO: 42787000 events read in total (1128750ms).
[14:55:32.938] <TB2>     INFO: 43857200 events read in total (1157083ms).
[14:56:01.356] <TB2>     INFO: 44925800 events read in total (1185501ms).
[14:56:29.654] <TB2>     INFO: 45994200 events read in total (1213799ms).
[14:56:57.910] <TB2>     INFO: 47066000 events read in total (1242055ms).
[14:57:26.222] <TB2>     INFO: 48133800 events read in total (1270367ms).
[14:57:54.537] <TB2>     INFO: 49201400 events read in total (1298682ms).
[14:58:22.929] <TB2>     INFO: 50271000 events read in total (1327074ms).
[14:58:51.277] <TB2>     INFO: 51341400 events read in total (1355422ms).
[14:59:19.511] <TB2>     INFO: 52409800 events read in total (1383656ms).
[14:59:47.820] <TB2>     INFO: 53477200 events read in total (1411965ms).
[15:00:16.096] <TB2>     INFO: 54548200 events read in total (1440241ms).
[15:00:44.510] <TB2>     INFO: 55617200 events read in total (1468655ms).
[15:01:12.889] <TB2>     INFO: 56685400 events read in total (1497034ms).
[15:01:41.136] <TB2>     INFO: 57755800 events read in total (1525281ms).
[15:02:09.434] <TB2>     INFO: 58825200 events read in total (1553579ms).
[15:02:16.241] <TB2>     INFO: 59072000 events read in total (1560386ms).
[15:02:16.262] <TB2>     INFO: Test took 1561465ms.
[15:02:16.318] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:16.442] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:16.443] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:17.611] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:17.611] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:18.788] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:18.788] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:20.019] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:20.019] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:21.216] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:21.216] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:22.392] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:22.392] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:23.573] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:23.573] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:24.764] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:24.765] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:25.955] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:25.955] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:27.140] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:27.140] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:28.337] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:28.337] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:29.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:29.515] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:30.713] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:30.713] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:31.945] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:31.945] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:33.177] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:33.177] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:34.430] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:34.430] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:35.662] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 455790592
[15:02:35.694] <TB2>     INFO: PixTestScurves::scurves() done 
[15:02:35.694] <TB2>     INFO: Vcal mean:  35.03  35.09  35.02  35.08  35.15  35.08  35.10  35.04  35.04  35.09  35.07  35.06  35.06  35.13  35.08  35.08 
[15:02:35.694] <TB2>     INFO: Vcal RMS:    0.61   0.64   0.70   0.69   0.67   0.68   0.68   0.66   0.68   0.69   0.65   0.66   0.70   0.68   0.64   0.79 
[15:02:35.694] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:02:35.767] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:02:35.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:02:35.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:02:35.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:02:35.767] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:02:35.767] <TB2>     INFO: ######################################################################
[15:02:35.767] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:02:35.767] <TB2>     INFO: ######################################################################
[15:02:35.771] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:36.113] <TB2>     INFO: Expecting 41600 events.
[15:02:40.185] <TB2>     INFO: 41600 events read in total (3357ms).
[15:02:40.186] <TB2>     INFO: Test took 4415ms.
[15:02:40.194] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:40.194] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:02:40.194] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:02:40.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:02:40.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:02:40.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:02:40.202] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:02:40.540] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:40.884] <TB2>     INFO: Expecting 41600 events.
[15:02:45.013] <TB2>     INFO: 41600 events read in total (3414ms).
[15:02:45.014] <TB2>     INFO: Test took 4474ms.
[15:02:45.022] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:45.022] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:02:45.022] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:02:45.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.079
[15:02:45.026] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.548
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.079
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 182
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.616
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 174
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.85
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.084
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.721
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 179
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.955
[15:02:45.027] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 185
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.628
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 185
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.951
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 169
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.327
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 191
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.667
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 182
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.694
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 174
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.784
[15:02:45.028] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 192
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.897
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 188
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.91
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 170
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:02:45.029] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:02:45.115] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:02:45.463] <TB2>     INFO: Expecting 41600 events.
[15:02:49.591] <TB2>     INFO: 41600 events read in total (3413ms).
[15:02:49.591] <TB2>     INFO: Test took 4476ms.
[15:02:49.599] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:49.599] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:02:49.599] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:02:49.603] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:02:49.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 57minph_roc = 9
[15:02:49.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 82.4097
[15:02:49.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,62] phvalue 83
[15:02:49.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.8067
[15:02:49.604] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 67
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.3399
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 72
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4115
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 73
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.4881
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,26] phvalue 77
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.4346
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 86
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.8414
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 78
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.821
[15:02:49.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,49] phvalue 92
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.6781
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 80
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.8262
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 61
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.6394
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 87
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.9187
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,60] phvalue 79
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9811
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,42] phvalue 73
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 90.3238
[15:02:49.606] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 90
[15:02:49.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9525
[15:02:49.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,31] phvalue 82
[15:02:49.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.973
[15:02:49.607] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 71
[15:02:49.609] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 62, 0 0
[15:02:50.010] <TB2>     INFO: Expecting 2560 events.
[15:02:50.969] <TB2>     INFO: 2560 events read in total (244ms).
[15:02:50.970] <TB2>     INFO: Test took 1361ms.
[15:02:50.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:50.970] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 1 1
[15:02:51.477] <TB2>     INFO: Expecting 2560 events.
[15:02:52.435] <TB2>     INFO: 2560 events read in total (243ms).
[15:02:52.436] <TB2>     INFO: Test took 1466ms.
[15:02:52.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:52.436] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 2 2
[15:02:52.943] <TB2>     INFO: Expecting 2560 events.
[15:02:53.900] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:53.900] <TB2>     INFO: Test took 1464ms.
[15:02:53.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:53.901] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 3 3
[15:02:54.408] <TB2>     INFO: Expecting 2560 events.
[15:02:55.365] <TB2>     INFO: 2560 events read in total (242ms).
[15:02:55.365] <TB2>     INFO: Test took 1464ms.
[15:02:55.365] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:55.366] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 26, 4 4
[15:02:55.872] <TB2>     INFO: Expecting 2560 events.
[15:02:56.828] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:56.828] <TB2>     INFO: Test took 1462ms.
[15:02:56.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:56.828] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 5 5
[15:02:57.336] <TB2>     INFO: Expecting 2560 events.
[15:02:58.292] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:58.292] <TB2>     INFO: Test took 1464ms.
[15:02:58.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:58.292] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[15:02:58.800] <TB2>     INFO: Expecting 2560 events.
[15:02:59.755] <TB2>     INFO: 2560 events read in total (241ms).
[15:02:59.755] <TB2>     INFO: Test took 1463ms.
[15:02:59.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:02:59.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 49, 7 7
[15:03:00.263] <TB2>     INFO: Expecting 2560 events.
[15:03:01.219] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:01.220] <TB2>     INFO: Test took 1464ms.
[15:03:01.220] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:01.220] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 8 8
[15:03:01.727] <TB2>     INFO: Expecting 2560 events.
[15:03:02.683] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:02.683] <TB2>     INFO: Test took 1463ms.
[15:03:02.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:02.684] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 9 9
[15:03:03.191] <TB2>     INFO: Expecting 2560 events.
[15:03:04.147] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:04.148] <TB2>     INFO: Test took 1464ms.
[15:03:04.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:04.148] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 10 10
[15:03:04.655] <TB2>     INFO: Expecting 2560 events.
[15:03:05.611] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:05.611] <TB2>     INFO: Test took 1463ms.
[15:03:05.611] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:05.611] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 60, 11 11
[15:03:06.119] <TB2>     INFO: Expecting 2560 events.
[15:03:07.074] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:07.075] <TB2>     INFO: Test took 1464ms.
[15:03:07.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:07.075] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 42, 12 12
[15:03:07.582] <TB2>     INFO: Expecting 2560 events.
[15:03:08.538] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:08.538] <TB2>     INFO: Test took 1463ms.
[15:03:08.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:08.539] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 13 13
[15:03:09.046] <TB2>     INFO: Expecting 2560 events.
[15:03:10.002] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:10.002] <TB2>     INFO: Test took 1463ms.
[15:03:10.003] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:10.003] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 31, 14 14
[15:03:10.511] <TB2>     INFO: Expecting 2560 events.
[15:03:11.469] <TB2>     INFO: 2560 events read in total (243ms).
[15:03:11.469] <TB2>     INFO: Test took 1466ms.
[15:03:11.469] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:11.470] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 15 15
[15:03:11.977] <TB2>     INFO: Expecting 2560 events.
[15:03:12.933] <TB2>     INFO: 2560 events read in total (241ms).
[15:03:12.933] <TB2>     INFO: Test took 1463ms.
[15:03:12.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC3
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC4
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC14
[15:03:12.934] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC15
[15:03:12.936] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:13.443] <TB2>     INFO: Expecting 655360 events.
[15:03:25.123] <TB2>     INFO: 655360 events read in total (10966ms).
[15:03:25.134] <TB2>     INFO: Expecting 655360 events.
[15:03:36.403] <TB2>     INFO: 655360 events read in total (10706ms).
[15:03:36.418] <TB2>     INFO: Expecting 655360 events.
[15:03:47.992] <TB2>     INFO: 655360 events read in total (11016ms).
[15:03:48.012] <TB2>     INFO: Expecting 655360 events.
[15:03:59.659] <TB2>     INFO: 655360 events read in total (11094ms).
[15:03:59.682] <TB2>     INFO: Expecting 655360 events.
[15:04:11.331] <TB2>     INFO: 655360 events read in total (11105ms).
[15:04:11.360] <TB2>     INFO: Expecting 655360 events.
[15:04:23.074] <TB2>     INFO: 655360 events read in total (11176ms).
[15:04:23.107] <TB2>     INFO: Expecting 655360 events.
[15:04:34.680] <TB2>     INFO: 655360 events read in total (11039ms).
[15:04:34.717] <TB2>     INFO: Expecting 655360 events.
[15:04:46.314] <TB2>     INFO: 655360 events read in total (11067ms).
[15:04:46.355] <TB2>     INFO: Expecting 655360 events.
[15:04:57.961] <TB2>     INFO: 655360 events read in total (11079ms).
[15:04:58.007] <TB2>     INFO: Expecting 655360 events.
[15:05:09.616] <TB2>     INFO: 655360 events read in total (11083ms).
[15:05:09.665] <TB2>     INFO: Expecting 655360 events.
[15:05:21.332] <TB2>     INFO: 655360 events read in total (11141ms).
[15:05:21.384] <TB2>     INFO: Expecting 655360 events.
[15:05:33.024] <TB2>     INFO: 655360 events read in total (11113ms).
[15:05:33.087] <TB2>     INFO: Expecting 655360 events.
[15:05:44.691] <TB2>     INFO: 655360 events read in total (11077ms).
[15:05:44.760] <TB2>     INFO: Expecting 655360 events.
[15:05:56.398] <TB2>     INFO: 655360 events read in total (11112ms).
[15:05:56.465] <TB2>     INFO: Expecting 655360 events.
[15:06:08.092] <TB2>     INFO: 655360 events read in total (11101ms).
[15:06:08.164] <TB2>     INFO: Expecting 655360 events.
[15:06:19.821] <TB2>     INFO: 655360 events read in total (11130ms).
[15:06:19.895] <TB2>     INFO: Test took 186959ms.
[15:06:19.987] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:20.295] <TB2>     INFO: Expecting 655360 events.
[15:06:32.057] <TB2>     INFO: 655360 events read in total (11048ms).
[15:06:32.067] <TB2>     INFO: Expecting 655360 events.
[15:06:43.670] <TB2>     INFO: 655360 events read in total (11041ms).
[15:06:43.685] <TB2>     INFO: Expecting 655360 events.
[15:06:55.295] <TB2>     INFO: 655360 events read in total (11053ms).
[15:06:55.314] <TB2>     INFO: Expecting 655360 events.
[15:07:06.977] <TB2>     INFO: 655360 events read in total (11111ms).
[15:07:06.000] <TB2>     INFO: Expecting 655360 events.
[15:07:18.678] <TB2>     INFO: 655360 events read in total (11136ms).
[15:07:18.709] <TB2>     INFO: Expecting 655360 events.
[15:07:30.346] <TB2>     INFO: 655360 events read in total (11101ms).
[15:07:30.378] <TB2>     INFO: Expecting 655360 events.
[15:07:41.997] <TB2>     INFO: 655360 events read in total (11080ms).
[15:07:42.033] <TB2>     INFO: Expecting 655360 events.
[15:07:53.693] <TB2>     INFO: 655360 events read in total (11131ms).
[15:07:53.734] <TB2>     INFO: Expecting 655360 events.
[15:08:05.402] <TB2>     INFO: 655360 events read in total (11141ms).
[15:08:05.446] <TB2>     INFO: Expecting 655360 events.
[15:08:17.104] <TB2>     INFO: 655360 events read in total (11132ms).
[15:08:17.153] <TB2>     INFO: Expecting 655360 events.
[15:08:28.800] <TB2>     INFO: 655360 events read in total (11120ms).
[15:08:28.860] <TB2>     INFO: Expecting 655360 events.
[15:08:40.518] <TB2>     INFO: 655360 events read in total (11132ms).
[15:08:40.584] <TB2>     INFO: Expecting 655360 events.
[15:08:52.251] <TB2>     INFO: 655360 events read in total (11140ms).
[15:08:52.313] <TB2>     INFO: Expecting 655360 events.
[15:09:03.993] <TB2>     INFO: 655360 events read in total (11154ms).
[15:09:04.057] <TB2>     INFO: Expecting 655360 events.
[15:09:15.756] <TB2>     INFO: 655360 events read in total (11172ms).
[15:09:15.826] <TB2>     INFO: Expecting 655360 events.
[15:09:27.504] <TB2>     INFO: 655360 events read in total (11151ms).
[15:09:27.580] <TB2>     INFO: Test took 187593ms.
[15:09:27.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:09:27.755] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:09:27.756] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:09:27.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:09:27.757] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:09:27.758] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:09:27.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:09:27.759] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:09:27.760] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:09:27.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:27.761] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:09:27.761] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.768] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.775] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.782] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.788] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:27.795] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:27.802] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:09:27.808] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.815] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.822] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.828] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.835] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.842] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.848] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.855] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.862] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.869] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.875] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.882] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:27.889] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C0.dat
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C1.dat
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C2.dat
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C3.dat
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C4.dat
[15:09:27.917] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C5.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C6.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C7.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C8.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C9.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C10.dat
[15:09:27.918] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C11.dat
[15:09:27.919] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C12.dat
[15:09:27.919] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C13.dat
[15:09:27.919] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C14.dat
[15:09:27.919] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//dacParameters35_C15.dat
[15:09:28.266] <TB2>     INFO: Expecting 41600 events.
[15:09:32.105] <TB2>     INFO: 41600 events read in total (3124ms).
[15:09:32.106] <TB2>     INFO: Test took 4184ms.
[15:09:32.755] <TB2>     INFO: Expecting 41600 events.
[15:09:36.603] <TB2>     INFO: 41600 events read in total (3133ms).
[15:09:36.603] <TB2>     INFO: Test took 4194ms.
[15:09:37.247] <TB2>     INFO: Expecting 41600 events.
[15:09:41.073] <TB2>     INFO: 41600 events read in total (3111ms).
[15:09:41.074] <TB2>     INFO: Test took 4169ms.
[15:09:41.376] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:41.507] <TB2>     INFO: Expecting 2560 events.
[15:09:42.464] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:42.465] <TB2>     INFO: Test took 1089ms.
[15:09:42.467] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:42.973] <TB2>     INFO: Expecting 2560 events.
[15:09:43.932] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:43.932] <TB2>     INFO: Test took 1465ms.
[15:09:43.935] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:44.441] <TB2>     INFO: Expecting 2560 events.
[15:09:45.399] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:45.400] <TB2>     INFO: Test took 1465ms.
[15:09:45.402] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:45.909] <TB2>     INFO: Expecting 2560 events.
[15:09:46.868] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:46.869] <TB2>     INFO: Test took 1468ms.
[15:09:46.871] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:47.377] <TB2>     INFO: Expecting 2560 events.
[15:09:48.337] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:48.337] <TB2>     INFO: Test took 1466ms.
[15:09:48.340] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:48.846] <TB2>     INFO: Expecting 2560 events.
[15:09:49.806] <TB2>     INFO: 2560 events read in total (245ms).
[15:09:49.806] <TB2>     INFO: Test took 1466ms.
[15:09:49.808] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:50.315] <TB2>     INFO: Expecting 2560 events.
[15:09:51.274] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:51.275] <TB2>     INFO: Test took 1467ms.
[15:09:51.276] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:51.783] <TB2>     INFO: Expecting 2560 events.
[15:09:52.740] <TB2>     INFO: 2560 events read in total (242ms).
[15:09:52.740] <TB2>     INFO: Test took 1464ms.
[15:09:52.742] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:53.248] <TB2>     INFO: Expecting 2560 events.
[15:09:54.206] <TB2>     INFO: 2560 events read in total (243ms).
[15:09:54.207] <TB2>     INFO: Test took 1465ms.
[15:09:54.209] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:54.715] <TB2>     INFO: Expecting 2560 events.
[15:09:55.674] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:55.674] <TB2>     INFO: Test took 1465ms.
[15:09:55.676] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:56.183] <TB2>     INFO: Expecting 2560 events.
[15:09:57.142] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:57.142] <TB2>     INFO: Test took 1466ms.
[15:09:57.144] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:57.651] <TB2>     INFO: Expecting 2560 events.
[15:09:58.610] <TB2>     INFO: 2560 events read in total (244ms).
[15:09:58.611] <TB2>     INFO: Test took 1467ms.
[15:09:58.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:09:59.119] <TB2>     INFO: Expecting 2560 events.
[15:10:00.077] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:00.077] <TB2>     INFO: Test took 1464ms.
[15:10:00.079] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:00.586] <TB2>     INFO: Expecting 2560 events.
[15:10:01.545] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:01.546] <TB2>     INFO: Test took 1467ms.
[15:10:01.548] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:02.055] <TB2>     INFO: Expecting 2560 events.
[15:10:03.013] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:03.013] <TB2>     INFO: Test took 1465ms.
[15:10:03.015] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:03.522] <TB2>     INFO: Expecting 2560 events.
[15:10:04.480] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:04.481] <TB2>     INFO: Test took 1466ms.
[15:10:04.483] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:04.989] <TB2>     INFO: Expecting 2560 events.
[15:10:05.948] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:05.948] <TB2>     INFO: Test took 1465ms.
[15:10:05.951] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:06.456] <TB2>     INFO: Expecting 2560 events.
[15:10:07.415] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:07.416] <TB2>     INFO: Test took 1465ms.
[15:10:07.419] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:07.924] <TB2>     INFO: Expecting 2560 events.
[15:10:08.883] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:08.884] <TB2>     INFO: Test took 1466ms.
[15:10:08.885] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:09.392] <TB2>     INFO: Expecting 2560 events.
[15:10:10.352] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:10.352] <TB2>     INFO: Test took 1467ms.
[15:10:10.354] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:10.861] <TB2>     INFO: Expecting 2560 events.
[15:10:11.820] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:11.820] <TB2>     INFO: Test took 1466ms.
[15:10:11.822] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:12.329] <TB2>     INFO: Expecting 2560 events.
[15:10:13.289] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:13.289] <TB2>     INFO: Test took 1467ms.
[15:10:13.292] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:13.798] <TB2>     INFO: Expecting 2560 events.
[15:10:14.758] <TB2>     INFO: 2560 events read in total (245ms).
[15:10:14.758] <TB2>     INFO: Test took 1467ms.
[15:10:14.760] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:15.267] <TB2>     INFO: Expecting 2560 events.
[15:10:16.226] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:16.226] <TB2>     INFO: Test took 1466ms.
[15:10:16.228] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:16.735] <TB2>     INFO: Expecting 2560 events.
[15:10:17.692] <TB2>     INFO: 2560 events read in total (242ms).
[15:10:17.693] <TB2>     INFO: Test took 1465ms.
[15:10:17.696] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:18.201] <TB2>     INFO: Expecting 2560 events.
[15:10:19.161] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:19.161] <TB2>     INFO: Test took 1465ms.
[15:10:19.163] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:19.670] <TB2>     INFO: Expecting 2560 events.
[15:10:20.628] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:20.628] <TB2>     INFO: Test took 1465ms.
[15:10:20.631] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:21.137] <TB2>     INFO: Expecting 2560 events.
[15:10:22.094] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:22.095] <TB2>     INFO: Test took 1464ms.
[15:10:22.098] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:22.603] <TB2>     INFO: Expecting 2560 events.
[15:10:23.561] <TB2>     INFO: 2560 events read in total (243ms).
[15:10:23.562] <TB2>     INFO: Test took 1464ms.
[15:10:23.564] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:24.070] <TB2>     INFO: Expecting 2560 events.
[15:10:25.029] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:25.029] <TB2>     INFO: Test took 1466ms.
[15:10:25.031] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:25.539] <TB2>     INFO: Expecting 2560 events.
[15:10:26.498] <TB2>     INFO: 2560 events read in total (244ms).
[15:10:26.499] <TB2>     INFO: Test took 1468ms.
[15:10:26.500] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:27.008] <TB2>     INFO: Expecting 2560 events.
[15:10:27.969] <TB2>     INFO: 2560 events read in total (246ms).
[15:10:27.969] <TB2>     INFO: Test took 1469ms.
[15:10:28.995] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[15:10:28.995] <TB2>     INFO: PH scale (per ROC):    80  80  87  80  74  74  75  68  81  74  88  79  75  86  82  65
[15:10:28.995] <TB2>     INFO: PH offset (per ROC):  166 176 171 175 174 166 173 163 165 187 157 171 176 155 163 182
[15:10:29.169] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:10:29.172] <TB2>     INFO: ######################################################################
[15:10:29.172] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:10:29.172] <TB2>     INFO: ######################################################################
[15:10:29.172] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:10:29.184] <TB2>     INFO: scanning low vcal = 10
[15:10:29.526] <TB2>     INFO: Expecting 41600 events.
[15:10:33.241] <TB2>     INFO: 41600 events read in total (3000ms).
[15:10:33.242] <TB2>     INFO: Test took 4058ms.
[15:10:33.243] <TB2>     INFO: scanning low vcal = 20
[15:10:33.750] <TB2>     INFO: Expecting 41600 events.
[15:10:37.483] <TB2>     INFO: 41600 events read in total (3018ms).
[15:10:37.484] <TB2>     INFO: Test took 4241ms.
[15:10:37.485] <TB2>     INFO: scanning low vcal = 30
[15:10:37.990] <TB2>     INFO: Expecting 41600 events.
[15:10:41.733] <TB2>     INFO: 41600 events read in total (3028ms).
[15:10:41.733] <TB2>     INFO: Test took 4248ms.
[15:10:41.735] <TB2>     INFO: scanning low vcal = 40
[15:10:42.236] <TB2>     INFO: Expecting 41600 events.
[15:10:46.498] <TB2>     INFO: 41600 events read in total (3547ms).
[15:10:46.498] <TB2>     INFO: Test took 4762ms.
[15:10:46.501] <TB2>     INFO: scanning low vcal = 50
[15:10:46.918] <TB2>     INFO: Expecting 41600 events.
[15:10:51.205] <TB2>     INFO: 41600 events read in total (3572ms).
[15:10:51.206] <TB2>     INFO: Test took 4705ms.
[15:10:51.209] <TB2>     INFO: scanning low vcal = 60
[15:10:51.628] <TB2>     INFO: Expecting 41600 events.
[15:10:55.918] <TB2>     INFO: 41600 events read in total (3575ms).
[15:10:55.919] <TB2>     INFO: Test took 4710ms.
[15:10:55.922] <TB2>     INFO: scanning low vcal = 70
[15:10:56.339] <TB2>     INFO: Expecting 41600 events.
[15:11:00.631] <TB2>     INFO: 41600 events read in total (3577ms).
[15:11:00.631] <TB2>     INFO: Test took 4709ms.
[15:11:00.634] <TB2>     INFO: scanning low vcal = 80
[15:11:01.050] <TB2>     INFO: Expecting 41600 events.
[15:11:05.336] <TB2>     INFO: 41600 events read in total (3571ms).
[15:11:05.337] <TB2>     INFO: Test took 4703ms.
[15:11:05.340] <TB2>     INFO: scanning low vcal = 90
[15:11:05.753] <TB2>     INFO: Expecting 41600 events.
[15:11:10.014] <TB2>     INFO: 41600 events read in total (3546ms).
[15:11:10.014] <TB2>     INFO: Test took 4674ms.
[15:11:10.018] <TB2>     INFO: scanning low vcal = 100
[15:11:10.433] <TB2>     INFO: Expecting 41600 events.
[15:11:14.829] <TB2>     INFO: 41600 events read in total (3681ms).
[15:11:14.829] <TB2>     INFO: Test took 4811ms.
[15:11:14.832] <TB2>     INFO: scanning low vcal = 110
[15:11:15.248] <TB2>     INFO: Expecting 41600 events.
[15:11:19.516] <TB2>     INFO: 41600 events read in total (3553ms).
[15:11:19.517] <TB2>     INFO: Test took 4685ms.
[15:11:19.519] <TB2>     INFO: scanning low vcal = 120
[15:11:19.940] <TB2>     INFO: Expecting 41600 events.
[15:11:24.233] <TB2>     INFO: 41600 events read in total (3578ms).
[15:11:24.234] <TB2>     INFO: Test took 4714ms.
[15:11:24.236] <TB2>     INFO: scanning low vcal = 130
[15:11:24.657] <TB2>     INFO: Expecting 41600 events.
[15:11:28.939] <TB2>     INFO: 41600 events read in total (3567ms).
[15:11:28.940] <TB2>     INFO: Test took 4704ms.
[15:11:28.943] <TB2>     INFO: scanning low vcal = 140
[15:11:29.358] <TB2>     INFO: Expecting 41600 events.
[15:11:33.636] <TB2>     INFO: 41600 events read in total (3563ms).
[15:11:33.636] <TB2>     INFO: Test took 4693ms.
[15:11:33.639] <TB2>     INFO: scanning low vcal = 150
[15:11:34.056] <TB2>     INFO: Expecting 41600 events.
[15:11:38.331] <TB2>     INFO: 41600 events read in total (3560ms).
[15:11:38.332] <TB2>     INFO: Test took 4693ms.
[15:11:38.334] <TB2>     INFO: scanning low vcal = 160
[15:11:38.754] <TB2>     INFO: Expecting 41600 events.
[15:11:43.036] <TB2>     INFO: 41600 events read in total (3567ms).
[15:11:43.037] <TB2>     INFO: Test took 4703ms.
[15:11:43.039] <TB2>     INFO: scanning low vcal = 170
[15:11:43.455] <TB2>     INFO: Expecting 41600 events.
[15:11:47.731] <TB2>     INFO: 41600 events read in total (3561ms).
[15:11:47.732] <TB2>     INFO: Test took 4693ms.
[15:11:47.736] <TB2>     INFO: scanning low vcal = 180
[15:11:48.150] <TB2>     INFO: Expecting 41600 events.
[15:11:52.442] <TB2>     INFO: 41600 events read in total (3577ms).
[15:11:52.442] <TB2>     INFO: Test took 4706ms.
[15:11:52.445] <TB2>     INFO: scanning low vcal = 190
[15:11:52.860] <TB2>     INFO: Expecting 41600 events.
[15:11:57.140] <TB2>     INFO: 41600 events read in total (3565ms).
[15:11:57.140] <TB2>     INFO: Test took 4695ms.
[15:11:57.143] <TB2>     INFO: scanning low vcal = 200
[15:11:57.562] <TB2>     INFO: Expecting 41600 events.
[15:12:01.857] <TB2>     INFO: 41600 events read in total (3580ms).
[15:12:01.858] <TB2>     INFO: Test took 4715ms.
[15:12:01.861] <TB2>     INFO: scanning low vcal = 210
[15:12:02.278] <TB2>     INFO: Expecting 41600 events.
[15:12:06.575] <TB2>     INFO: 41600 events read in total (3581ms).
[15:12:06.575] <TB2>     INFO: Test took 4714ms.
[15:12:06.578] <TB2>     INFO: scanning low vcal = 220
[15:12:06.993] <TB2>     INFO: Expecting 41600 events.
[15:12:11.278] <TB2>     INFO: 41600 events read in total (3570ms).
[15:12:11.279] <TB2>     INFO: Test took 4701ms.
[15:12:11.281] <TB2>     INFO: scanning low vcal = 230
[15:12:11.697] <TB2>     INFO: Expecting 41600 events.
[15:12:15.982] <TB2>     INFO: 41600 events read in total (3570ms).
[15:12:15.983] <TB2>     INFO: Test took 4701ms.
[15:12:15.985] <TB2>     INFO: scanning low vcal = 240
[15:12:16.401] <TB2>     INFO: Expecting 41600 events.
[15:12:20.681] <TB2>     INFO: 41600 events read in total (3565ms).
[15:12:20.682] <TB2>     INFO: Test took 4697ms.
[15:12:20.685] <TB2>     INFO: scanning low vcal = 250
[15:12:21.100] <TB2>     INFO: Expecting 41600 events.
[15:12:25.378] <TB2>     INFO: 41600 events read in total (3563ms).
[15:12:25.379] <TB2>     INFO: Test took 4694ms.
[15:12:25.383] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:12:25.801] <TB2>     INFO: Expecting 41600 events.
[15:12:30.088] <TB2>     INFO: 41600 events read in total (3572ms).
[15:12:30.088] <TB2>     INFO: Test took 4705ms.
[15:12:30.091] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:12:30.507] <TB2>     INFO: Expecting 41600 events.
[15:12:34.798] <TB2>     INFO: 41600 events read in total (3576ms).
[15:12:34.798] <TB2>     INFO: Test took 4706ms.
[15:12:34.802] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:12:35.218] <TB2>     INFO: Expecting 41600 events.
[15:12:39.502] <TB2>     INFO: 41600 events read in total (3569ms).
[15:12:39.503] <TB2>     INFO: Test took 4701ms.
[15:12:39.506] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:12:39.926] <TB2>     INFO: Expecting 41600 events.
[15:12:44.209] <TB2>     INFO: 41600 events read in total (3568ms).
[15:12:44.210] <TB2>     INFO: Test took 4704ms.
[15:12:44.213] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:12:44.628] <TB2>     INFO: Expecting 41600 events.
[15:12:48.900] <TB2>     INFO: 41600 events read in total (3557ms).
[15:12:48.901] <TB2>     INFO: Test took 4688ms.
[15:12:49.431] <TB2>     INFO: PixTestGainPedestal::measure() done 
[15:12:49.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:12:49.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:12:49.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:12:49.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:12:49.434] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:12:49.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:12:49.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:12:49.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:12:49.435] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:12:49.436] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:13:28.715] <TB2>     INFO: PixTestGainPedestal::fit() done
[15:13:28.715] <TB2>     INFO: non-linearity mean:  0.965 0.952 0.966 0.967 0.964 0.961 0.958 0.952 0.962 0.962 0.957 0.958 0.957 0.962 0.952 0.955
[15:13:28.715] <TB2>     INFO: non-linearity RMS:   0.004 0.006 0.005 0.004 0.005 0.005 0.005 0.006 0.006 0.006 0.006 0.006 0.005 0.005 0.006 0.006
[15:13:28.715] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:13:28.738] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:13:28.761] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:13:28.784] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:13:28.807] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:13:28.830] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:13:28.852] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:13:28.875] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:13:28.898] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:13:28.921] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:13:28.944] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:13:28.966] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:13:28.989] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:13:29.012] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:13:29.035] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:13:29.058] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-2-47_FPIXTest-17C-Nebraska-161027-1350-150V_2016-10-27_13h50m_1477594226//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:13:29.080] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[15:13:29.080] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:13:29.087] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:13:29.087] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:13:29.090] <TB2>     INFO: ######################################################################
[15:13:29.090] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:13:29.090] <TB2>     INFO: ######################################################################
[15:13:29.096] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:13:29.106] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:29.106] <TB2>     INFO:     run 1 of 1
[15:13:29.106] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:29.449] <TB2>     INFO: Expecting 3120000 events.
[15:14:17.931] <TB2>     INFO: 1259095 events read in total (47767ms).
[15:15:06.878] <TB2>     INFO: 2511585 events read in total (96714ms).
[15:15:30.696] <TB2>     INFO: 3120000 events read in total (120532ms).
[15:15:30.747] <TB2>     INFO: Test took 121642ms.
[15:15:30.829] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:30.974] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:32.449] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:33.907] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:35.450] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:36.916] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:15:38.490] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:15:40.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:15:41.509] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:15:42.970] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:15:44.532] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:15:46.016] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:15:47.487] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:15:48.896] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:15:50.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:15:51.864] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:15:53.294] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:15:54.737] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 460337152
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2541, RMS = 1.41788
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0799, RMS = 1.22398
[15:15:54.769] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0753, RMS = 1.09491
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8532, RMS = 1.09638
[15:15:54.770] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:54.771] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:15:54.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.6243, RMS = 1.57687
[15:15:54.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:15:54.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:15:54.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.8475, RMS = 1.71372
[15:15:54.772] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.752, RMS = 2.58188
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0762, RMS = 2.71177
[15:15:54.773] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.878, RMS = 1.59543
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.6998, RMS = 1.78865
[15:15:54.774] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.8091, RMS = 1.28742
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6763, RMS = 1.85393
[15:15:54.775] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.6236, RMS = 1.10833
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.937, RMS = 1.82282
[15:15:54.776] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7669, RMS = 1.12389
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.027, RMS = 1.46759
[15:15:54.777] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0083, RMS = 1.73383
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8325, RMS = 1.19033
[15:15:54.779] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4121, RMS = 1.4321
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.1427, RMS = 1.4559
[15:15:54.780] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.1823, RMS = 1.95067
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.9072, RMS = 2.37524
[15:15:54.781] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.8662, RMS = 1.34741
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.0534, RMS = 1.43086
[15:15:54.782] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.5906, RMS = 1.64702
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1922, RMS = 1.87326
[15:15:54.783] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.1057, RMS = 1.86748
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.0641, RMS = 2.32001
[15:15:54.784] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:15:54.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:15:54.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.0791, RMS = 1.85771
[15:15:54.785] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:15:54.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:15:54.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.2108, RMS = 2.26708
[15:15:54.786] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.4224, RMS = 1.68449
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.756, RMS = 2.095
[15:15:54.787] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:15:54.790] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:15:54.790] <TB2>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    3    0    2    4    1    0    0    0    0    0    0
[15:15:54.790] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:15:54.885] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:15:54.885] <TB2>     INFO: enter test to run
[15:15:54.885] <TB2>     INFO:   test:  no parameter change
[15:15:54.886] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[15:15:54.887] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[15:15:54.887] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.5 C
[15:15:54.887] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:15:55.581] <TB2>    QUIET: Connection to board 141 closed.
[15:15:55.582] <TB2>     INFO: pXar: this is the end, my friend
[15:15:55.582] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
