Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o D:/9531703-9731505/Memory/CAM_tb_isim_beh.exe -prj D:/9531703-9731505/Memory/CAM_tb_beh.prj work.CAM_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/9531703-9731505/Memory/CAM.vhd" into library work
Parsing VHDL file "D:/9531703-9731505/Memory/CAM_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity CAM [cam_default]
Compiling architecture behavior of entity cam_tb
Time Resolution for simulation is 1ps.
Compiled 6 VHDL Units
Built simulation executable D:/9531703-9731505/Memory/CAM_tb_isim_beh.exe
Fuse Memory Usage: 36692 KB
Fuse CPU Usage: 343 ms
