
---------- Begin Simulation Statistics ----------
final_tick                               717666559000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 618138                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852756                       # Number of bytes of host memory used
host_op_rate                                   631089                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2248.57                       # Real time elapsed on the host
host_tick_rate                               60628194                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1389925336                       # Number of instructions simulated
sim_ops                                    1419047911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.136327                       # Number of seconds simulated
sim_ticks                                136326717000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     5                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1396569                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2796286                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.918882                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits      60193156                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups     60242023                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      4646091                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     92802883                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          341                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          781                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          440                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     117064306                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       3526080                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted          106                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       140518350                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      141087132                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      4646129                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         53637645                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     15347816                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls           31                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    182741627                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    315428060                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    322269902                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    247122270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.304091                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.322315                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    152963370     61.90%     61.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     35822336     14.50%     76.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     13040985      5.28%     81.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3      8104366      3.28%     84.95% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      6730981      2.72%     87.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      7188670      2.91%     90.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5063526      2.05%     92.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      2860220      1.16%     93.79% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     15347816      6.21%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    247122270                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      1357208                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       279642860                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            78336346                       # Number of loads committed
system.switch_cpus_1.commit.membars                26                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            9      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    214400314     66.53%     66.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        37751      0.01%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv           14      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            2      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd           21      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu           39      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp           36      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc           26      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.54% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     78336346     24.31%     90.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     29495344      9.15%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    322269902                       # Class of committed instruction
system.switch_cpus_1.commit.refs            107831690                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts             267                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         314925333                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           321767175                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.865772                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.865772                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    161831063                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          470                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved     52932780                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts    566556213                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       22580662                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        52810869                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      4661995                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts         1753                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     30759379                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         117064306                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       101937540                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           264083791                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes          159                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          114                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            638818464                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.ItlbSquashes             4                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus_1.fetch.MiscStallCycles          574                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles        34254                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       9324866                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.TlbCycles               44                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus_1.fetch.branchRate        0.429352                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3862759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     63719577                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              2.342969                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    272643969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.386359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.995272                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      130955308     48.03%     48.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       27875971     10.22%     58.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       13093055      4.80%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       16281432      5.97%     69.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       14931505      5.48%     74.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       15625946      5.73%     80.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        5859580      2.15%     82.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        9462542      3.47%     85.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       38558630     14.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    272643969                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                  9465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      5759444                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       68861359                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop              938346                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.514044                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          134323261                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         34543876                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      97878112                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    117002137                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts           62                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       204097                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     44548124                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    505004865                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     99779385                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      6114979                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    412809349                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       432381                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents      2078822                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      4661995                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles      2837407                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       772707                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7613752                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         4476                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        17435                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads       857622                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads     38665791                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     15052780                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        17435                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      3055993                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2703451                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       448597465                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           403862787                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.583464                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       261740652                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.481231                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            406505329                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      546464065                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     306603256                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.155039                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.155039                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass          925      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    279961062     66.83%     66.83% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        38000      0.01%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv           47      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            7      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            4      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd           27      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu           49      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp           44      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            3      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc           34      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     66.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    103330920     24.67%     91.50% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     35593206      8.50%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    418924328                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                 1                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.000000                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu             0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            1    100.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    418922808                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1123155280                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    403862230                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    686381315                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        504066457                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       418924328                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded           62                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    182299343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     12663962                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved           31                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    178840400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    272643969                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.536525                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.778805                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    143112615     52.49%     52.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     14861022      5.45%     57.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     19556752      7.17%     65.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     15504518      5.69%     70.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     79609062     29.20%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    272643969                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.536472                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses          596                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads         1308                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses          557                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes         1323                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  4                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     27409644                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     17491528                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    117002137                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     44548124                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     311353778                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes          104                       # number of misc regfile writes
system.switch_cpus_1.numCycles              272653434                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles     110543539                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    352685197                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents     34327732                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       34290094                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents      9616971                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents       307899                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups    918168721                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    542905890                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    603100084                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        70808198                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      3295150                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      4661995                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     52333769                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      250414887                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups    716082553                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         6365                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          172                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       114529334                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups         3908                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads          736783383                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1035664878                       # The number of ROB writes
system.switch_cpus_1.timesIdled                   127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads            628                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes           197                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3002765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      6005674                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2957                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             923475                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       562097                       # Transaction distribution
system.membus.trans_dist::CleanEvict           834451                       # Transaction distribution
system.membus.trans_dist::ReadExReq            456821                       # Transaction distribution
system.membus.trans_dist::ReadExResp           456821                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        923476                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         19427                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4176568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4176568                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    124313152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               124313152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1399724                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1399724    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1399724                       # Request fanout histogram
system.membus.reqLayer0.occupancy          5238982750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7479614500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 717666559000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2387796                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1413827                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2987098                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           595474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          595474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           169                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2387628                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        19628                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        19628                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9008190                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9008527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    245429248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              245440000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1398195                       # Total snoops (count)
system.tol2bus.snoopTraffic                  35974208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4401105                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000674                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025947                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4398140     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2965      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4401105                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3854578227                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4484467000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            252000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data      1602974                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1602974                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data      1602974                       # number of overall hits
system.l2.overall_hits::total                 1602974                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst          169                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1380128                       # number of demand (read+write) misses
system.l2.demand_misses::total                1380297                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst          169                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1380128                       # number of overall misses
system.l2.overall_misses::total               1380297                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst     12661000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 109008298500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     109020959500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     12661000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 109008298500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    109020959500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      2983102                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2983271                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      2983102                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2983271                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.462649                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.462679                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.462649                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.462679                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 74917.159763                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78984.194582                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78983.696625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 74917.159763                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78984.194582                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78983.696625                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              562097                       # number of writebacks
system.l2.writebacks::total                    562097                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst          169                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1380128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1380297                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          169                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1380128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1380297                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     12325000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 106248042500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 106260367500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     12325000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 106248042500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 106260367500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.462649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.462679                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.462649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.462679                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72928.994083                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 76984.194582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76983.698074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72928.994083                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 76984.194582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76983.698074                       # average overall mshr miss latency
system.l2.replacements                        1398195                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       851730                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           851730                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       851730                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       851730                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1310                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus_1.data       138653                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                138653                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       456821                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              456821                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  37023388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   37023388500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       595474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            595474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.767155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.767155                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81045.723599                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81045.723599                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       456821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         456821                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  36109746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36109746500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.767155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.767155                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 79045.723599                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79045.723599                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              169                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     12661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     12661000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst          169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            169                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 74917.159763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 74917.159763                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          169                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     12325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     12325000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72928.994083                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72928.994083                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data      1464321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1464321                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       923307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          923307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  71984910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  71984910000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      2387628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2387628                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.386705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.386705                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 77964.219918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77964.219918                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       923307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       923307                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  70138296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70138296000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.386705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.386705                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 75964.219918                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75964.219918                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus_1.data          201                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               201                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.switch_cpus_1.data        19427                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           19427                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus_1.data        19628                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         19628                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data     0.989760                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.989760                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data        19427                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        19427                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data    314328739                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    314328739                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data     0.989760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.989760                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data 16179.993772                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 16179.993772                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16383.993386                       # Cycle average of tags in use
system.l2.tags.total_refs                     6033496                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1414622                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.265094                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     309.499370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   105.306896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     1.112908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 15968.074212                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.018890                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.006427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.974614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.990356                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  97488190                       # Number of tag accesses
system.l2.tags.data_accesses                 97488190                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     88328192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           88338944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         10752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     35974208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        35974208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data      1380128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1380296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       562097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             562097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        78869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    647915493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             647994362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        78869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            78869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      263882303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            263882303                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      263882303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        78869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    647915493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            911876665                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    562097.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       169.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples   1379414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.014528727250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33645                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33645                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3095944                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             529587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1380297                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     562097                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1380297                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   562097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    714                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             86123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             84759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             85108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             85682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             85332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             85620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             87117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             88920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             82261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             83075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            85885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            86701                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            90320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            86295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            89321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            87064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             35692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             35225                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             35502                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             35262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             34258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             34014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             34877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             33939                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             36255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            36720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            35247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            36153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            35088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            35376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            34821                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.43                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  34442649250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 6897915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             60309830500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24965.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43715.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        14                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   636871                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  222096                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1380297                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               562097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  757537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  302682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  214904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  104441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  16794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  23204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  29184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  34039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  35538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  36759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  37106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  37007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  36692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  36823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  37431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  38419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  40202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  35897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     41                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1082674                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    114.773843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    85.486262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   151.730616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       814084     75.19%     75.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       185452     17.13%     92.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        30334      2.80%     95.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14035      1.30%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         9851      0.91%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         6102      0.56%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4137      0.38%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3491      0.32%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        15188      1.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1082674                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33645                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.996939                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.923548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        33624     99.94%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           13      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            4      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33645                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.705930                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.400681                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     22.905452                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-63          33627     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-127            6      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-191            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-255            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-319            1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-447            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-511            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-575            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-639            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-959            2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-1023            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::3584-3647            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33645                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               88293312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   45696                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35972544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                88339008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             35974208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       647.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       263.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    647.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.88                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  136345393000                       # Total gap between requests
system.mem_ctrls.avgGap                      70194.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        10816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     88282496                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35972544                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 79338.813682427353                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 647580297.851667642593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 263870096.717725574970                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data      1380128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       562097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      6751750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  60303078750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3282726048500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39951.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     43693.83                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5840141.56                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    44.24                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3916254300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2081515755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          4933183080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1480386780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     10761117120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      48792177840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11261309760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        83225944635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        610.488879                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  28785940500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4552080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 102988696500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3814130880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2027232075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          4917032400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1453623840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     10761117120.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      48170580300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11784760320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82928476935                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.306858                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  30152475500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4552080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 101622161500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1000004244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     75000002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    101937323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1176941569                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1000004244                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     75000002                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    101937323                       # number of overall hits
system.cpu.icache.overall_hits::total      1176941569                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          213                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          213                       # number of overall misses
system.cpu.icache.overall_misses::total          1135                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     15299999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15299999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     15299999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15299999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1000005166                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     75000002                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    101937536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1176942704                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1000005166                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     75000002                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    101937536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1176942704                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 71830.981221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13480.175330                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 71830.981221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13480.175330                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          759                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                15                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    50.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           44                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          169                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst          169                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          169                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst     12833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst     12833000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12833000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 75934.911243                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 75934.911243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 75934.911243                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 75934.911243                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1000004244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     75000002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    101937323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1176941569                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          213                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1135                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     15299999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15299999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1000005166                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     75000002                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    101937536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1176942704                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 71830.981221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13480.175330                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          169                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst     12833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12833000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 75934.911243                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75934.911243                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           838.462504                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1176942659                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1079763.907339                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   831.803429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     6.659075                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.203077                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.001626                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.204703                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1090                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1011                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.266113                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        4707771906                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       4707771906                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    364606262                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     22432541                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    111005590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        498044393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    364607500                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     22432541                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    111005867                       # number of overall hits
system.cpu.dcache.overall_hits::total       498045908                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6855581                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       522765                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      5637377                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       13015723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6855584                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       522765                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      5637427                       # number of overall misses
system.cpu.dcache.overall_misses::total      13015776                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  21660178000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 235591671429                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 257251849429                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  21660178000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 235591671429                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 257251849429                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    371461843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22955306                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    116642967                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    511060116                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    371463084                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22955306                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    116643294                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    511061684                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.018456                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.022773                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.048330                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025468                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018456                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.022773                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.048330                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025468                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 41433.871816                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 41791.008731                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19764.699159                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 41433.871816                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 41790.638075                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19764.618677                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     24218933                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        11967                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            827280                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             150                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.275376                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.780000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3934150                       # number of writebacks
system.cpu.dcache.writebacks::total           3934150                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      2634683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2634683                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      2634683                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2634683                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       522765                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      3002694                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3525459                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       522765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      3002729                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3525494                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  21398795500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 117329505056                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 138728300556                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  21398795500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 117329630056                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 138728425556                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.022773                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.025743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006898                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.022773                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.025743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006898                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40933.871816                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 39074.745897                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39350.422330                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40933.871816                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 39074.332068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39350.067127                       # average overall mshr miss latency
system.cpu.dcache.replacements               10376983                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    264781219                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     19162610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     82964474                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       366908303                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4911427                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       348118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      4182908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9442453                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12526329000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 154900800500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 167427129500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    269692646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19510728                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     87147382                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    376350756                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.018211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.017842                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.047998                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025090                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 35982.997145                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 37031.844951                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17731.317222                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      1795314                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1795314                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       348118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      2387594                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2735712                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  12352270000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  78467090500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  90819360500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.017842                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.027397                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007269                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 35482.997145                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 32864.503136                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33197.705204                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     99825043                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      3269931                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     28041116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      131136090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1904734                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       174647                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      1434842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3514223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   9133849000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  80284233708                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  89418082708                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    101729777                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3444578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     29475958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    134650313                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018723                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.050702                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.048678                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 52298.917244                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 55953.361909                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25444.623949                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data       839369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       839369                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       174647                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       595473                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       770120                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   9046525500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  38465590835                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47512116335                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.050702                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.020202                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 51798.917244                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 64596.700161                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61694.432472                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1238                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data          277                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1515                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data           50                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1241                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data          327                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1568                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002417                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.152905                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.033801                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus_1.data           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           35                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus_1.data       125000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       125000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus_1.data     0.107034                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.022321                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus_1.data  3571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total  3571.428571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data        39420                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        59047                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus_1.data    406637221                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total    406637221                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        39420                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus_1.data        19627                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        59047                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus_1.data 20718.256534                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total  6886.670297                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus_1.data        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        19627                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus_1.data    396823721                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total    396823721                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.332396                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus_1.data 20218.256534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 20218.256534                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           76                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          110                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       385500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       385500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           76                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data           41                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.170732                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.059829                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data 55071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 55071.428571                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data        69000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        69000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.024390                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.008547                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data        69000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        69000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           76                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          102                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           76                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          102                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4091.833128                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           508427199                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10381079                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             48.976335                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2917.096193                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   397.765585                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   776.971350                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.712182                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.097111                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.189690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998983                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1763                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4098876303                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4098876303                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 717666559000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 510990799500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 206675759500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
