#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 29 16:20:28 2016
# Process ID: 24191
# Current directory: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1
# Command line: vivado -log Oscilloscope_v1.vds -mode batch -messageDb vivado.pb -notrace -source Oscilloscope_v1.tcl
# Log file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/Oscilloscope_v1.vds
# Journal file: /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Oscilloscope_v1.tcl -notrace
Command: synth_design -top Oscilloscope_v1 -part xc7a100tcsg324-3 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/CharactersROM/CharactersROM.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/clk_wiz_0/clk_wiz_0.dcp]
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 24206 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1059.324 ; gain = 164.137 ; free physical = 1863 ; free virtual = 9712
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Oscilloscope_v1' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_4 bound to: 1088 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_4 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_3 bound to: 1108 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_3 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_2 bound to: 1128 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_2 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_1 bound to: 1148 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_1 bound to: 496 - type: integer 
	Parameter X_MIDDLE_VOLTAGE_CHARACTER_0 bound to: 1168 - type: integer 
	Parameter Y_MIDDLE_VOLTAGE_CHARACTER_0 bound to: 496 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_4 bound to: 700 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_4 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_3 bound to: 720 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_3 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_2 bound to: 740 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_2 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_1 bound to: 760 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_1 bound to: 980 - type: integer 
	Parameter X_TIME_PER_DIVISION_CHARACTER_0 bound to: 780 - type: integer 
	Parameter Y_TIME_PER_DIVISION_CHARACTER_0 bound to: 980 - type: integer 
	Parameter Y_CURSOR_1 bound to: 80 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_15 bound to: 940 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_14 bound to: 960 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_13 bound to: 980 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_12 bound to: 1000 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_11 bound to: 1020 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_10 bound to: 1040 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_9 bound to: 1060 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_8 bound to: 1080 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_7 bound to: 1100 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_6 bound to: 1120 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_5 bound to: 1140 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_4 bound to: 1160 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_3 bound to: 1180 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_2 bound to: 1200 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_1 bound to: 1220 - type: integer 
	Parameter X_CURSOR_1_CHARACTER_0 bound to: 1240 - type: integer 
	Parameter SELECT_CHARACTER_BITS bound to: 7 - type: integer 
	Parameter DRP_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter DRP_SAMPLE_BITS bound to: 16 - type: integer 
	Parameter SAMPLE_BITS bound to: 12 - type: integer 
	Parameter TOGGLE_CHANNELS_STATE_BITS bound to: 2 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
	Parameter DIGIT_BITS bound to: 4 - type: integer 
	Parameter CURSOR_VOLTAGE_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'ScopeSettings' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter SAMPLE_PERIOD_BITS bound to: 6 - type: integer 
	Parameter SCALE_FACTOR_SIZE bound to: 10 - type: integer 
	Parameter TRIGGER_THRESHOLD_ADJUST bound to: 96 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:57]
INFO: [Synth 8-256] done synthesizing module 'ScopeSettings' (2#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:23]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:138]
INFO: [Synth 8-638] synthesizing module 'debounce' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
	Parameter DELAY bound to: 270000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (3#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/Downloads/debounce.v:4]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:139]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:140]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:141]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:143]
INFO: [Synth 8-638] synthesizing module 'ButtonSinglePulse' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
INFO: [Synth 8-256] done synthesizing module 'ButtonSinglePulse' (4#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ButtonSinglePulse.v:8]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:144]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:145]
WARNING: [Synth 8-387] label required on module instance [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:146]
INFO: [Synth 8-638] synthesizing module 'SimultaneousSamplingXADC' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/SimultaneousSamplingXADC.v:52]
INFO: [Synth 8-638] synthesizing module 'XADC' [/var/local/xilinx-local/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44683]
	Parameter INIT_40 bound to: 16'b1000000000000000 
	Parameter INIT_41 bound to: 16'b0100000100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0000000000001000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b1111111111111111 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
INFO: [Synth 8-256] done synthesizing module 'XADC' (5#1) [/var/local/xilinx-local/Vivado/2016.2/scripts/rt/data/unisim_comp.v:44683]
INFO: [Synth 8-256] done synthesizing module 'SimultaneousSamplingXADC' (6#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/SimultaneousSamplingXADC.v:52]
INFO: [Synth 8-638] synthesizing module 'ToggleChannels' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ToggleChannels.v:22]
	Parameter SAMPLE_BITS bound to: 12 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter READ_CHANNEL_1 bound to: 2'b01 
	Parameter READ_CHANNEL_2 bound to: 2'b10 
	Parameter INVALID_STATE bound to: 2'b11 
	Parameter STATE_BITS bound to: 2 - type: integer 
	Parameter DRP_ADDRESS_BITS bound to: 7 - type: integer 
	Parameter CHANNEL_1_ADDRESS bound to: 7'b0010011 
	Parameter CHANNEL_2_ADDRESS bound to: 7'b0011011 
INFO: [Synth 8-256] done synthesizing module 'ToggleChannels' (7#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ToggleChannels.v:22]
INFO: [Synth 8-638] synthesizing module 'ADCController' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
	Parameter IO_BITS bound to: 12 - type: integer 
	Parameter INPUT_OFFSET bound to: 2048 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ADCController' (8#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/proj/XADC_Demo.srcs/sources_1/new/ADCController.v:25]
INFO: [Synth 8-638] synthesizing module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
	Parameter DATA_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'EdgeTypeDetector' (9#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/tmp/EdgeTypeDetector.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'estimatedSlope' does not match port width (12) of module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:231]
WARNING: [Synth 8-689] width (14) of port connection 'estimatedSlope' does not match port width (12) of module 'EdgeTypeDetector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:243]
INFO: [Synth 8-638] synthesizing module 'BufferSelector' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-256] done synthesizing module 'BufferSelector' (10#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/BufferSelector.v:9]
INFO: [Synth 8-638] synthesizing module 'buffer' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
	Parameter LOG_SAMPLES bound to: 12 - type: integer 
	Parameter SAMPLE_SIZE bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (11#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'buffer' (12#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:31]
WARNING: [Synth 8-689] width (14) of port connection 'dataIn' does not match port width (12) of module 'buffer' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-689] width (14) of port connection 'dataIn' does not match port width (12) of module 'buffer' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
INFO: [Synth 8-638] synthesizing module 'SelectChannelData' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/SelectChannelData.v:23]
	Parameter SAMPLE_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SelectChannelData' (13#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/SelectChannelData.v:23]
INFO: [Synth 8-638] synthesizing module 'TriggerRisingEdgeSteady' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter TRIGGER_HOLDOFF bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TriggerRisingEdgeSteady' (14#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/jorge/oscilloscope/oscilloscope.srcs/sources_1/new/TriggerRisingEdge.v:42]
INFO: [Synth 8-638] synthesizing module 'MeasureSignal' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/MeasureSignal.v:5]
	Parameter DATA_BITS bound to: 12 - type: integer 
	Parameter MAX_MIN_RESET_DATA_CYCLES bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MeasureSignal' (15#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/MeasureSignal.v:5]
INFO: [Synth 8-638] synthesizing module 'xvga1280_1024' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
INFO: [Synth 8-256] done synthesizing module 'xvga1280_1024' (16#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/xvga.v:56]
WARNING: [Synth 8-689] width (12) of port connection 'displayX' does not match port width (11) of module 'xvga1280_1024' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:349]
WARNING: [Synth 8-689] width (12) of port connection 'displayY' does not match port width (11) of module 'xvga1280_1024' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:350]
INFO: [Synth 8-638] synthesizing module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter GRID_COLOR bound to: 12'b110011001100 
	Parameter COLOR_PIXELS bound to: 100 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 0 - type: integer 
	Parameter ADDITIONAL_ZERO_LINE_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Grid' (17#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Grid.v:24]
WARNING: [Synth 8-689] width (12) of port connection 'pixel' does not match port width (100) of module 'Grid' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:362]
INFO: [Synth 8-638] synthesizing module 'Curve' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111111110000 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Curve' (18#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
INFO: [Synth 8-638] synthesizing module 'Curve__parameterized0' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_BITS bound to: 10 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b000011111111 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter REAL_DISPLAY_WIDTH bound to: 1688 - type: integer 
	Parameter REAL_DISPLAY_HEIGHT bound to: 1066 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_WAVE_PIXELS bound to: 1 - type: integer 
	Parameter ADDRESS_BITS bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Curve__parameterized0' (18#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Curve.v:24]
INFO: [Synth 8-638] synthesizing module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
	Parameter DATA_IN_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter RGB_BITS bound to: 12 - type: integer 
	Parameter RGB_COLOR bound to: 12'b111100000000 
	Parameter DISPLAY_WIDTH bound to: 1280 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter HEIGHT_ZERO_PIXEL bound to: 512 - type: integer 
	Parameter ADDITIONAL_LINE_PIXELS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'HorizontalLineSprite' (19#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/TriggerLevelSprite.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'level' does not match port width (12) of module 'HorizontalLineSprite' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:431]
INFO: [Synth 8-638] synthesizing module 'YPixelToVoltage' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/YPixelToVoltage.v:23]
	Parameter VOLTAGE_BITS bound to: 10 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter SCALE_FACTOR_SIZE bound to: 10 - type: integer 
	Parameter Y_ZERO_VOLTS bound to: 512 - type: integer 
	Parameter PIXELS_RELATIVE_TO_ZERO_VOLTS_TIMES_250_BITS bound to: 18 - type: integer 
	Parameter PIXELS_RELATIVE_TO_ZERO_VOLTS_TIMES_250_BITS_TIMES_DEFAULT_SCALE bound to: 21 - type: integer 
	Parameter DEFAULT_SCALE_VOLTAGE_RANGE bound to: 250 - type: integer 
	Parameter DISPLAY_HEIGHT bound to: 1024 - type: integer 
	Parameter SCALE_TIMES_DISPLAY_HEIGHT_BITS bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'YPixelToVoltage' (20#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/YPixelToVoltage.v:23]
INFO: [Synth 8-638] synthesizing module 'ConvertBCD' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ConvertBCD.v:23]
	Parameter COMPUTING_BCD bound to: 1'b1 
	Parameter IDLE bound to: 1'b0 
INFO: [Synth 8-226] default block is never used [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ConvertBCD.v:39]
INFO: [Synth 8-256] done synthesizing module 'ConvertBCD' (21#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ConvertBCD.v:23]
INFO: [Synth 8-638] synthesizing module 'DecimalToROMLocation' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/DecimalToROMLocation.v:23]
	Parameter DIGIT_BITS bound to: 4 - type: integer 
	Parameter SELECT_CHARACTER_BITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'DecimalToROMLocation' (22#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/DecimalToROMLocation.v:23]
INFO: [Synth 8-638] synthesizing module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:23]
	Parameter DISPLAY_X_BITS bound to: 12 - type: integer 
	Parameter DISPLAY_Y_BITS bound to: 12 - type: integer 
	Parameter CHARACTER_WIDTH bound to: 18 - type: integer 
	Parameter CHARACTER_WIDTH_BITS bound to: 5 - type: integer 
	Parameter CHARACTER_HEIGHT bound to: 32 - type: integer 
	Parameter CHARACTER_HEIGHT_BITS bound to: 5 - type: integer 
	Parameter SELECT_CHARACTER_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDRESS_BITS bound to: 17 - type: integer 
	Parameter CHARACTER_COLOR bound to: 12'b000011110000 
	Parameter COLOR_BITS bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'CharactersROM' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/CharactersROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'CharactersROM' (23#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/realtime/CharactersROM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Text' (24#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'addressA' does not match port width (17) of module 'Text' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:574]
WARNING: [Synth 8-3848] Net an in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:85]
WARNING: [Synth 8-3848] Net dp in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:86]
WARNING: [Synth 8-3848] Net seg in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:87]
WARNING: [Synth 8-3848] Net curveAddressOut2Channel1 in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:265]
WARNING: [Synth 8-3848] Net curveAddressOut2Channel2 in module/entity Oscilloscope_v1 does not have driver. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:283]
INFO: [Synth 8-256] done synthesizing module 'Oscilloscope_v1' (25#1) [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:24]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[15]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[14]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[13]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[12]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[11]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[10]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[9]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[8]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[7]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[6]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[5]
WARNING: [Synth 8-3331] design ScopeSettings has unconnected port sw[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[14]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[13]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[12]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[11]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port LED[10]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[7]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port an[0]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port dp
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[6]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[5]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[4]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[3]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[2]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[1]
WARNING: [Synth 8-3331] design Oscilloscope_v1 has unconnected port seg[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1111.770 ; gain = 216.582 ; free physical = 1809 ; free virtual = 9659
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[15] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[14] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[13] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[12] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[11] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[10] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[9] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[8] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[7] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[6] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[5] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[4] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[3] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[2] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[1] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:di_in[0] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:vp_in to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin simultaneousSamplingXADC:vn_in to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:156]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[11] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[10] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[9] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[8] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[7] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[6] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[5] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[4] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[3] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[2] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[1] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[0] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:266]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[11] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[10] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[9] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[8] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[7] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[6] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[5] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[4] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[3] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[2] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[1] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[0] to constant 0 [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:284]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1111.770 ; gain = 216.582 ; free physical = 1809 ; free virtual = 9659
---------------------------------------------------------------------------------
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/CharactersROM/CharactersROM.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/clk_wiz_0/clk_wiz_0.dcp]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'CharactersROM' instantiated as 'myText/characterBRAM' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:510]
WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'BufferChannel1/bram0'. 8 instances of this cell are unresolved black boxes. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'ClockDivider' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Oscilloscope_v1.v:99]
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel1/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel1/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel1/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel1/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel1/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel1/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel1/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel1/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel2/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel2/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel2/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'BufferChannel2/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel2/bram0'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel2/bram0'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel2/bram1'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp/blk_mem_gen_0_in_context.xdc] for cell 'Buffer2Channel2/bram1'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_2/CharactersROM_in_context.xdc] for cell 'myText/characterBRAM'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_2/CharactersROM_in_context.xdc] for cell 'myText/characterBRAM'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_3/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_3/clk_wiz_0_in_context.xdc] for cell 'ClockDivider'
Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CPU_RESETN'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'vauxn10'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'vauxp10'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'vauxn2'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:148]
WARNING: [Vivado 12-584] No ports matched 'vauxp2'. [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc:149]
Finished Parsing XDC File [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/constrs_1/imports/constraints/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Oscilloscope_v1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Oscilloscope_v1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1480.445 ; gain = 0.004 ; free physical = 1625 ; free virtual = 9475
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2Channel1/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2Channel1/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2Channel2/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'Buffer2Channel2/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BufferChannel1/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BufferChannel1/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BufferChannel2/bram0' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'BufferChannel2/bram1' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'myText/characterBRAM' at clock pin 'clka' is different from the actual clock period '9.259', this can result in different synthesis results.
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/CharactersROM/CharactersROM.dcp]
WARNING: [filemgmt 56-147] Overwrite of existing file isn't enabled.  Please specify -force to overwrite file  [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/clk_wiz_0/clk_wiz_0.dcp]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1623 ; free virtual = 9473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1623 ; free virtual = 9473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  /afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.runs/synth_1/.Xil/Vivado-24191-eecs-digital-02/dcp_3/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1623 ; free virtual = 9473
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/ScopeSettings.v:72]
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clean" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "DRPEnable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "DRPEnable" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'ram1_din_reg[11:0]' into 'ram0_din_reg[11:0]' [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:79]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:64]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/imports/6.111-Final-Project/project_xadc/src/hdl/buffer.v:84]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:258]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:254]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:238]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:234]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:230]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:222]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:218]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:214]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:210]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:206]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:201]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:197]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:185]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:173]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:165]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:262]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:258]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:254]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:250]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:246]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:242]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:238]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:234]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:230]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:226]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:222]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:218]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:214]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:210]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:206]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:201]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:197]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:193]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:189]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:185]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:181]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:177]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:173]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:169]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/afs/athena.mit.edu/user/j/a/jatron/Documents/6.111/6.111-Final-Project/Oscilloscope_v1/Oscilloscope_v1.srcs/sources_1/new/Text.v:165]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1613 ; free virtual = 9463
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Oscilloscope_v1__GB0 |           1|     22282|
|2     |Oscilloscope_v1__GB1 |           1|     29054|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 21    
	   5 Input     32 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 55    
	   3 Input     12 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 16    
	   2 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 9     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	              100 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 18    
	               12 Bit    Registers := 97    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 6     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 73    
+---Multipliers : 
	                 4x12  Multipliers := 2     
	                 3x12  Multipliers := 2     
	                 2x12  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 18    
	  24 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 14    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 52    
	   6 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 6     
	  26 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Oscilloscope_v1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ScopeSettings 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 12    
	   2 Input     10 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Multipliers : 
	                 2x12  Multipliers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 5     
Module debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module ButtonSinglePulse__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ButtonSinglePulse__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ButtonSinglePulse__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ButtonSinglePulse 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module ToggleChannels 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module ADCController 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EdgeTypeDetector__1 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 9     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 3x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module EdgeTypeDetector 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 9     
	               12 Bit    Registers := 9     
	                5 Bit    Registers := 1     
+---Multipliers : 
	                 3x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module BufferSelector 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module buffer__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module buffer__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module buffer__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module buffer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 8     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
Module SelectChannelData 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module TriggerRisingEdgeSteady 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 6     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module MeasureSignal__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
+---Multipliers : 
	                 4x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MeasureSignal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
+---Multipliers : 
	                 4x12  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module xvga1280_1024 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Grid 
Detailed RTL Component Info : 
+---Registers : 
	              100 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  24 Input     12 Bit        Muxes := 1     
Module Curve 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Curve__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module HorizontalLineSprite 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module YPixelToVoltage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module Text 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 52    
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 15    
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 15    
+---Muxes : 
	  26 Input      1 Bit        Muxes := 2     
Module DecimalToROMLocation 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
Module ConvertBCD 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 9     
	   2 Input      4 Bit       Adders := 7     
+---Registers : 
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1613 ; free virtual = 9463
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1613 ; free virtual = 9463
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1613 ; free virtual = 9463

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Oscilloscope_v1__GB0 |           1|     22282|
|2     |Oscilloscope_v1__GB1 |           1|     29054|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[4][0]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[4][12]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[4][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myEdgeTypeDetectorChannel2/\intermediates_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[2][12]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/intermediates_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[4][0]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[4][12]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[4][13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myEdgeTypeDetectorChannel1/\intermediates_reg[2][0] )
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[2][12]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/intermediates_reg[2][13]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[0]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[1]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[2]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[3]' (FDE) to 'i_0/myEdgeTypeDetectorChannel2/estimatedSlope_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myEdgeTypeDetectorChannel2/\estimatedSlope_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[0]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[1]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[2]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[3]' (FDE) to 'i_0/myEdgeTypeDetectorChannel1/estimatedSlope_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myEdgeTypeDetectorChannel1/\estimatedSlope_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_0/myToggleChannels/DRPAddress_reg[0]' (FDE) to 'i_0/myToggleChannels/DRPAddress_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myToggleChannels/DRPAddress_reg[1]' (FDE) to 'i_0/myToggleChannels/DRPAddress_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_0/myToggleChannels/DRPAddress_reg[2]' (FDE) to 'i_0/myToggleChannels/DRPAddress_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/myToggleChannels/DRPAddress_reg[5]' (FDE) to 'i_0/myToggleChannels/DRPAddress_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myToggleChannels/\DRPAddress_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myToggleChannels/DRPWriteEnable_reg)
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[0]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[1]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[2]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[3]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[4]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[5]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[6]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[7]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[8]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeight_reg[9]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/gridDisplayX_reg[11]' (FD) to 'i_0/myGrid/gridDisplayY_reg[11]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[0]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[1]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/yCursor1ToVoltage/\pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2] )
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[0]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[1]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[2]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[3]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[4]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[5]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[6]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[7]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[8]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_0/yCursor1ToVoltage/scaleTimesDisplayHeightCycle1_reg[9]' (FD) to 'i_0/yCursor1ToVoltage/pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myGrid/\gridDisplayY_reg[11] )
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[0]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[12]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[13]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[14]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[15]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[16]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[17]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[18]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[19]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[20]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[21]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[22]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[23]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[24]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[25]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[26]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[27]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[28]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[29]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[30]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[31]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[32]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[33]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[34]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[35]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[36]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[37]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[38]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[39]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[40]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[41]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[42]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[43]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[44]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[45]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[46]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[47]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[48]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[49]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[50]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[51]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[52]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[53]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[54]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[55]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[56]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[57]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[58]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[59]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[60]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[61]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[62]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[63]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[64]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[65]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[66]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[67]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[68]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_0/myGrid/pixel_reg[69]' (FDR) to 'i_0/myGrid/pixel_reg[1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/myGrid/\pixel_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/yCursor1ToVoltage/\pixelsRelativeToZeroVoltsTimesVoltageRangeTimesDefaultScale_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/curveChannel1/\curveDisplayY_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/curveChannel2/\curveDisplayY_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/mytls/\spriteDisplayX_reg[11] )
WARNING: [Synth 8-3332] Sequential element (DRPWriteEnable_reg) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (DRPAddress_reg[6]) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (DRPAddress_reg[5]) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (DRPAddress_reg[2]) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (DRPAddress_reg[1]) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (DRPAddress_reg[0]) is unused and will be removed from module ToggleChannels.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][13]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][12]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][11]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][10]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][9]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][8]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][7]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[4]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[3]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[2]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[1]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (estimatedSlope_reg[0]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][0]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][0]) is unused and will be removed from module EdgeTypeDetector__1.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (intermediates_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (smoothedSample_reg[7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[0][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[1][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[2][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][8]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[3][7]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][13]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][12]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][11]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][10]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][9]) is unused and will be removed from module EdgeTypeDetector.
WARNING: [Synth 8-3332] Sequential element (previousSmoothedSamples_reg[4][8]) is unused and will be removed from module EdgeTypeDetector.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/cursor1VoltageDecimalToROMLocation/\character2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/myText/\displayX1_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/myText/\displayX1_reg[11] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1573 ; free virtual = 9423
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1480.445 ; gain = 585.258 ; free physical = 1573 ; free virtual = 9423

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Oscilloscope_v1__GB0 |           1|      9744|
|2     |Oscilloscope_v1__GB1 |           1|      1873|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'ClockDivider/clk_out1' to pin 'ClockDivider/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1496.426 ; gain = 601.238 ; free physical = 1480 ; free virtual = 9330
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |Oscilloscope_v1__GB0 |           1|      9744|
|2     |Oscilloscope_v1__GB1 |           1|      1873|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1454 ; free virtual = 9304
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1454 ; free virtual = 9304

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1454 ; free virtual = 9304
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel1:readAddress[0] to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram0 has unconnected pin dinb[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module bram1 has unconnected pin dinb[0]
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin Buffer2Channel2:readAddress[0] to constant 0
CRITICAL WARNING: [Synth 8-4442] BlackBox module characterBRAM has unconnected pin clkb
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1453 ; free virtual = 9303
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1453 ; free virtual = 9303
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1453 ; free virtual = 9303
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name             | RTL Name                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|EdgeTypeDetector        | previousSmoothedSamples_reg[4][6]  | 5      | 14    | NO           | NO                 | YES               | 14     | 0       | 
|TriggerRisingEdgeSteady | genblk1[4].previousData_reg[5][11] | 6      | 12    | NO           | NO                 | YES               | 12     | 0       | 
|Text                    | displayX4_reg[10]                  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Text                    | displayY4_reg[10]                  | 3      | 11    | NO           | NO                 | YES               | 11     | 0       | 
|Text                    | blankOut_reg                       | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Text                    | previousPixel4_reg[11]             | 4      | 6     | NO           | NO                 | NO                | 6      | 0       | 
+------------------------+------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         8|
|3     |CharactersROM |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |CharactersROM     |     1|
|2     |blk_mem_gen_0     |     1|
|3     |blk_mem_gen_0__10 |     1|
|4     |blk_mem_gen_0__4  |     1|
|5     |blk_mem_gen_0__5  |     1|
|6     |blk_mem_gen_0__6  |     1|
|7     |blk_mem_gen_0__7  |     1|
|8     |blk_mem_gen_0__8  |     1|
|9     |blk_mem_gen_0__9  |     1|
|10    |clk_wiz_0         |     1|
|11    |CARRY4            |  1400|
|12    |DSP48E1           |     4|
|13    |DSP48E1_2         |     1|
|14    |DSP48E1_3         |     1|
|15    |LUT1              |  1197|
|16    |LUT2              |  2733|
|17    |LUT3              |  1263|
|18    |LUT4              |   508|
|19    |LUT5              |   136|
|20    |LUT6              |  1146|
|21    |MUXF7             |    13|
|22    |MUXF8             |     6|
|23    |SRL16E            |    55|
|24    |XADC              |     1|
|25    |XORCY             |   108|
|26    |FDRE              |  1579|
|27    |FDSE              |     6|
|28    |IBUF              |    12|
|29    |OBUF              |    25|
|30    |OBUFT             |    21|
+------+------------------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------+------+
|      |Instance                             |Module                   |Cells |
+------+-------------------------------------+-------------------------+------+
|1     |top                                  |                         | 10411|
|2     |  myss                               |ScopeSettings            |  3088|
|3     |  nolabel_line138                    |debounce__1              |    53|
|4     |  nolabel_line139                    |debounce__2              |    53|
|5     |  nolabel_line140                    |debounce__3              |    53|
|6     |  nolabel_line141                    |debounce                 |    53|
|7     |  nolabel_line143                    |ButtonSinglePulse__1     |     3|
|8     |  nolabel_line144                    |ButtonSinglePulse__2     |     3|
|9     |  nolabel_line145                    |ButtonSinglePulse__3     |     3|
|10    |  nolabel_line146                    |ButtonSinglePulse        |     3|
|11    |  simultaneousSamplingXADC           |SimultaneousSamplingXADC |     1|
|12    |  myToggleChannels                   |ToggleChannels           |    42|
|13    |  adcc                               |ADCController            |   111|
|14    |  myEdgeTypeDetectorChannel1         |EdgeTypeDetector__1      |   288|
|15    |  myEdgeTypeDetectorChannel2         |EdgeTypeDetector         |   288|
|16    |  mybs                               |BufferSelector           |     2|
|17    |  BufferChannel1                     |buffer__4                |   247|
|18    |  Buffer2Channel1                    |buffer__5                |   228|
|19    |  BufferChannel2                     |buffer__6                |   247|
|20    |  Buffer2Channel2                    |buffer                   |   228|
|21    |  mySelectChannelData                |SelectChannelData        |    46|
|22    |  Trigger                            |TriggerRisingEdgeSteady  |    66|
|23    |  myMeasureSignalChannel1            |MeasureSignal__1         |   226|
|24    |  myMeasureSignalChannel2            |MeasureSignal            |   226|
|25    |  myXVGA                             |xvga1280_1024            |    73|
|26    |  myGrid                             |Grid                     |    49|
|27    |  curveChannel1                      |Curve                    |   171|
|28    |  curveChannel2                      |Curve__parameterized0    |   180|
|29    |  mytls                              |HorizontalLineSprite     |   114|
|30    |  yCursor1ToVoltage                  |YPixelToVoltage          |   568|
|31    |  myText                             |Text                     |  3511|
|32    |  cursor1VoltageDecimalToROMLocation |DecimalToROMLocation     |    13|
|33    |  cursor1ConvertBCD                  |ConvertBCD               |    90|
+------+-------------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1522.457 ; gain = 627.270 ; free physical = 1453 ; free virtual = 9303
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 97 critical warnings and 438 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1522.457 ; gain = 161.449 ; free physical = 1453 ; free virtual = 9304
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1522.465 ; gain = 627.277 ; free physical = 1453 ; free virtual = 9304
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 108 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 108 instances

INFO: [Common 17-83] Releasing license: Synthesis
248 Infos, 245 Warnings, 97 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1554.477 ; gain = 574.727 ; free physical = 1454 ; free virtual = 9305
report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1586.492 ; gain = 0.000 ; free physical = 1455 ; free virtual = 9308
INFO: [Common 17-206] Exiting Vivado at Tue Nov 29 16:21:12 2016...
