

================================================================
== Vitis HLS Report for 'get_delta_matrix_weights1_1'
================================================================
* Date:           Fri May 30 21:43:16 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        BACKPROP
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.703 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4200|     4200|  33.600 us|  33.600 us|  4200|  4200|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- get_delta_matrix_weights1_loop1     |     4199|     4199|       323|          -|          -|    13|        no|
        | + get_delta_matrix_weights1_loop1_1  |      320|      320|         5|          -|          -|    64|        no|
        +--------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      89|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      67|    -|
|Register             |        -|     -|      108|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      108|     156|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln191_fu_132_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln194_fu_169_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln196_fu_184_p2   |         +|   0|  0|  17|          10|          10|
    |p_sum_fu_142_p2       |         +|   0|  0|  19|          12|          12|
    |icmp_ln191_fu_126_p2  |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln194_fu_163_p2  |      icmp|   0|  0|  15|           7|           8|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  89|          44|          35|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  49|          9|    1|          9|
    |i_fu_52    |   9|          2|    4|          8|
    |j_reg_101  |   9|          2|    7|         14|
    +-----------+----+-----------+-----+-----------+
    |Total      |  67|         13|   12|         31|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |add_ln191_reg_215  |   4|   0|    4|          0|
    |add_ln194_reg_238  |   7|   0|    7|          0|
    |add_ln196_reg_248  |  10|   0|   10|          0|
    |ap_CS_fsm          |   8|   0|    8|          0|
    |empty_reg_225      |  64|   0|   64|          0|
    |i_fu_52            |   4|   0|    4|          0|
    |j_reg_101          |   7|   0|    7|          0|
    |tmp_reg_230        |   4|   0|   10|          6|
    +-------------------+----+----+-----+-----------+
    |Total              | 108|   0|  114|          6|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|grp_fu_990_p_din0           |  out|   64|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|grp_fu_990_p_din1           |  out|   64|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|grp_fu_990_p_dout0          |   in|   64|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|grp_fu_990_p_ce             |  out|    1|  ap_ctrl_hs|  get_delta_matrix_weights1.1|  return value|
|delta_weights1_address0     |  out|   10|   ap_memory|               delta_weights1|         array|
|delta_weights1_ce0          |  out|    1|   ap_memory|               delta_weights1|         array|
|delta_weights1_we0          |  out|    1|   ap_memory|               delta_weights1|         array|
|delta_weights1_d0           |  out|   64|   ap_memory|               delta_weights1|         array|
|output_difference_address0  |  out|    6|   ap_memory|            output_difference|         array|
|output_difference_ce0       |  out|    1|   ap_memory|            output_difference|         array|
|output_difference_q0        |   in|   64|   ap_memory|            output_difference|         array|
|training_data_address0      |  out|   12|   ap_memory|                training_data|         array|
|training_data_ce0           |  out|    1|   ap_memory|                training_data|         array|
|training_data_q0            |   in|   64|   ap_memory|                training_data|         array|
|idx                         |   in|   12|     ap_none|                          idx|        scalar|
+----------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 2 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [data/benchmarks/backprop/backprop.c:189]   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %training_data, void @empty_8, i32 0, i32 0, void @empty_42, i32 4294967295, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %idx" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 11 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 0, i4 %i" [data/benchmarks/backprop/backprop.c:189]   --->   Operation 12 'store' 'store_ln189' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 13 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.39>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_31 = load i4 %i" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 14 'load' 'i_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.70ns)   --->   "%icmp_ln191 = icmp_eq  i4 %i_31, i4 13" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 15 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.70ns)   --->   "%add_ln191 = add i4 %i_31, i4 1" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 16 'add' 'add_ln191' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln191, void %get_delta_matrix_weights1_loop1_1.split, void %for.end11" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 17 'br' 'br_ln191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i4 %i_31" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 18 'zext' 'zext_ln191' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.74ns)   --->   "%p_sum = add i12 %zext_ln191, i12 %idx_read" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 19 'add' 'p_sum' <Predicate = (!icmp_ln191)> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%p_sum_cast = zext i12 %p_sum" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 20 'zext' 'p_sum_cast' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%training_data_addr = getelementptr i64 %training_data, i64 0, i64 %p_sum_cast" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 21 'getelementptr' 'training_data_addr' <Predicate = (!icmp_ln191)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 22 'load' 'training_data_load' <Predicate = (!icmp_ln191)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln199 = ret" [data/benchmarks/backprop/backprop.c:199]   --->   Operation 23 'ret' 'ret_ln199' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln192 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 13, i64 13, i64 13" [data/benchmarks/backprop/backprop.c:192]   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln192' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23" [data/benchmarks/backprop/backprop.c:198]   --->   Operation 25 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (1.64ns)   --->   "%training_data_load = load i12 %training_data_addr" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 26 'load' 'training_data_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2119> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = bitcast i64 %training_data_load" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 27 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %i_31, i6 0" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 28 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln194 = br void %for.inc" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 29 'br' 'br_ln194' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.09>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln194, void %for.inc.split, i7 0, void %get_delta_matrix_weights1_loop1_1.split" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 30 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.70ns)   --->   "%icmp_ln194 = icmp_eq  i7 %j, i7 64" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 31 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln194 = add i7 %j, i7 1" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 32 'add' 'add_ln194' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln194 = br i1 %icmp_ln194, void %for.inc.split, void %for.inc9" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 33 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i7 %j" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 34 'zext' 'zext_ln194' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i7 %j" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 35 'zext' 'zext_ln194_1' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%output_difference_addr = getelementptr i64 %output_difference, i64 0, i64 %zext_ln194" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 36 'getelementptr' 'output_difference_addr' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 37 'load' 'output_difference_load' <Predicate = (!icmp_ln194)> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_4 : Operation 38 [1/1] (0.72ns)   --->   "%add_ln196 = add i10 %zext_ln194_1, i10 %tmp" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 38 'add' 'add_ln196' <Predicate = (!icmp_ln194)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln189 = store i4 %add_ln191, i4 %i" [data/benchmarks/backprop/backprop.c:189]   --->   Operation 39 'store' 'store_ln189' <Predicate = (icmp_ln194)> <Delay = 0.38>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln191 = br void %get_delta_matrix_weights1_loop1_1" [data/benchmarks/backprop/backprop.c:191]   --->   Operation 40 'br' 'br_ln191' <Predicate = (icmp_ln194)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 5.21>
ST_5 : Operation 41 [1/2] (0.71ns)   --->   "%output_difference_load = load i6 %output_difference_addr" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 41 'load' 'output_difference_load' <Predicate = true> <Delay = 0.71> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.71> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_5 : Operation 42 [4/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 42 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.50>
ST_6 : Operation 43 [3/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 43 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.50>
ST_7 : Operation 44 [2/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 44 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln195 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [data/benchmarks/backprop/backprop.c:195]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln195' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [data/benchmarks/backprop/backprop.c:197]   --->   Operation 46 'specloopname' 'specloopname_ln197' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/4] (4.50ns)   --->   "%mul = dmul i64 %empty, i64 %output_difference_load" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 47 'dmul' 'mul' <Predicate = true> <Delay = 4.50> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.50> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln196 = zext i10 %add_ln196" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 48 'zext' 'zext_ln196' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%delta_weights1_addr = getelementptr i64 %delta_weights1, i64 0, i64 %zext_ln196" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 49 'getelementptr' 'delta_weights1_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (1.20ns)   --->   "%store_ln196 = store i64 %mul, i10 %delta_weights1_addr" [data/benchmarks/backprop/backprop.c:196]   --->   Operation 50 'store' 'store_ln196' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 832> <RAM>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln194 = br void %for.inc" [data/benchmarks/backprop/backprop.c:194]   --->   Operation 51 'br' 'br_ln194' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delta_weights1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ output_difference]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ training_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 011111111]
specinterface_ln0       (specinterface    ) [ 000000000]
idx_read                (read             ) [ 001111111]
store_ln189             (store            ) [ 000000000]
br_ln191                (br               ) [ 000000000]
i_31                    (load             ) [ 000100000]
icmp_ln191              (icmp             ) [ 001111111]
add_ln191               (add              ) [ 000111111]
br_ln191                (br               ) [ 000000000]
zext_ln191              (zext             ) [ 000000000]
p_sum                   (add              ) [ 000000000]
p_sum_cast              (zext             ) [ 000000000]
training_data_addr      (getelementptr    ) [ 000100000]
ret_ln199               (ret              ) [ 000000000]
speclooptripcount_ln192 (speclooptripcount) [ 000000000]
specloopname_ln198      (specloopname     ) [ 000000000]
training_data_load      (load             ) [ 000000000]
empty                   (bitcast          ) [ 000011111]
tmp                     (bitconcatenate   ) [ 000011111]
br_ln194                (br               ) [ 001111111]
j                       (phi              ) [ 000010000]
icmp_ln194              (icmp             ) [ 001111111]
add_ln194               (add              ) [ 001111111]
br_ln194                (br               ) [ 000000000]
zext_ln194              (zext             ) [ 000000000]
zext_ln194_1            (zext             ) [ 000000000]
output_difference_addr  (getelementptr    ) [ 000001000]
add_ln196               (add              ) [ 000001111]
store_ln189             (store            ) [ 000000000]
br_ln191                (br               ) [ 000000000]
output_difference_load  (load             ) [ 000000111]
speclooptripcount_ln195 (speclooptripcount) [ 000000000]
specloopname_ln197      (specloopname     ) [ 000000000]
mul                     (dmul             ) [ 000000000]
zext_ln196              (zext             ) [ 000000000]
delta_weights1_addr     (getelementptr    ) [ 000000000]
store_ln196             (store            ) [ 000000000]
br_ln194                (br               ) [ 001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delta_weights1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delta_weights1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_difference">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_difference"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="idx">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="idx"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="idx_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="12" slack="0"/>
<pin id="58" dir="0" index="1" bw="12" slack="0"/>
<pin id="59" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="idx_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="training_data_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="64" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="12" slack="0"/>
<pin id="66" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_data_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="12" slack="0"/>
<pin id="71" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_data_load/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_difference_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="64" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="7" slack="0"/>
<pin id="79" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_difference_addr/4 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="output_difference_load/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="delta_weights1_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="10" slack="0"/>
<pin id="92" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delta_weights1_addr/8 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln196_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="10" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln196/8 "/>
</bind>
</comp>

<comp id="101" class="1005" name="j_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="j_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="7" slack="0"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="1" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="2"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="store_ln189_store_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="4" slack="0"/>
<pin id="121" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_31_load_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_31/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="icmp_ln191_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="0" index="1" bw="4" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln191_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln191/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln191_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln191/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="p_sum_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="1"/>
<pin id="145" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_sum/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_sum_cast_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="12" slack="0"/>
<pin id="149" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_sum_cast/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="empty_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="64" slack="0"/>
<pin id="154" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="10" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="0"/>
<pin id="160" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="icmp_ln194_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="7" slack="0"/>
<pin id="165" dir="0" index="1" bw="7" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="add_ln194_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="7" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln194/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln194_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="7" slack="0"/>
<pin id="177" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln194_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="7" slack="0"/>
<pin id="182" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln194_1/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln196_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="7" slack="0"/>
<pin id="186" dir="0" index="1" bw="10" slack="1"/>
<pin id="187" dir="1" index="2" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln196/4 "/>
</bind>
</comp>

<comp id="189" class="1004" name="store_ln189_store_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="2"/>
<pin id="191" dir="0" index="1" bw="4" slack="3"/>
<pin id="192" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln189/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="zext_ln196_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="10" slack="4"/>
<pin id="195" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln196/8 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="4" slack="0"/>
<pin id="199" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="204" class="1005" name="idx_read_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="12" slack="1"/>
<pin id="206" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="idx_read "/>
</bind>
</comp>

<comp id="215" class="1005" name="add_ln191_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="2"/>
<pin id="217" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="add_ln191 "/>
</bind>
</comp>

<comp id="220" class="1005" name="training_data_addr_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="12" slack="1"/>
<pin id="222" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="training_data_addr "/>
</bind>
</comp>

<comp id="225" class="1005" name="empty_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="64" slack="2"/>
<pin id="227" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="230" class="1005" name="tmp_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="10" slack="1"/>
<pin id="232" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="238" class="1005" name="add_ln194_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="7" slack="0"/>
<pin id="240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln194 "/>
</bind>
</comp>

<comp id="243" class="1005" name="output_difference_addr_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="6" slack="1"/>
<pin id="245" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_addr "/>
</bind>
</comp>

<comp id="248" class="1005" name="add_ln196_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="10" slack="4"/>
<pin id="250" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln196 "/>
</bind>
</comp>

<comp id="253" class="1005" name="output_difference_load_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_difference_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="28" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="112" pin="2"/><net_sink comp="95" pin=1"/></net>

<net id="117"><net_src comp="82" pin="3"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="123" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="26" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="123" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="146"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="142" pin="2"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="155"><net_src comp="69" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="161"><net_src comp="38" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="40" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="105" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="44" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="105" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="105" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="183"><net_src comp="105" pin="4"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="196"><net_src comp="193" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="200"><net_src comp="52" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="202"><net_src comp="197" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="203"><net_src comp="197" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="207"><net_src comp="56" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="218"><net_src comp="132" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="223"><net_src comp="62" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="228"><net_src comp="152" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="233"><net_src comp="156" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="241"><net_src comp="169" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="246"><net_src comp="75" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="251"><net_src comp="184" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="256"><net_src comp="82" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="112" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delta_weights1 | {8 }
	Port: training_data | {}
 - Input state : 
	Port: get_delta_matrix_weights1.1 : output_difference | {4 5 }
	Port: get_delta_matrix_weights1.1 : training_data | {2 3 }
	Port: get_delta_matrix_weights1.1 : idx | {1 }
  - Chain level:
	State 1
		store_ln189 : 1
	State 2
		icmp_ln191 : 1
		add_ln191 : 1
		br_ln191 : 2
		zext_ln191 : 1
		p_sum : 2
		p_sum_cast : 3
		training_data_addr : 4
		training_data_load : 5
	State 3
		empty : 1
	State 4
		icmp_ln194 : 1
		add_ln194 : 1
		br_ln194 : 2
		zext_ln194 : 1
		zext_ln194_1 : 1
		output_difference_addr : 2
		output_difference_load : 3
		add_ln196 : 2
	State 5
		mul : 1
	State 6
	State 7
	State 8
		delta_weights1_addr : 1
		store_ln196 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   dmul   |      grp_fu_112     |    8    |   275   |   108   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln191_fu_132  |    0    |    0    |    12   |
|    add   |     p_sum_fu_142    |    0    |    0    |    19   |
|          |   add_ln194_fu_169  |    0    |    0    |    14   |
|          |   add_ln196_fu_184  |    0    |    0    |    17   |
|----------|---------------------|---------|---------|---------|
|   icmp   |  icmp_ln191_fu_126  |    0    |    0    |    12   |
|          |  icmp_ln194_fu_163  |    0    |    0    |    14   |
|----------|---------------------|---------|---------|---------|
|   read   | idx_read_read_fu_56 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln191_fu_138  |    0    |    0    |    0    |
|          |  p_sum_cast_fu_147  |    0    |    0    |    0    |
|   zext   |  zext_ln194_fu_175  |    0    |    0    |    0    |
|          | zext_ln194_1_fu_180 |    0    |    0    |    0    |
|          |  zext_ln196_fu_193  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|      tmp_fu_156     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    8    |   275   |   196   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|       add_ln191_reg_215      |    4   |
|       add_ln194_reg_238      |    7   |
|       add_ln196_reg_248      |   10   |
|         empty_reg_225        |   64   |
|           i_reg_197          |    4   |
|       idx_read_reg_204       |   12   |
|           j_reg_101          |    7   |
|output_difference_addr_reg_243|    6   |
|output_difference_load_reg_253|   64   |
|          tmp_reg_230         |   10   |
|  training_data_addr_reg_220  |   12   |
+------------------------------+--------+
|             Total            |   200  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   6  |   12   ||    9    |
|    grp_fu_112    |  p1  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   164  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |   275  |   196  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   200  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |   475  |   223  |
+-----------+--------+--------+--------+--------+
