in_source: |-
  section .data:
      what: "What's your name??? 0"
      hello: "Hello, "
      buffer: resb 5
      pointer: what
      start: hello
      buf_pointer: buffer


  section .text:
      di
      move r1, #1                 @ в r1 будут записываться символы со ввода
      move r3, #48                 @ в r3 лежит 0 для сравнения
      ei

      .loop:
          load r0, (pointer)      @ кладём в r0 символ
          cmp r0, r3              @ проверяем на нуль-терминатор
          jz .read_loop           @ если попался нуль-терминатор, то переходим к следующему шагу
          out r0, 1               @ иначе выводим символ
          load r0, pointer
          inc r0
          store r0, pointer       @ переключаем указатель на следующий символ
          jmp .loop

      .read_loop:
          di
          cmp r1, r3              @ проверяем на ноль регистр куда записывается ввод
          jz .ans_loop               @ если встретили нуль-терминатор, то ввод считан, можно переходить к выводу
          ei
          jmp .read_loop


      .ans_loop:
          load r0, (start)      @ загрузка символа
          cmp r0, r3              @ проверка на нуль-терминатор
          jz .end                 @ если дошли до нуль терминатора, то вывод окончен
          out r0, 1               @ иначе выводим символ

          load r0, start
          inc r0
          store r0, start       @ обновляем указатель

          jmp .loop

      .end:
          halt


  .int1:
      in r1, 0
      store r1, (buf_pointer)
      load r2, buf_pointer
      inc r2
      store r2, buf_pointer
      iret
in_stdin: |-
  [(0, 'A'), (100, 'l'), (200, 'e'), (300, 'x'), (300, 'x'), (300, 'x'), (300, 'x'), (600, '0')]
out_code: |-
  [{"opcode": "jmp", "op": 37, "addrType": 0, "term": [0, ".text"]},
   {"data": 87, "term": [1, ""]},
   {"data": 104, "term": [2, ""]},
   {"data": 97, "term": [3, ""]},
   {"data": 116, "term": [4, ""]},
   {"data": 39, "term": [5, ""]},
   {"data": 115, "term": [6, ""]},
   {"data": 32, "term": [7, ""]},
   {"data": 121, "term": [8, ""]},
   {"data": 111, "term": [9, ""]},
   {"data": 117, "term": [10, ""]},
   {"data": 114, "term": [11, ""]},
   {"data": 32, "term": [12, ""]},
   {"data": 110, "term": [13, ""]},
   {"data": 97, "term": [14, ""]},
   {"data": 109, "term": [15, ""]},
   {"data": 101, "term": [16, ""]},
   {"data": 63, "term": [17, ""]},
   {"data": 63, "term": [18, ""]},
   {"data": 63, "term": [19, ""]},
   {"data": 32, "term": [20, ""]},
   {"data": 48, "term": [21, ""]},
   {"data": 72, "term": [22, ""]},
   {"data": 101, "term": [23, ""]},
   {"data": 108, "term": [24, ""]},
   {"data": 108, "term": [25, ""]},
   {"data": 111, "term": [26, ""]},
   {"data": 44, "term": [27, ""]},
   {"data": 32, "term": [28, ""]},
   {"data": 0, "term": [29, ""]},
   {"data": 0, "term": [30, ""]},
   {"data": 0, "term": [31, ""]},
   {"data": 0, "term": [32, ""]},
   {"data": 0, "term": [33, ""]},
   {"data": 1, "term": [34, "what"]},
   {"data": 22, "term": [35, "hello"]},
   {"data": 29, "term": [36, "buffer"]},
   {"opcode": "di", "addrType": 3, "term": [37, ""]},
   {"opcode": "move", "reg": 1, "op": 1, "addrType": 0, "term": [38, ""]},
   {"opcode": "move", "reg": 3, "op": 48, "addrType": 0, "term": [39, ""]},
   {"opcode": "ei", "addrType": 3, "term": [40, ""]},
   {"opcode": "load", "reg": 0, "op": 34, "addrType": 1, "term": [41, "pointer"]},
   {"opcode": "cmp", "op1": 0, "op2": 3, "addrType": 2, "term": [42, ""]},
   {"opcode": "jz", "op": 49, "addrType": 0, "term": [43, ".read_loop"]},
   {"opcode": "out", "reg": 0, "op": 1, "addrType": 4, "term": [44, ""]},
   {"opcode": "load", "reg": 0, "op": 34, "addrType": 0, "term": [45, "pointer"]},
   {"opcode": "inc", "op": 0, "addrType": 2, "term": [46, ""]},
   {"opcode": "store", "reg": 0, "op": 34, "addrType": 0, "term": [47, "pointer"]},
   {"opcode": "jmp", "op": 41, "addrType": 0, "term": [48, ".loop"]},
   {"opcode": "di", "addrType": 3, "term": [49, ""]},
   {"opcode": "cmp", "op1": 1, "op2": 3, "addrType": 2, "term": [50, ""]},
   {"opcode": "jz", "op": 54, "addrType": 0, "term": [51, ".ans_loop"]},
   {"opcode": "ei", "addrType": 3, "term": [52, ""]},
   {"opcode": "jmp", "op": 49, "addrType": 0, "term": [53, ".read_loop"]},
   {"opcode": "load", "reg": 0, "op": 35, "addrType": 1, "term": [54, "start"]},
   {"opcode": "cmp", "op1": 0, "op2": 3, "addrType": 2, "term": [55, ""]},
   {"opcode": "jz", "op": 62, "addrType": 0, "term": [56, ".end"]},
   {"opcode": "out", "reg": 0, "op": 1, "addrType": 4, "term": [57, ""]},
   {"opcode": "load", "reg": 0, "op": 35, "addrType": 0, "term": [58, "start"]},
   {"opcode": "inc", "op": 0, "addrType": 2, "term": [59, ""]},
   {"opcode": "store", "reg": 0, "op": 35, "addrType": 0, "term": [60, "start"]},
   {"opcode": "jmp", "op": 41, "addrType": 0, "term": [61, ".loop"]},
   {"opcode": "halt", "addrType": 3, "term": [62, ""]},
   {"opcode": "in", "reg": 1, "op": 0, "addrType": 4, "term": [63, ""]},
   {"opcode": "store", "reg": 1, "op": 36, "addrType": 1, "term": [64, "buf_pointer"]},
   {"opcode": "load", "reg": 2, "op": 36, "addrType": 0, "term": [65, "buf_pointer"]},
   {"opcode": "inc", "op": 2, "addrType": 2, "term": [66, ""]},
   {"opcode": "store", "reg": 2, "op": 36, "addrType": 0, "term": [67, "buf_pointer"]},
   {"opcode": "iret", "addrType": 3, "term": [68, ""]},
   {"int1": 63}]
out_stdout: |
  source LoC: 56 code instr: 70
  ============================================================
  What's your name??? Hello, Alex

  instr_counter: 359 ticks: 1340

out_log: |
  DEBUG   machine:tick          
  	TICK: 1   PC: 0   Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 0 | ir: jmp| ipc: 0 |  MEM(PC) -> IR | 	[instruction: jmp #0] |PORT_0: 0 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 2   PC: 0   Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: jmp| ipc: 0 |  IR[OPERAND] -> AR | 	[instruction: jmp #0] |PORT_0: 0 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 3   PC: 37  Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: jmp| ipc: 0 |  0 + AR -> PC | 	[instruction: jmp #0] |PORT_0: 0 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 4   PC: 37  Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: di| ipc: 0 |  MEM[PC] -> IR | 	[instruction: di #37] |PORT_0: 0 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 5   PC: 38  Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: di| ipc: 0 |  INT_ON; PC + 1 -> PC | 	[instruction: di #37] |PORT_0: 0 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 6   PC: 38  Z_FLAG:   0 
  	r0: 0 |  r1: 0 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  MEM[PC] -> IR | 	[instruction: move #38] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 7   PC: 38  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  IR(OPERAND) -> R1 | 	[instruction: move #38] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 8   PC: 39  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  PC + 1 -> PC | 	[instruction: move #38] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 9   PC: 39  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 0 | r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  MEM[PC] -> IR | 	[instruction: move #39] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 10  PC: 39  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  IR(OPERAND) -> R3 | 	[instruction: move #39] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 11  PC: 40  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: move| ipc: 0 |  PC + 1 -> PC | 	[instruction: move #39] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 12  PC: 40  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: ei| ipc: 0 |  MEM[PC] -> IR | 	[instruction: ei #40] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: False | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 13  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 0 | ar: 37| ir: ei| ipc: 0 |  INT_OFF; PC + 1 -> PC | 	[instruction: ei #40] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: False | 
  DEBUG   machine:tick          
  	TICK: 14  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 37| ir: ei| ipc: 0 |  PC -> R12 | 	[instruction: ei #40] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 15  PC: 1048566 Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: {'int1': 63}| ir: ei| ipc: 0 |  ADDR_INT_VEC -> PC; MEM[PC] -> AR | 	[instruction: ei #40] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 16  PC: 63  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: {'int1': 63}| ir: ei| ipc: 0 |  0 + AR -> PC | 	[instruction: ei #40] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:check_and_handle_interruption START HANDLING INTERRUPTION
  DEBUG   machine:tick          
  	TICK: 17  PC: 63  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: {'int1': 63}| ir: in| ipc: 0 |  MEM[PC] -> IR | 	[instruction: in #63] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:execute_in    input: 'A'
  DEBUG   machine:tick          
  	TICK: 18  PC: 63  Z_FLAG:   0 
  	r0: 0 |  r1: 1 |  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 0 | ir: in| ipc: 0 |  IR(OPERAND) -> AR | 	[instruction: in #63] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 19  PC: 64  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 0 | ir: in| ipc: 0 |  PORT_0 -> R1; PC + 1 -> PC | 	[instruction: in #63] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 20  PC: 64  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 0 | ir: store| ipc: 0 |  MEM[PC] -> IR | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 21  PC: 64  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 0 |  IR(OPERAND) -> AR | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 22  PC: 64  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 64|  PC -> IPC | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 23  PC: 36  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 29| ir: store| ipc: 64|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 24  PC: 29  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 29| ir: store| ipc: 64|  0 + AR -> PC | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 25  PC: 29  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 29| ir: store| ipc: 64|  R1 -> MEM[PC] | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 26  PC: 65  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 29| ir: store| ipc: 64|  1 + IPC -> PC | 	[instruction: store #64] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 27  PC: 65  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 29| ir: load| ipc: 64|  MEM[PC] -> IR | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 28  PC: 65  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 64|  IR(OPERAND) -> AR | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 29  PC: 65  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 65|  PC -> IPC | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 30  PC: 36  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 0 | r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 65|  0 + AR -> PC | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 31  PC: 36  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 29| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 65|  MEM[PC] -> R2 | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 32  PC: 66  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 29| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 65|  1 + IPC -> PC | 	[instruction: load #65] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 33  PC: 66  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 29| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: inc| ipc: 65|  MEM[PC] -> IR | 	[instruction: inc #66] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 34  PC: 66  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: inc| ipc: 65|  1 + R2 -> R2 | 	[instruction: inc #66] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 35  PC: 67  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: inc| ipc: 65|  PC + 1 -> PC | 	[instruction: inc #66] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 36  PC: 67  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 65|  MEM[PC] -> IR | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 37  PC: 67  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 65|  IR(OPERAND) -> AR | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 38  PC: 67  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 67|  PC -> IPC | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 39  PC: 36  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 67|  0 + AR -> PC | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 40  PC: 36  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 67|  R2 -> MEM[PC] | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 41  PC: 68  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: store| ipc: 67|  1 + IPC -> PC | 	[instruction: store #67] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 42  PC: 68  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: iret| ipc: 67|  MEM[PC] -> IR | 	[instruction: iret #68] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 43  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: iret| ipc: 67|  R12 -> PC | 	[instruction: iret #68] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 44  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 36| ir: load| ipc: 67|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 45  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 46  PC: 41  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 47  PC: 34  Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 48  PC: 1   Z_FLAG:   0 
  	r0: 0 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 49  PC: 1   Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 50  PC: 42  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 51  PC: 42  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 52  PC: 43  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 53  PC: 43  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 54  PC: 44  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 55  PC: 44  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 56  PC: 44  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 0| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: '' << 'W'
  DEBUG   machine:tick          
  	TICK: 57  PC: 45  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 58  PC: 45  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 59  PC: 45  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 60  PC: 45  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 61  PC: 34  Z_FLAG:   0 
  	r0: 87|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 62  PC: 34  Z_FLAG:   0 
  	r0: 1 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 63  PC: 46  Z_FLAG:   0 
  	r0: 1 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 64  PC: 46  Z_FLAG:   0 
  	r0: 1 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 65  PC: 46  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 66  PC: 47  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 67  PC: 47  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 68  PC: 47  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 69  PC: 47  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 70  PC: 34  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 71  PC: 34  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 72  PC: 48  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 73  PC: 48  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 74  PC: 41  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 75  PC: 41  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 76  PC: 41  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 77  PC: 41  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 78  PC: 34  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 79  PC: 2   Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 80  PC: 2   Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 81  PC: 42  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 82  PC: 42  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 83  PC: 43  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 84  PC: 43  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 85  PC: 44  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 86  PC: 44  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 2 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 87  PC: 44  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 87| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: 'W' << 'h'
  DEBUG   machine:tick          
  	TICK: 88  PC: 45  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 89  PC: 45  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 90  PC: 45  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 91  PC: 45  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 92  PC: 34  Z_FLAG:   0 
  	r0: 104|  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 93  PC: 34  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 94  PC: 46  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 95  PC: 46  Z_FLAG:   0 
  	r0: 2 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 96  PC: 46  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 97  PC: 47  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 98  PC: 47  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 99  PC: 47  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 100 PC: 47  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 101 PC: 34  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 102 PC: 34  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 103 PC: 48  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 41| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 65 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 104 PC: 48  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  PC -> R12 | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 105 PC: 1048566 Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: {'int1': 63}| ir: store| ipc: 47|  ADDR_INT_VEC -> PC; MEM[PC] -> AR | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 106 PC: 63  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: {'int1': 63}| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:check_and_handle_interruption START HANDLING INTERRUPTION
  DEBUG   machine:tick          
  	TICK: 107 PC: 63  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: {'int1': 63}| ir: in| ipc: 47|  MEM[PC] -> IR | 	[instruction: in #63] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:execute_in    input: 'l'
  DEBUG   machine:tick          
  	TICK: 108 PC: 63  Z_FLAG:   0 
  	r0: 3 |  r1: 65|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 0 | ir: in| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: in #63] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 109 PC: 64  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 0 | ir: in| ipc: 47|  PORT_0 -> R1; PC + 1 -> PC | 	[instruction: in #63] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 110 PC: 64  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 0 | ir: store| ipc: 47|  MEM[PC] -> IR | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 111 PC: 64  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 112 PC: 64  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 64|  PC -> IPC | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 113 PC: 36  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 30| ir: store| ipc: 64|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 114 PC: 30  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 30| ir: store| ipc: 64|  0 + AR -> PC | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 115 PC: 30  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 30| ir: store| ipc: 64|  R1 -> MEM[PC] | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 116 PC: 65  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 30| ir: store| ipc: 64|  1 + IPC -> PC | 	[instruction: store #64] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 117 PC: 65  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 30| ir: load| ipc: 64|  MEM[PC] -> IR | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 118 PC: 65  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 64|  IR(OPERAND) -> AR | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 119 PC: 65  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 65|  PC -> IPC | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 120 PC: 36  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 65|  0 + AR -> PC | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 121 PC: 36  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 65|  MEM[PC] -> R2 | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 122 PC: 66  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 65|  1 + IPC -> PC | 	[instruction: load #65] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 123 PC: 66  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 30| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: inc| ipc: 65|  MEM[PC] -> IR | 	[instruction: inc #66] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 124 PC: 66  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: inc| ipc: 65|  1 + R2 -> R2 | 	[instruction: inc #66] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 125 PC: 67  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: inc| ipc: 65|  PC + 1 -> PC | 	[instruction: inc #66] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 126 PC: 67  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 65|  MEM[PC] -> IR | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 127 PC: 67  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 65|  IR(OPERAND) -> AR | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 128 PC: 67  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 67|  PC -> IPC | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 129 PC: 36  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 67|  0 + AR -> PC | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 130 PC: 36  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 67|  R2 -> MEM[PC] | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 131 PC: 68  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: store| ipc: 67|  1 + IPC -> PC | 	[instruction: store #67] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 132 PC: 68  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: iret| ipc: 67|  MEM[PC] -> IR | 	[instruction: iret #68] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 133 PC: 48  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: iret| ipc: 67|  R12 -> PC | 	[instruction: iret #68] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 134 PC: 48  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: jmp| ipc: 67|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 135 PC: 41  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: jmp| ipc: 67|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 136 PC: 41  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 36| ir: load| ipc: 67|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 137 PC: 41  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 138 PC: 41  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 139 PC: 34  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 140 PC: 3   Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 141 PC: 3   Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 142 PC: 42  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 143 PC: 42  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 144 PC: 43  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 145 PC: 43  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 146 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 147 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 3 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 148 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 104| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: 'Wh' << 'a'
  DEBUG   machine:tick          
  	TICK: 149 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 150 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 151 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 152 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 153 PC: 34  Z_FLAG:   0 
  	r0: 97|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 154 PC: 34  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 155 PC: 46  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 156 PC: 46  Z_FLAG:   0 
  	r0: 3 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 157 PC: 46  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 158 PC: 47  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 159 PC: 47  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 160 PC: 47  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 161 PC: 47  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 162 PC: 34  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 163 PC: 34  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 164 PC: 48  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 165 PC: 48  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 166 PC: 41  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 167 PC: 41  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 168 PC: 41  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 169 PC: 41  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 170 PC: 34  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 171 PC: 4   Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 172 PC: 4   Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 173 PC: 42  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 174 PC: 42  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 175 PC: 43  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 176 PC: 43  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 177 PC: 44  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 178 PC: 44  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 4 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 179 PC: 44  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: 'Wha' << 't'
  DEBUG   machine:tick          
  	TICK: 180 PC: 45  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 181 PC: 45  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 182 PC: 45  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 183 PC: 45  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 184 PC: 34  Z_FLAG:   0 
  	r0: 116|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 185 PC: 34  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 186 PC: 46  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 187 PC: 46  Z_FLAG:   0 
  	r0: 4 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 188 PC: 46  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 189 PC: 47  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 190 PC: 47  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 191 PC: 47  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 192 PC: 47  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 193 PC: 34  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 194 PC: 34  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 195 PC: 48  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 196 PC: 48  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 197 PC: 41  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 198 PC: 41  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 199 PC: 41  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 200 PC: 41  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 201 PC: 34  Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 5 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 202 PC: 5   Z_FLAG:   0 
  	r0: 5 |  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 5 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 203 PC: 5   Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 5 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 204 PC: 42  Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 48| ar: 5 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 108 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 205 PC: 42  Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 5 | ir: load| ipc: 41|  PC -> R12 | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 206 PC: 1048566 Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: load| ipc: 41|  ADDR_INT_VEC -> PC; MEM[PC] -> AR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 207 PC: 63  Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:check_and_handle_interruption START HANDLING INTERRUPTION
  DEBUG   machine:tick          
  	TICK: 208 PC: 63  Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: in| ipc: 41|  MEM[PC] -> IR | 	[instruction: in #63] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:execute_in    input: 'e'
  DEBUG   machine:tick          
  	TICK: 209 PC: 63  Z_FLAG:   0 
  	r0: 39|  r1: 108|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: in| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: in #63] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 210 PC: 64  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: in| ipc: 41|  PORT_0 -> R1; PC + 1 -> PC | 	[instruction: in #63] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 211 PC: 64  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: store| ipc: 41|  MEM[PC] -> IR | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 212 PC: 64  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 213 PC: 64  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 64|  PC -> IPC | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 214 PC: 36  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: store| ipc: 64|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 215 PC: 31  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: store| ipc: 64|  0 + AR -> PC | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 216 PC: 31  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: store| ipc: 64|  R1 -> MEM[PC] | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 217 PC: 65  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: store| ipc: 64|  1 + IPC -> PC | 	[instruction: store #64] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 218 PC: 65  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: load| ipc: 64|  MEM[PC] -> IR | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 219 PC: 65  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 64|  IR(OPERAND) -> AR | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 220 PC: 65  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  PC -> IPC | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 221 PC: 36  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  0 + AR -> PC | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 222 PC: 36  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  MEM[PC] -> R2 | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 223 PC: 66  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  1 + IPC -> PC | 	[instruction: load #65] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 224 PC: 66  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 31| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  MEM[PC] -> IR | 	[instruction: inc #66] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 225 PC: 66  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  1 + R2 -> R2 | 	[instruction: inc #66] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 226 PC: 67  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  PC + 1 -> PC | 	[instruction: inc #66] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 227 PC: 67  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 65|  MEM[PC] -> IR | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 228 PC: 67  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 65|  IR(OPERAND) -> AR | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 229 PC: 67  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  PC -> IPC | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 230 PC: 36  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  0 + AR -> PC | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 231 PC: 36  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  R2 -> MEM[PC] | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 232 PC: 68  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  1 + IPC -> PC | 	[instruction: store #67] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 233 PC: 68  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: iret| ipc: 67|  MEM[PC] -> IR | 	[instruction: iret #68] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 234 PC: 42  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: iret| ipc: 67|  R12 -> PC | 	[instruction: iret #68] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 235 PC: 42  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: cmp| ipc: 67|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 236 PC: 43  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: cmp| ipc: 67|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 237 PC: 43  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: jz| ipc: 67|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 238 PC: 44  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: jz| ipc: 67|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 239 PC: 44  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: out| ipc: 67|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 240 PC: 44  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 116| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: 'What' << "'"
  DEBUG   machine:tick          
  	TICK: 241 PC: 45  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 67|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 242 PC: 45  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 67|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 243 PC: 45  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 244 PC: 45  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 245 PC: 34  Z_FLAG:   0 
  	r0: 39|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 246 PC: 34  Z_FLAG:   0 
  	r0: 5 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 247 PC: 46  Z_FLAG:   0 
  	r0: 5 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 248 PC: 46  Z_FLAG:   0 
  	r0: 5 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 249 PC: 46  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 250 PC: 47  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 251 PC: 47  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 252 PC: 47  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 253 PC: 47  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 254 PC: 34  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 255 PC: 34  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 256 PC: 48  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 257 PC: 48  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 258 PC: 41  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 259 PC: 41  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 260 PC: 41  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 261 PC: 41  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 262 PC: 34  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 263 PC: 6   Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 264 PC: 6   Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 265 PC: 42  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 266 PC: 42  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 267 PC: 43  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 268 PC: 43  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 269 PC: 44  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 270 PC: 44  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 6 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 271 PC: 44  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 39| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What'" << 's'
  DEBUG   machine:tick          
  	TICK: 272 PC: 45  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 273 PC: 45  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 274 PC: 45  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 275 PC: 45  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 276 PC: 34  Z_FLAG:   0 
  	r0: 115|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 277 PC: 34  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 278 PC: 46  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 279 PC: 46  Z_FLAG:   0 
  	r0: 6 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 280 PC: 46  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 281 PC: 47  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 282 PC: 47  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 283 PC: 47  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 284 PC: 47  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 285 PC: 34  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 286 PC: 34  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 287 PC: 48  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 288 PC: 48  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 289 PC: 41  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 290 PC: 41  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 291 PC: 41  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 292 PC: 41  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 293 PC: 34  Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 294 PC: 7   Z_FLAG:   0 
  	r0: 7 |  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 295 PC: 7   Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 296 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 297 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 298 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 299 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 300 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 7 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 101 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 301 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 7 | ir: jz| ipc: 41|  PC -> R12 | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 302 PC: 1048566 Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: {'int1': 63}| ir: jz| ipc: 41|  ADDR_INT_VEC -> PC; MEM[PC] -> AR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 303 PC: 63  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: {'int1': 63}| ir: jz| ipc: 41|  0 + AR -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:check_and_handle_interruption START HANDLING INTERRUPTION
  DEBUG   machine:tick          
  	TICK: 304 PC: 63  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: {'int1': 63}| ir: in| ipc: 41|  MEM[PC] -> IR | 	[instruction: in #63] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:execute_in    input: 'x'
  DEBUG   machine:tick          
  	TICK: 305 PC: 63  Z_FLAG:   0 
  	r0: 32|  r1: 101|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 0 | ir: in| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: in #63] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 306 PC: 64  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 0 | ir: in| ipc: 41|  PORT_0 -> R1; PC + 1 -> PC | 	[instruction: in #63] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 307 PC: 64  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 0 | ir: store| ipc: 41|  MEM[PC] -> IR | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 308 PC: 64  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 309 PC: 64  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 64|  PC -> IPC | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 310 PC: 36  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 32| ir: store| ipc: 64|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 311 PC: 32  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 32| ir: store| ipc: 64|  0 + AR -> PC | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 312 PC: 32  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 32| ir: store| ipc: 64|  R1 -> MEM[PC] | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 313 PC: 65  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 32| ir: store| ipc: 64|  1 + IPC -> PC | 	[instruction: store #64] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 314 PC: 65  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 32| ir: load| ipc: 64|  MEM[PC] -> IR | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 315 PC: 65  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: load| ipc: 64|  IR(OPERAND) -> AR | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 316 PC: 65  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: load| ipc: 65|  PC -> IPC | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 317 PC: 36  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: load| ipc: 65|  0 + AR -> PC | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 318 PC: 36  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: load| ipc: 65|  MEM[PC] -> R2 | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 319 PC: 66  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: load| ipc: 65|  1 + IPC -> PC | 	[instruction: load #65] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 320 PC: 66  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 32| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: inc| ipc: 65|  MEM[PC] -> IR | 	[instruction: inc #66] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 321 PC: 66  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: inc| ipc: 65|  1 + R2 -> R2 | 	[instruction: inc #66] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 322 PC: 67  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: inc| ipc: 65|  PC + 1 -> PC | 	[instruction: inc #66] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 323 PC: 67  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 65|  MEM[PC] -> IR | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 324 PC: 67  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 65|  IR(OPERAND) -> AR | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 325 PC: 67  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 67|  PC -> IPC | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 326 PC: 36  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 67|  0 + AR -> PC | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 327 PC: 36  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 67|  R2 -> MEM[PC] | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 328 PC: 68  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: store| ipc: 67|  1 + IPC -> PC | 	[instruction: store #67] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 329 PC: 68  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: iret| ipc: 67|  MEM[PC] -> IR | 	[instruction: iret #68] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 330 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: iret| ipc: 67|  R12 -> PC | 	[instruction: iret #68] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 331 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 36| ir: out| ipc: 67|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 332 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 115| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's" << ' '
  DEBUG   machine:tick          
  	TICK: 333 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 67|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 334 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 67|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 335 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 336 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 337 PC: 34  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 338 PC: 34  Z_FLAG:   0 
  	r0: 7 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 339 PC: 46  Z_FLAG:   0 
  	r0: 7 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 340 PC: 46  Z_FLAG:   0 
  	r0: 7 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 341 PC: 46  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 342 PC: 47  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 343 PC: 47  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 344 PC: 47  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 345 PC: 47  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 346 PC: 34  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 347 PC: 34  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 348 PC: 48  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 349 PC: 48  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 350 PC: 41  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 351 PC: 41  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 352 PC: 41  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 353 PC: 41  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 354 PC: 34  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 355 PC: 8   Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 356 PC: 8   Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 357 PC: 42  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 358 PC: 42  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 359 PC: 43  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 360 PC: 43  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 361 PC: 44  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 362 PC: 44  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 8 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 363 PC: 44  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's " << 'y'
  DEBUG   machine:tick          
  	TICK: 364 PC: 45  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 365 PC: 45  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 366 PC: 45  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 367 PC: 45  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 368 PC: 34  Z_FLAG:   0 
  	r0: 121|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 369 PC: 34  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 370 PC: 46  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 371 PC: 46  Z_FLAG:   0 
  	r0: 8 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 372 PC: 46  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 373 PC: 47  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 374 PC: 47  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 375 PC: 47  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 376 PC: 47  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 377 PC: 34  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 378 PC: 34  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 379 PC: 48  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 380 PC: 48  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 381 PC: 41  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 382 PC: 41  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 383 PC: 41  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 384 PC: 41  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 385 PC: 34  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 386 PC: 9   Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 387 PC: 9   Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 388 PC: 42  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 389 PC: 42  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 390 PC: 43  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 391 PC: 43  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 392 PC: 44  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 393 PC: 44  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 9 | ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 394 PC: 44  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 121| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's y" << 'o'
  DEBUG   machine:tick          
  	TICK: 395 PC: 45  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 396 PC: 45  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 397 PC: 45  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 398 PC: 45  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 399 PC: 34  Z_FLAG:   0 
  	r0: 111|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 400 PC: 34  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 401 PC: 46  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 402 PC: 46  Z_FLAG:   0 
  	r0: 9 |  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 403 PC: 46  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 404 PC: 47  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 405 PC: 47  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 406 PC: 47  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 407 PC: 47  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 408 PC: 34  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 409 PC: 34  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 410 PC: 48  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 411 PC: 48  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 412 PC: 41  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 413 PC: 41  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 414 PC: 41  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 415 PC: 41  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 416 PC: 34  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 417 PC: 10  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 418 PC: 10  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 419 PC: 42  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 420 PC: 42  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 421 PC: 43  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 422 PC: 43  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 423 PC: 44  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 424 PC: 44  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 10| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 425 PC: 44  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's yo" << 'u'
  DEBUG   machine:tick          
  	TICK: 426 PC: 45  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 427 PC: 45  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 428 PC: 45  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 429 PC: 45  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 430 PC: 34  Z_FLAG:   0 
  	r0: 117|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 431 PC: 34  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 432 PC: 46  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 433 PC: 46  Z_FLAG:   0 
  	r0: 10|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 434 PC: 46  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 435 PC: 47  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 436 PC: 47  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 437 PC: 47  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 438 PC: 47  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 439 PC: 34  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 440 PC: 34  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 441 PC: 48  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 442 PC: 48  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 443 PC: 41  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 444 PC: 41  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 445 PC: 41  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 446 PC: 41  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 447 PC: 34  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 448 PC: 11  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 449 PC: 11  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 450 PC: 42  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 451 PC: 42  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 452 PC: 43  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 453 PC: 43  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 454 PC: 44  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 455 PC: 44  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 11| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 456 PC: 44  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 117| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's you" << 'r'
  DEBUG   machine:tick          
  	TICK: 457 PC: 45  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 458 PC: 45  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 459 PC: 45  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 460 PC: 45  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 461 PC: 34  Z_FLAG:   0 
  	r0: 114|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 462 PC: 34  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 463 PC: 46  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 464 PC: 46  Z_FLAG:   0 
  	r0: 11|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 465 PC: 46  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 466 PC: 47  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 467 PC: 47  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 468 PC: 47  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 469 PC: 47  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 470 PC: 34  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 471 PC: 34  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 472 PC: 48  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 473 PC: 48  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 474 PC: 41  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 475 PC: 41  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 476 PC: 41  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 477 PC: 41  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 478 PC: 34  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 479 PC: 12  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 480 PC: 12  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 481 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 482 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 483 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 484 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 485 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 486 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 12| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 487 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 114| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your" << ' '
  DEBUG   machine:tick          
  	TICK: 488 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 489 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 490 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 491 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 492 PC: 34  Z_FLAG:   0 
  	r0: 32|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 493 PC: 34  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 494 PC: 46  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 495 PC: 46  Z_FLAG:   0 
  	r0: 12|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 496 PC: 46  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 497 PC: 47  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 498 PC: 47  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 499 PC: 47  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 500 PC: 47  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 501 PC: 34  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 502 PC: 34  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 503 PC: 48  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 504 PC: 48  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 505 PC: 41  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 506 PC: 41  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 507 PC: 41  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 508 PC: 41  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 509 PC: 34  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 510 PC: 13  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 511 PC: 13  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 512 PC: 42  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 513 PC: 42  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 514 PC: 43  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 515 PC: 43  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 516 PC: 44  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 517 PC: 44  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 13| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 518 PC: 44  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your " << 'n'
  DEBUG   machine:tick          
  	TICK: 519 PC: 45  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 520 PC: 45  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 521 PC: 45  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 522 PC: 45  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 523 PC: 34  Z_FLAG:   0 
  	r0: 110|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 524 PC: 34  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 525 PC: 46  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 526 PC: 46  Z_FLAG:   0 
  	r0: 13|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 527 PC: 46  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 528 PC: 47  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 529 PC: 47  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 530 PC: 47  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 531 PC: 47  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 532 PC: 34  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 533 PC: 34  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 534 PC: 48  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 535 PC: 48  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 536 PC: 41  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 537 PC: 41  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 538 PC: 41  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 539 PC: 41  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 540 PC: 34  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 541 PC: 14  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 542 PC: 14  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 543 PC: 42  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 544 PC: 42  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 545 PC: 43  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 546 PC: 43  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 547 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 548 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 14| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 549 PC: 44  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 110| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your n" << 'a'
  DEBUG   machine:tick          
  	TICK: 550 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 551 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 552 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 553 PC: 45  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 554 PC: 34  Z_FLAG:   0 
  	r0: 97|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 555 PC: 34  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 556 PC: 46  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 557 PC: 46  Z_FLAG:   0 
  	r0: 14|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 558 PC: 46  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 559 PC: 47  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 560 PC: 47  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 561 PC: 47  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 562 PC: 47  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 563 PC: 34  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 564 PC: 34  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 565 PC: 48  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 566 PC: 48  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 567 PC: 41  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 568 PC: 41  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 569 PC: 41  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 570 PC: 41  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 571 PC: 34  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 572 PC: 15  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 573 PC: 15  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 574 PC: 42  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 575 PC: 42  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 576 PC: 43  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 577 PC: 43  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 578 PC: 44  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 579 PC: 44  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 15| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 580 PC: 44  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 97| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your na" << 'm'
  DEBUG   machine:tick          
  	TICK: 581 PC: 45  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 582 PC: 45  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 583 PC: 45  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 584 PC: 45  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 585 PC: 34  Z_FLAG:   0 
  	r0: 109|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 586 PC: 34  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 587 PC: 46  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 588 PC: 46  Z_FLAG:   0 
  	r0: 15|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 589 PC: 46  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 590 PC: 47  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 591 PC: 47  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 592 PC: 47  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 593 PC: 47  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 594 PC: 34  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 595 PC: 34  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 596 PC: 48  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 597 PC: 48  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 598 PC: 41  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 599 PC: 41  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 600 PC: 41  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 601 PC: 41  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 602 PC: 34  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 16| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 603 PC: 16  Z_FLAG:   0 
  	r0: 16|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 16| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 604 PC: 16  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 16| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 605 PC: 42  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 44| ar: 16| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 120 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 606 PC: 42  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 16| ir: load| ipc: 41|  PC -> R12 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 607 PC: 1048566 Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: load| ipc: 41|  ADDR_INT_VEC -> PC; MEM[PC] -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 608 PC: 63  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:check_and_handle_interruption START HANDLING INTERRUPTION
  DEBUG   machine:tick          
  	TICK: 609 PC: 63  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: {'int1': 63}| ir: in| ipc: 41|  MEM[PC] -> IR | 	[instruction: in #63] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:execute_in    input: '0'
  DEBUG   machine:tick          
  	TICK: 610 PC: 63  Z_FLAG:   0 
  	r0: 101|  r1: 120|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: in| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: in #63] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 611 PC: 64  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: in| ipc: 41|  PORT_0 -> R1; PC + 1 -> PC | 	[instruction: in #63] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 612 PC: 64  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 0 | ir: store| ipc: 41|  MEM[PC] -> IR | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 613 PC: 64  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 614 PC: 64  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 64|  PC -> IPC | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 615 PC: 36  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: store| ipc: 64|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 616 PC: 33  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: store| ipc: 64|  0 + AR -> PC | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 617 PC: 33  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: store| ipc: 64|  R1 -> MEM[PC] | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 618 PC: 65  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: store| ipc: 64|  1 + IPC -> PC | 	[instruction: store #64] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 619 PC: 65  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: load| ipc: 64|  MEM[PC] -> IR | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 620 PC: 65  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 64|  IR(OPERAND) -> AR | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 621 PC: 65  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  PC -> IPC | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 622 PC: 36  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  0 + AR -> PC | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 623 PC: 36  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  MEM[PC] -> R2 | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 624 PC: 66  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: load| ipc: 65|  1 + IPC -> PC | 	[instruction: load #65] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 625 PC: 66  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 33| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  MEM[PC] -> IR | 	[instruction: inc #66] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 626 PC: 66  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  1 + R2 -> R2 | 	[instruction: inc #66] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 627 PC: 67  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: inc| ipc: 65|  PC + 1 -> PC | 	[instruction: inc #66] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 628 PC: 67  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 65|  MEM[PC] -> IR | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 629 PC: 67  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 65|  IR(OPERAND) -> AR | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 630 PC: 67  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  PC -> IPC | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 631 PC: 36  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  0 + AR -> PC | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 632 PC: 36  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  R2 -> MEM[PC] | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 633 PC: 68  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: store| ipc: 67|  1 + IPC -> PC | 	[instruction: store #67] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 634 PC: 68  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: iret| ipc: 67|  MEM[PC] -> IR | 	[instruction: iret #68] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: True | INT_VECTOR_ADDR: 1048566 | INT_ENABLED: True | INT_HANDLING: True | 
  DEBUG   machine:tick          
  	TICK: 635 PC: 42  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: iret| ipc: 67|  R12 -> PC | 	[instruction: iret #68] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 636 PC: 42  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: cmp| ipc: 67|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 637 PC: 43  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: cmp| ipc: 67|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 638 PC: 43  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: jz| ipc: 67|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 639 PC: 44  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: jz| ipc: 67|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 640 PC: 44  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 36| ir: out| ipc: 67|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 641 PC: 44  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 109| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your nam" << 'e'
  DEBUG   machine:tick          
  	TICK: 642 PC: 45  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 67|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 643 PC: 45  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 67|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 644 PC: 45  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 67|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 645 PC: 45  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 646 PC: 34  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 647 PC: 34  Z_FLAG:   0 
  	r0: 16|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 648 PC: 46  Z_FLAG:   0 
  	r0: 16|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 649 PC: 46  Z_FLAG:   0 
  	r0: 16|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 650 PC: 46  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 651 PC: 47  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 652 PC: 47  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 653 PC: 47  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 654 PC: 47  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 655 PC: 34  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 656 PC: 34  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 657 PC: 48  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 658 PC: 48  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 659 PC: 41  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 660 PC: 41  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 661 PC: 41  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 662 PC: 41  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 663 PC: 34  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 664 PC: 17  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 665 PC: 17  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 666 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 667 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 668 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 669 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 670 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 671 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 17| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 672 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name" << '?'
  DEBUG   machine:tick          
  	TICK: 673 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 674 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 675 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 676 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 677 PC: 34  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 678 PC: 34  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 679 PC: 46  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 680 PC: 46  Z_FLAG:   0 
  	r0: 17|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 681 PC: 46  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 682 PC: 47  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 683 PC: 47  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 684 PC: 47  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 685 PC: 47  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 686 PC: 34  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 687 PC: 34  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 688 PC: 48  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 689 PC: 48  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 690 PC: 41  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 691 PC: 41  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 692 PC: 41  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 693 PC: 41  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 694 PC: 34  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 695 PC: 18  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 696 PC: 18  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 697 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 698 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 699 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 700 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 701 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 702 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 18| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 703 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name?" << '?'
  DEBUG   machine:tick          
  	TICK: 704 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 705 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 706 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 707 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 708 PC: 34  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 709 PC: 34  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 710 PC: 46  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 711 PC: 46  Z_FLAG:   0 
  	r0: 18|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 712 PC: 46  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 713 PC: 47  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 714 PC: 47  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 715 PC: 47  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 716 PC: 47  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 717 PC: 34  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 718 PC: 34  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 719 PC: 48  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 720 PC: 48  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 721 PC: 41  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 722 PC: 41  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 723 PC: 41  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 724 PC: 41  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 725 PC: 34  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 726 PC: 19  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 727 PC: 19  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 728 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 729 PC: 42  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 730 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 731 PC: 43  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 732 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 733 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 19| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 734 PC: 44  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??" << '?'
  DEBUG   machine:tick          
  	TICK: 735 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 736 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 737 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 738 PC: 45  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 739 PC: 34  Z_FLAG:   0 
  	r0: 63|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 740 PC: 34  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 741 PC: 46  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 742 PC: 46  Z_FLAG:   0 
  	r0: 19|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 743 PC: 46  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 744 PC: 47  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 745 PC: 47  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 746 PC: 47  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 747 PC: 47  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 748 PC: 34  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 749 PC: 34  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 750 PC: 48  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 751 PC: 48  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 752 PC: 41  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 753 PC: 41  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 754 PC: 41  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 755 PC: 41  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 756 PC: 34  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 757 PC: 20  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 758 PC: 20  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 759 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 760 PC: 42  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 761 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 762 PC: 43  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 763 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: jz| ipc: 41|  PC + 1 -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 764 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 20| ir: out| ipc: 41|  MEM[PC] -> IR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 765 PC: 44  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 63| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name???" << ' '
  DEBUG   machine:tick          
  	TICK: 766 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 41|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #44] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 767 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 768 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 769 PC: 45  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  PC -> IPC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 770 PC: 34  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  0 + AR -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 771 PC: 34  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  MEM[PC] -> R0 | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 772 PC: 46  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 45|  1 + IPC -> PC | 	[instruction: load #45] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 773 PC: 46  Z_FLAG:   0 
  	r0: 20|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  MEM[PC] -> IR | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 774 PC: 46  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  1 + R0 -> R0 | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 775 PC: 47  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: inc| ipc: 45|  PC + 1 -> PC | 	[instruction: inc #46] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 776 PC: 47  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  MEM[PC] -> IR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 777 PC: 47  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 45|  IR(OPERAND) -> AR | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 778 PC: 47  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  PC -> IPC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 779 PC: 34  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  0 + AR -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 780 PC: 34  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  R0 -> MEM[PC] | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 781 PC: 48  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: store| ipc: 47|  1 + IPC -> PC | 	[instruction: store #47] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 782 PC: 48  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  MEM[PC] -> IR | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 783 PC: 41  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: jmp| ipc: 47|  IR(OPERAND) -> PC | 	[instruction: jmp #48] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 784 PC: 41  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 785 PC: 41  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 47|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 786 PC: 41  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 787 PC: 34  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 788 PC: 21  Z_FLAG:   0 
  	r0: 21|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 789 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 790 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 791 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 792 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 793 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 794 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 795 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 796 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 797 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 798 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 799 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 800 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 801 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 802 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 803 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 804 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 805 PC: 22  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 806 PC: 22  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 807 PC: 55  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 808 PC: 55  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 809 PC: 56  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 810 PC: 56  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 811 PC: 57  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 812 PC: 57  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 22| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 813 PC: 57  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? " << 'H'
  DEBUG   machine:tick          
  	TICK: 814 PC: 58  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 815 PC: 58  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 816 PC: 58  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 817 PC: 58  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 818 PC: 35  Z_FLAG:   0 
  	r0: 72|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 819 PC: 35  Z_FLAG:   0 
  	r0: 22|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 820 PC: 59  Z_FLAG:   0 
  	r0: 22|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 821 PC: 59  Z_FLAG:   0 
  	r0: 22|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 822 PC: 59  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 823 PC: 60  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 824 PC: 60  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 825 PC: 60  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 826 PC: 60  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 827 PC: 35  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 828 PC: 35  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 829 PC: 61  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 830 PC: 61  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 831 PC: 41  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 832 PC: 41  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 833 PC: 41  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 834 PC: 41  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 835 PC: 34  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 836 PC: 21  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 837 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 838 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 839 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 840 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 841 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 842 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 843 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 844 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 845 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 846 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 847 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 848 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 849 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 850 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 851 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 852 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 853 PC: 23  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 854 PC: 23  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 855 PC: 55  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 856 PC: 55  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 857 PC: 56  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 858 PC: 56  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 859 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 860 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 23| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 861 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 72| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? H" << 'e'
  DEBUG   machine:tick          
  	TICK: 862 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 863 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 864 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 865 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 866 PC: 35  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 867 PC: 35  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 868 PC: 59  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 869 PC: 59  Z_FLAG:   0 
  	r0: 23|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 870 PC: 59  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 871 PC: 60  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 872 PC: 60  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 873 PC: 60  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 874 PC: 60  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 875 PC: 35  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 876 PC: 35  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 877 PC: 61  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 878 PC: 61  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 879 PC: 41  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 880 PC: 41  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 881 PC: 41  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 882 PC: 41  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 883 PC: 34  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 884 PC: 21  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 885 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 886 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 887 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 888 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 889 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 890 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 891 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 892 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 893 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 894 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 895 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 896 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 897 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 898 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 899 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 900 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 901 PC: 24  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 902 PC: 24  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 903 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 904 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 905 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 906 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 907 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 908 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 24| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 909 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? He" << 'l'
  DEBUG   machine:tick          
  	TICK: 910 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 911 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 912 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 913 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 914 PC: 35  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 915 PC: 35  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 916 PC: 59  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 917 PC: 59  Z_FLAG:   0 
  	r0: 24|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 918 PC: 59  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 919 PC: 60  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 920 PC: 60  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 921 PC: 60  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 922 PC: 60  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 923 PC: 35  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 924 PC: 35  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 925 PC: 61  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 926 PC: 61  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 927 PC: 41  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 928 PC: 41  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 929 PC: 41  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 930 PC: 41  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 931 PC: 34  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 932 PC: 21  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 933 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 934 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 935 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 936 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 937 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 938 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 939 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 940 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 941 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 942 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 943 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 944 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 945 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 946 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 947 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 948 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 949 PC: 25  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 950 PC: 25  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 951 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 952 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 953 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 954 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 955 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 956 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 25| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 957 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hel" << 'l'
  DEBUG   machine:tick          
  	TICK: 958 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 959 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 960 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 961 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 962 PC: 35  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 963 PC: 35  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 964 PC: 59  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 965 PC: 59  Z_FLAG:   0 
  	r0: 25|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 966 PC: 59  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 967 PC: 60  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 968 PC: 60  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 969 PC: 60  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 970 PC: 60  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 971 PC: 35  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 972 PC: 35  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 973 PC: 61  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 974 PC: 61  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 975 PC: 41  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 976 PC: 41  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 977 PC: 41  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 978 PC: 41  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 979 PC: 34  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 980 PC: 21  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 981 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 982 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 983 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 984 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 985 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 986 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 987 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 988 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 989 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 990 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 991 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 992 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 993 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 994 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 995 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 996 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 997 PC: 26  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 998 PC: 26  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 999 PC: 55  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1000 PC: 55  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1001 PC: 56  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1002 PC: 56  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1003 PC: 57  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1004 PC: 57  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 26| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1005 PC: 57  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hell" << 'o'
  DEBUG   machine:tick          
  	TICK: 1006 PC: 58  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1007 PC: 58  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1008 PC: 58  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1009 PC: 58  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1010 PC: 35  Z_FLAG:   0 
  	r0: 111|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1011 PC: 35  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1012 PC: 59  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1013 PC: 59  Z_FLAG:   0 
  	r0: 26|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1014 PC: 59  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1015 PC: 60  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1016 PC: 60  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1017 PC: 60  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1018 PC: 60  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1019 PC: 35  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1020 PC: 35  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1021 PC: 61  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1022 PC: 61  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1023 PC: 41  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1024 PC: 41  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1025 PC: 41  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1026 PC: 41  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1027 PC: 34  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1028 PC: 21  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1029 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1030 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1031 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1032 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1033 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1034 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1035 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1036 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1037 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1038 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1039 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1040 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1041 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1042 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1043 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1044 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1045 PC: 27  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1046 PC: 27  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1047 PC: 55  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1048 PC: 55  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1049 PC: 56  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1050 PC: 56  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1051 PC: 57  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1052 PC: 57  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 27| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1053 PC: 57  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 111| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello" << ','
  DEBUG   machine:tick          
  	TICK: 1054 PC: 58  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1055 PC: 58  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1056 PC: 58  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1057 PC: 58  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1058 PC: 35  Z_FLAG:   0 
  	r0: 44|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1059 PC: 35  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1060 PC: 59  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1061 PC: 59  Z_FLAG:   0 
  	r0: 27|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1062 PC: 59  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1063 PC: 60  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1064 PC: 60  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1065 PC: 60  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1066 PC: 60  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1067 PC: 35  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1068 PC: 35  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1069 PC: 61  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1070 PC: 61  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1071 PC: 41  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1072 PC: 41  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1073 PC: 41  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1074 PC: 41  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1075 PC: 34  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1076 PC: 21  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1077 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1078 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1079 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1080 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1081 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1082 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1083 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1084 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1085 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1086 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1087 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1088 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1089 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1090 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1091 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1092 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1093 PC: 28  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1094 PC: 28  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1095 PC: 55  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1096 PC: 55  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1097 PC: 56  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1098 PC: 56  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1099 PC: 57  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1100 PC: 57  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 28| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1101 PC: 57  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 44| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello," << ' '
  DEBUG   machine:tick          
  	TICK: 1102 PC: 58  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1103 PC: 58  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1104 PC: 58  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1105 PC: 58  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1106 PC: 35  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1107 PC: 35  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1108 PC: 59  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1109 PC: 59  Z_FLAG:   0 
  	r0: 28|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1110 PC: 59  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1111 PC: 60  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1112 PC: 60  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1113 PC: 60  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1114 PC: 60  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1115 PC: 35  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1116 PC: 35  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1117 PC: 61  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1118 PC: 61  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1119 PC: 41  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1120 PC: 41  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1121 PC: 41  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1122 PC: 41  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1123 PC: 34  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1124 PC: 21  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1125 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1126 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1127 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1128 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1129 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1130 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1131 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1132 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1133 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1134 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1135 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1136 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1137 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1138 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1139 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1140 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1141 PC: 29  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1142 PC: 29  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1143 PC: 55  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1144 PC: 55  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1145 PC: 56  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1146 PC: 56  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1147 PC: 57  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1148 PC: 57  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 29| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1149 PC: 57  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 32| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello, " << 'A'
  DEBUG   machine:tick          
  	TICK: 1150 PC: 58  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1151 PC: 58  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1152 PC: 58  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1153 PC: 58  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1154 PC: 35  Z_FLAG:   0 
  	r0: 65|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1155 PC: 35  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1156 PC: 59  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1157 PC: 59  Z_FLAG:   0 
  	r0: 29|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1158 PC: 59  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1159 PC: 60  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1160 PC: 60  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1161 PC: 60  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1162 PC: 60  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1163 PC: 35  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1164 PC: 35  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1165 PC: 61  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1166 PC: 61  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1167 PC: 41  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1168 PC: 41  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1169 PC: 41  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1170 PC: 41  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1171 PC: 34  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1172 PC: 21  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1173 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1174 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1175 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1176 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1177 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1178 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1179 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1180 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1181 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1182 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1183 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1184 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1185 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1186 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1187 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1188 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1189 PC: 30  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1190 PC: 30  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1191 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1192 PC: 55  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1193 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1194 PC: 56  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1195 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1196 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 30| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1197 PC: 57  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 65| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello, A" << 'l'
  DEBUG   machine:tick          
  	TICK: 1198 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1199 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1200 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1201 PC: 58  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1202 PC: 35  Z_FLAG:   0 
  	r0: 108|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1203 PC: 35  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1204 PC: 59  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1205 PC: 59  Z_FLAG:   0 
  	r0: 30|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1206 PC: 59  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1207 PC: 60  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1208 PC: 60  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1209 PC: 60  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1210 PC: 60  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1211 PC: 35  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1212 PC: 35  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1213 PC: 61  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1214 PC: 61  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1215 PC: 41  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1216 PC: 41  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1217 PC: 41  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1218 PC: 41  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1219 PC: 34  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1220 PC: 21  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1221 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1222 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1223 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1224 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1225 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1226 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1227 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1228 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1229 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1230 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1231 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1232 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1233 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1234 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1235 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1236 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1237 PC: 31  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1238 PC: 31  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1239 PC: 55  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1240 PC: 55  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1241 PC: 56  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1242 PC: 56  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1243 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1244 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 31| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1245 PC: 57  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 108| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello, Al" << 'e'
  DEBUG   machine:tick          
  	TICK: 1246 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1247 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1248 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1249 PC: 58  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1250 PC: 35  Z_FLAG:   0 
  	r0: 101|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1251 PC: 35  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1252 PC: 59  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1253 PC: 59  Z_FLAG:   0 
  	r0: 31|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1254 PC: 59  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1255 PC: 60  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1256 PC: 60  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1257 PC: 60  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1258 PC: 60  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1259 PC: 35  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1260 PC: 35  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1261 PC: 61  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1262 PC: 61  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1263 PC: 41  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1264 PC: 41  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1265 PC: 41  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1266 PC: 41  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1267 PC: 34  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1268 PC: 21  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1269 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1270 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1271 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1272 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1273 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1274 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1275 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1276 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1277 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1278 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1279 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1280 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1281 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1282 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1283 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1284 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1285 PC: 32  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1286 PC: 32  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1287 PC: 55  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1288 PC: 55  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1289 PC: 56  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1290 PC: 56  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1291 PC: 57  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: jz| ipc: 54|  PC + 1 -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1292 PC: 57  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 32| ir: out| ipc: 54|  MEM[PC] -> IR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1293 PC: 57  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 101| 
   	CONTROLLER_INT: False 
  DEBUG   machine:execute_out   output: "What's your name??? Hello, Ale" << 'x'
  DEBUG   machine:tick          
  	TICK: 1294 PC: 58  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: out| ipc: 54|  R0 + 0 -> PORT_1; PC + 1 -> PC | 	[instruction: out #57] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1295 PC: 58  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 1 | ir: load| ipc: 54|  MEM[PC] -> IR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1296 PC: 58  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  IR(OPERAND) -> AR | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1297 PC: 58  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  PC -> IPC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1298 PC: 35  Z_FLAG:   0 
  	r0: 120|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  0 + AR -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1299 PC: 35  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  MEM[PC] -> R0 | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1300 PC: 59  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 58|  1 + IPC -> PC | 	[instruction: load #58] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1301 PC: 59  Z_FLAG:   0 
  	r0: 32|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  MEM[PC] -> IR | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1302 PC: 59  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  1 + R0 -> R0 | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1303 PC: 60  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: inc| ipc: 58|  PC + 1 -> PC | 	[instruction: inc #59] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1304 PC: 60  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  MEM[PC] -> IR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1305 PC: 60  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 58|  IR(OPERAND) -> AR | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1306 PC: 60  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  PC -> IPC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1307 PC: 35  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  0 + AR -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1308 PC: 35  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  R0 -> MEM[PC] | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1309 PC: 61  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: store| ipc: 60|  1 + IPC -> PC | 	[instruction: store #60] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1310 PC: 61  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  MEM[PC] -> IR | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1311 PC: 41  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: jmp| ipc: 60|  IR(OPERAND) -> PC | 	[instruction: jmp #61] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1312 PC: 41  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 60|  MEM[PC] -> IR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1313 PC: 41  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 60|  IR(OPERAND) -> AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1314 PC: 41  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 34| ir: load| ipc: 41|  PC -> IPC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1315 PC: 34  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1316 PC: 21  Z_FLAG:   0 
  	r0: 33|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  0 + AR -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1317 PC: 21  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> R0 | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1318 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  1 + IPC -> PC | 	[instruction: load #41] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1319 PC: 42  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1320 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #42] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1321 PC: 43  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1322 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #43] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1323 PC: 49  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  MEM[PC] -> IR | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1324 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: di| ipc: 41|  INT_ON; PC + 1 -> PC | 	[instruction: di #49] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1325 PC: 50  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  MEM[PC] -> IR | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1326 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: cmp| ipc: 41|  R1 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #50] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1327 PC: 51  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  MEM[PC] -> IR | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1328 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: jz| ipc: 41|  IR(OPERAND) -> PC | 	[instruction: jz #51] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1329 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 21| ir: load| ipc: 41|  MEM[PC] -> IR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1330 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 41|  IR(OPERAND) -> AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1331 PC: 54  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 35| ir: load| ipc: 54|  PC -> IPC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1332 PC: 35  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: load| ipc: 54|  0 + AR -> PC; MEM[PC] - > AR | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1333 PC: 33  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: load| ipc: 54|  0 + AR -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1334 PC: 33  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: load| ipc: 54|  MEM[PC] -> R0 | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1335 PC: 55  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: load| ipc: 54|  1 + IPC -> PC | 	[instruction: load #54] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1336 PC: 55  Z_FLAG:   0 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: cmp| ipc: 54|  MEM[PC] -> IR | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1337 PC: 56  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: cmp| ipc: 54|  R0 - R3 --> ZERO FLAG; PC + 1 -> PC | 	[instruction: cmp #55] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1338 PC: 56  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: jz| ipc: 54|  MEM[PC] -> IR | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1339 PC: 62  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: jz| ipc: 54|  IR(OPERAND) -> PC | 	[instruction: jz #56] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
  DEBUG   machine:tick          
  	TICK: 1340 PC: 62  Z_FLAG:   1 
  	r0: 48|  r1: 48|  r2: 34| r3: 48| r4: 0 | r5: 0 | r6: 0 | r7: 0 | r8: 0 | r9: 0 | r10: 0 | r11: 0 | r12: 42| ar: 33| ir: halt| ipc: 54|  MEM[PC] -> IR | 	[instruction: halt #62] |PORT_0: 48 |PORT_1: 120| 
   	CONTROLLER_INT: False 
