{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1705754081901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1705754081908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 20 18:04:41 2024 " "Processing started: Sat Jan 20 18:04:41 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1705754081908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754081908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754081908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1705754082216 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1705754082216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_regfile.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_regfile.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Regfile-TB_ARCH " "Found design unit 1: tb_Regfile-TB_ARCH" {  } { { "tb_RegFile.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_RegFile.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Regfile " "Found entity 1: tb_Regfile" {  } { { "tb_RegFile.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_RegFile.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_8-tb " "Found design unit 1: tb_MUX_8-tb" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_8.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_8 " "Found entity 1: tb_MUX_8" {  } { { "tb_MUX_8.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_4-tb " "Found design unit 1: tb_MUX_4-tb" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_4.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_4 " "Found entity 1: tb_MUX_4" {  } { { "tb_MUX_4.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_MUX_2-tb " "Found design unit 1: tb_MUX_2-tb" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_2.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_MUX_2 " "Found entity 1: tb_MUX_2" {  } { { "tb_MUX_2.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Memory-TB_ARCH " "Found design unit 1: tb_Memory-TB_ARCH" {  } { { "tb_Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_Memory.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Memory " "Found entity 1: tb_Memory" {  } { { "tb_Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_Memory.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_CPU-arch " "Found design unit 1: tb_CPU-arch" {  } { { "tb_CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_CPU.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_CPU " "Found entity 1: tb_CPU" {  } { { "tb_CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_CPU.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file tb_alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_ALU-testbench " "Found design unit 1: tb_ALU-testbench" {  } { { "tb_ALU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_ALU.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_ALU " "Found entity 1: tb_ALU" {  } { { "tb_ALU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/tb_ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_File-BHV " "Found design unit 1: Reg_File-BHV" {  } { { "Reg_File.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_File.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_File " "Found entity 1: Reg_File" {  } { { "Reg_File.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_File.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_16BIT-bhv " "Found design unit 1: Reg_16BIT-bhv" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_16BIT " "Found entity 1: Reg_16BIT" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_8-BHV " "Found design unit 1: MUX_8-BHV" {  } { { "MUX_8.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_8.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_8 " "Found entity 1: MUX_8" {  } { { "MUX_8.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_8.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_4-BHV " "Found design unit 1: MUX_4-BHV" {  } { { "MUX_4.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_4.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_4 " "Found entity 1: MUX_4" {  } { { "MUX_4.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_4.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2-BHV " "Found design unit 1: MUX_2-BHV" {  } { { "MUX_2.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_2.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2 " "Found entity 1: MUX_2" {  } { { "MUX_2.vhdl" "" { Text "C:/EE214_2023/Factorial_4/MUX_2.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-BHV " "Found design unit 1: Memory-BHV" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/DUT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/DUT.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-struct " "Found design unit 1: CPU-struct" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-BHV " "Found design unit 1: ALU-BHV" {  } { { "ALU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/ALU.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/ALU.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1705754089859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089859 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1705754089874 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_next CPU.vhdl(172) " "VHDL Process Statement warning at CPU.vhdl(172): inferring latch(es) for signal or variable \"state_next\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Mem_data_IR CPU.vhdl(505) " "VHDL Process Statement warning at CPU.vhdl(505): inferring latch(es) for signal or variable \"Mem_data_IR\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Z_flag CPU.vhdl(514) " "VHDL Process Statement warning at CPU.vhdl(514): inferring latch(es) for signal or variable \"Z_flag\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 514 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "IP_R7 CPU.vhdl(523) " "VHDL Process Statement warning at CPU.vhdl(523): inferring latch(es) for signal or variable \"IP_R7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataA_T1 CPU.vhdl(533) " "VHDL Process Statement warning at CPU.vhdl(533): inferring latch(es) for signal or variable \"DataA_T1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DataB_T2 CPU.vhdl(542) " "VHDL Process Statement warning at CPU.vhdl(542): inferring latch(es) for signal or variable \"DataB_T2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M1 CPU.vhdl(552) " "VHDL Process Statement warning at CPU.vhdl(552): inferring latch(es) for signal or variable \"M1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M2 CPU.vhdl(565) " "VHDL Process Statement warning at CPU.vhdl(565): inferring latch(es) for signal or variable \"M2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M3 CPU.vhdl(580) " "VHDL Process Statement warning at CPU.vhdl(580): inferring latch(es) for signal or variable \"M3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M4 CPU.vhdl(599) " "VHDL Process Statement warning at CPU.vhdl(599): inferring latch(es) for signal or variable \"M4\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M5 CPU.vhdl(612) " "VHDL Process Statement warning at CPU.vhdl(612): inferring latch(es) for signal or variable \"M5\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M6 CPU.vhdl(641) " "VHDL Process Statement warning at CPU.vhdl(641): inferring latch(es) for signal or variable \"M6\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M7 CPU.vhdl(652) " "VHDL Process Statement warning at CPU.vhdl(652): inferring latch(es) for signal or variable \"M7\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M8 CPU.vhdl(663) " "VHDL Process Statement warning at CPU.vhdl(663): inferring latch(es) for signal or variable \"M8\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M9 CPU.vhdl(676) " "VHDL Process Statement warning at CPU.vhdl(676): inferring latch(es) for signal or variable \"M9\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 676 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "M10 CPU.vhdl(687) " "VHDL Process Statement warning at CPU.vhdl(687): inferring latch(es) for signal or variable \"M10\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[0\] CPU.vhdl(687) " "Inferred latch for \"M10\[0\]\" at CPU.vhdl(687)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[1\] CPU.vhdl(687) " "Inferred latch for \"M10\[1\]\" at CPU.vhdl(687)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M10\[2\] CPU.vhdl(687) " "Inferred latch for \"M10\[2\]\" at CPU.vhdl(687)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[0\] CPU.vhdl(676) " "Inferred latch for \"M9\[0\]\" at CPU.vhdl(676)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 676 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[1\] CPU.vhdl(676) " "Inferred latch for \"M9\[1\]\" at CPU.vhdl(676)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 676 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M9\[2\] CPU.vhdl(676) " "Inferred latch for \"M9\[2\]\" at CPU.vhdl(676)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 676 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[0\] CPU.vhdl(663) " "Inferred latch for \"M8\[0\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[1\] CPU.vhdl(663) " "Inferred latch for \"M8\[1\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[2\] CPU.vhdl(663) " "Inferred latch for \"M8\[2\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[3\] CPU.vhdl(663) " "Inferred latch for \"M8\[3\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[4\] CPU.vhdl(663) " "Inferred latch for \"M8\[4\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[5\] CPU.vhdl(663) " "Inferred latch for \"M8\[5\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[6\] CPU.vhdl(663) " "Inferred latch for \"M8\[6\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[7\] CPU.vhdl(663) " "Inferred latch for \"M8\[7\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[8\] CPU.vhdl(663) " "Inferred latch for \"M8\[8\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[9\] CPU.vhdl(663) " "Inferred latch for \"M8\[9\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[10\] CPU.vhdl(663) " "Inferred latch for \"M8\[10\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[11\] CPU.vhdl(663) " "Inferred latch for \"M8\[11\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[12\] CPU.vhdl(663) " "Inferred latch for \"M8\[12\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[13\] CPU.vhdl(663) " "Inferred latch for \"M8\[13\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[14\] CPU.vhdl(663) " "Inferred latch for \"M8\[14\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M8\[15\] CPU.vhdl(663) " "Inferred latch for \"M8\[15\]\" at CPU.vhdl(663)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[0\] CPU.vhdl(652) " "Inferred latch for \"M7\[0\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[1\] CPU.vhdl(652) " "Inferred latch for \"M7\[1\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[2\] CPU.vhdl(652) " "Inferred latch for \"M7\[2\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[3\] CPU.vhdl(652) " "Inferred latch for \"M7\[3\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[4\] CPU.vhdl(652) " "Inferred latch for \"M7\[4\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[5\] CPU.vhdl(652) " "Inferred latch for \"M7\[5\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[6\] CPU.vhdl(652) " "Inferred latch for \"M7\[6\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[7\] CPU.vhdl(652) " "Inferred latch for \"M7\[7\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[8\] CPU.vhdl(652) " "Inferred latch for \"M7\[8\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[9\] CPU.vhdl(652) " "Inferred latch for \"M7\[9\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[10\] CPU.vhdl(652) " "Inferred latch for \"M7\[10\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[11\] CPU.vhdl(652) " "Inferred latch for \"M7\[11\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[12\] CPU.vhdl(652) " "Inferred latch for \"M7\[12\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[13\] CPU.vhdl(652) " "Inferred latch for \"M7\[13\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[14\] CPU.vhdl(652) " "Inferred latch for \"M7\[14\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M7\[15\] CPU.vhdl(652) " "Inferred latch for \"M7\[15\]\" at CPU.vhdl(652)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[0\] CPU.vhdl(641) " "Inferred latch for \"M6\[0\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[1\] CPU.vhdl(641) " "Inferred latch for \"M6\[1\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[2\] CPU.vhdl(641) " "Inferred latch for \"M6\[2\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[3\] CPU.vhdl(641) " "Inferred latch for \"M6\[3\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[4\] CPU.vhdl(641) " "Inferred latch for \"M6\[4\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[5\] CPU.vhdl(641) " "Inferred latch for \"M6\[5\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[6\] CPU.vhdl(641) " "Inferred latch for \"M6\[6\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[7\] CPU.vhdl(641) " "Inferred latch for \"M6\[7\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[8\] CPU.vhdl(641) " "Inferred latch for \"M6\[8\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[9\] CPU.vhdl(641) " "Inferred latch for \"M6\[9\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[10\] CPU.vhdl(641) " "Inferred latch for \"M6\[10\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[11\] CPU.vhdl(641) " "Inferred latch for \"M6\[11\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[12\] CPU.vhdl(641) " "Inferred latch for \"M6\[12\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[13\] CPU.vhdl(641) " "Inferred latch for \"M6\[13\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[14\] CPU.vhdl(641) " "Inferred latch for \"M6\[14\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M6\[15\] CPU.vhdl(641) " "Inferred latch for \"M6\[15\]\" at CPU.vhdl(641)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[0\] CPU.vhdl(612) " "Inferred latch for \"M5\[0\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[1\] CPU.vhdl(612) " "Inferred latch for \"M5\[1\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[2\] CPU.vhdl(612) " "Inferred latch for \"M5\[2\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[3\] CPU.vhdl(612) " "Inferred latch for \"M5\[3\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[4\] CPU.vhdl(612) " "Inferred latch for \"M5\[4\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[5\] CPU.vhdl(612) " "Inferred latch for \"M5\[5\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[6\] CPU.vhdl(612) " "Inferred latch for \"M5\[6\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[7\] CPU.vhdl(612) " "Inferred latch for \"M5\[7\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[8\] CPU.vhdl(612) " "Inferred latch for \"M5\[8\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[9\] CPU.vhdl(612) " "Inferred latch for \"M5\[9\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[10\] CPU.vhdl(612) " "Inferred latch for \"M5\[10\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[11\] CPU.vhdl(612) " "Inferred latch for \"M5\[11\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[12\] CPU.vhdl(612) " "Inferred latch for \"M5\[12\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[13\] CPU.vhdl(612) " "Inferred latch for \"M5\[13\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[14\] CPU.vhdl(612) " "Inferred latch for \"M5\[14\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M5\[15\] CPU.vhdl(612) " "Inferred latch for \"M5\[15\]\" at CPU.vhdl(612)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[0\] CPU.vhdl(599) " "Inferred latch for \"M4\[0\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[1\] CPU.vhdl(599) " "Inferred latch for \"M4\[1\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[2\] CPU.vhdl(599) " "Inferred latch for \"M4\[2\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[3\] CPU.vhdl(599) " "Inferred latch for \"M4\[3\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[4\] CPU.vhdl(599) " "Inferred latch for \"M4\[4\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[5\] CPU.vhdl(599) " "Inferred latch for \"M4\[5\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[6\] CPU.vhdl(599) " "Inferred latch for \"M4\[6\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[7\] CPU.vhdl(599) " "Inferred latch for \"M4\[7\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[8\] CPU.vhdl(599) " "Inferred latch for \"M4\[8\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[9\] CPU.vhdl(599) " "Inferred latch for \"M4\[9\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[10\] CPU.vhdl(599) " "Inferred latch for \"M4\[10\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[11\] CPU.vhdl(599) " "Inferred latch for \"M4\[11\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[12\] CPU.vhdl(599) " "Inferred latch for \"M4\[12\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[13\] CPU.vhdl(599) " "Inferred latch for \"M4\[13\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[14\] CPU.vhdl(599) " "Inferred latch for \"M4\[14\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M4\[15\] CPU.vhdl(599) " "Inferred latch for \"M4\[15\]\" at CPU.vhdl(599)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[0\] CPU.vhdl(580) " "Inferred latch for \"M3\[0\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[1\] CPU.vhdl(580) " "Inferred latch for \"M3\[1\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[2\] CPU.vhdl(580) " "Inferred latch for \"M3\[2\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[3\] CPU.vhdl(580) " "Inferred latch for \"M3\[3\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[4\] CPU.vhdl(580) " "Inferred latch for \"M3\[4\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[5\] CPU.vhdl(580) " "Inferred latch for \"M3\[5\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[6\] CPU.vhdl(580) " "Inferred latch for \"M3\[6\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[7\] CPU.vhdl(580) " "Inferred latch for \"M3\[7\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[8\] CPU.vhdl(580) " "Inferred latch for \"M3\[8\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[9\] CPU.vhdl(580) " "Inferred latch for \"M3\[9\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[10\] CPU.vhdl(580) " "Inferred latch for \"M3\[10\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[11\] CPU.vhdl(580) " "Inferred latch for \"M3\[11\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[12\] CPU.vhdl(580) " "Inferred latch for \"M3\[12\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[13\] CPU.vhdl(580) " "Inferred latch for \"M3\[13\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[14\] CPU.vhdl(580) " "Inferred latch for \"M3\[14\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M3\[15\] CPU.vhdl(580) " "Inferred latch for \"M3\[15\]\" at CPU.vhdl(580)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[0\] CPU.vhdl(565) " "Inferred latch for \"M2\[0\]\" at CPU.vhdl(565)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[1\] CPU.vhdl(565) " "Inferred latch for \"M2\[1\]\" at CPU.vhdl(565)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M2\[2\] CPU.vhdl(565) " "Inferred latch for \"M2\[2\]\" at CPU.vhdl(565)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[0\] CPU.vhdl(552) " "Inferred latch for \"M1\[0\]\" at CPU.vhdl(552)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[1\] CPU.vhdl(552) " "Inferred latch for \"M1\[1\]\" at CPU.vhdl(552)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[2\] CPU.vhdl(552) " "Inferred latch for \"M1\[2\]\" at CPU.vhdl(552)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "M1\[3\] CPU.vhdl(552) " "Inferred latch for \"M1\[3\]\" at CPU.vhdl(552)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[0\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[0\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[1\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[1\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[2\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[2\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[3\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[3\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[4\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[4\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[5\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[5\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[6\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[6\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[7\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[7\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[8\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[8\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[9\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[9\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[10\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[10\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[11\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[11\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[12\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[12\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[13\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[13\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[14\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[14\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataB_T2\[15\] CPU.vhdl(542) " "Inferred latch for \"DataB_T2\[15\]\" at CPU.vhdl(542)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 542 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[0\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[0\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[1\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[1\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[2\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[2\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[3\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[3\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[4\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[4\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[5\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[5\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[6\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[6\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[7\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[7\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[8\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[8\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[9\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[9\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[10\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[10\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[11\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[11\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[12\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[12\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[13\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[13\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[14\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[14\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataA_T1\[15\] CPU.vhdl(533) " "Inferred latch for \"DataA_T1\[15\]\" at CPU.vhdl(533)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[0\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[0\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[1\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[1\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[2\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[2\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[3\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[3\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[4\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[4\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[5\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[5\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[6\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[6\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[7\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[7\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[8\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[8\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[9\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[9\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[10\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[10\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[11\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[11\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[12\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[12\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[13\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[13\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[14\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[14\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IP_R7\[15\] CPU.vhdl(523) " "Inferred latch for \"IP_R7\[15\]\" at CPU.vhdl(523)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 523 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Z_flag CPU.vhdl(514) " "Inferred latch for \"Z_flag\" at CPU.vhdl(514)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 514 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[0\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[0\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[1\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[1\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[2\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[2\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[3\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[3\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[4\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[4\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[5\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[5\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[6\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[6\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[7\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[7\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[8\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[8\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[9\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[9\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[10\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[10\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[11\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[11\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[12\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[12\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[13\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[13\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[14\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[14\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mem_data_IR\[15\] CPU.vhdl(505) " "Inferred latch for \"Mem_data_IR\[15\]\" at CPU.vhdl(505)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 505 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1delay CPU.vhdl(172) " "Inferred latch for \"state_next.S1delay\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S17 CPU.vhdl(172) " "Inferred latch for \"state_next.S17\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S16 CPU.vhdl(172) " "Inferred latch for \"state_next.S16\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S15 CPU.vhdl(172) " "Inferred latch for \"state_next.S15\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S14 CPU.vhdl(172) " "Inferred latch for \"state_next.S14\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S13 CPU.vhdl(172) " "Inferred latch for \"state_next.S13\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S12 CPU.vhdl(172) " "Inferred latch for \"state_next.S12\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S11 CPU.vhdl(172) " "Inferred latch for \"state_next.S11\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S10 CPU.vhdl(172) " "Inferred latch for \"state_next.S10\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S9 CPU.vhdl(172) " "Inferred latch for \"state_next.S9\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S8 CPU.vhdl(172) " "Inferred latch for \"state_next.S8\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S7 CPU.vhdl(172) " "Inferred latch for \"state_next.S7\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S6 CPU.vhdl(172) " "Inferred latch for \"state_next.S6\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S5 CPU.vhdl(172) " "Inferred latch for \"state_next.S5\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S4 CPU.vhdl(172) " "Inferred latch for \"state_next.S4\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S3 CPU.vhdl(172) " "Inferred latch for \"state_next.S3\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S2 CPU.vhdl(172) " "Inferred latch for \"state_next.S2\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.S1 CPU.vhdl(172) " "Inferred latch for \"state_next.S1\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_next.rst CPU.vhdl(172) " "Inferred latch for \"state_next.rst\" at CPU.vhdl(172)" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_16BIT Reg_16BIT:Program_Counter " "Elaborating entity \"Reg_16BIT\" for hierarchy \"Reg_16BIT:Program_Counter\"" {  } { { "CPU.vhdl" "Program_Counter" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory Memory:MyMemory " "Elaborating entity \"Memory\" for hierarchy \"Memory:MyMemory\"" {  } { { "CPU.vhdl" "MyMemory" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754089890 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Memory.vhdl(48) " "VHDL Process Statement warning at Memory.vhdl(48): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Memory.vhdl(48) " "Inferred latch for \"data_out\[0\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Memory.vhdl(48) " "Inferred latch for \"data_out\[1\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Memory.vhdl(48) " "Inferred latch for \"data_out\[2\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Memory.vhdl(48) " "Inferred latch for \"data_out\[3\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Memory.vhdl(48) " "Inferred latch for \"data_out\[4\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Memory.vhdl(48) " "Inferred latch for \"data_out\[5\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Memory.vhdl(48) " "Inferred latch for \"data_out\[6\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Memory.vhdl(48) " "Inferred latch for \"data_out\[7\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Memory.vhdl(48) " "Inferred latch for \"data_out\[8\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Memory.vhdl(48) " "Inferred latch for \"data_out\[9\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Memory.vhdl(48) " "Inferred latch for \"data_out\[10\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Memory.vhdl(48) " "Inferred latch for \"data_out\[11\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Memory.vhdl(48) " "Inferred latch for \"data_out\[12\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Memory.vhdl(48) " "Inferred latch for \"data_out\[13\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Memory.vhdl(48) " "Inferred latch for \"data_out\[14\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Memory.vhdl(48) " "Inferred latch for \"data_out\[15\]\" at Memory.vhdl(48)" {  } { { "Memory.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Memory.vhdl" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 "|CPU|Memory:MyMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_File Reg_File:Reg_File1 " "Elaborating entity \"Reg_File\" for hierarchy \"Reg_File:Reg_File1\"" {  } { { "CPU.vhdl" "Reg_File1" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754089905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Arithmetic " "Elaborating entity \"ALU\" for hierarchy \"ALU:Arithmetic\"" {  } { { "CPU.vhdl" "Arithmetic" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754089921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_2 MUX_2:\\BEQ1:0:MUXA " "Elaborating entity \"MUX_2\" for hierarchy \"MUX_2:\\BEQ1:0:MUXA\"" {  } { { "CPU.vhdl" "\\BEQ1:0:MUXA" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754089921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[7\] " "Latch M6\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[0\] " "Latch M6\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[1\] " "Latch M6\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[2\] " "Latch M6\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[3\] " "Latch M6\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[4\] " "Latch M6\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[5\] " "Latch M6\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[6\] " "Latch M6\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S11_3023 " "Latch state_next.S11_3023 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[1\] " "Latch M10\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[0\] " "Latch M10\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M10\[2\] " "Latch M10\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.rst " "Ports D and ENA on the latch are fed by the same signal state_present.rst" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 687 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[7\] " "Latch M7\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[7\] " "Latch M8\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S6_3108 " "Latch state_next.S6_3108 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1_3193 " "Latch state_next.S1_3193 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S1delay_2904 " "Latch state_next.S1delay_2904 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[0\] " "Latch M7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[0\] " "Latch M8\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[1\] " "Latch M7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[1\] " "Latch M8\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[2\] " "Latch M7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[2\] " "Latch M8\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[3\] " "Latch M7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[3\] " "Latch M8\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[4\] " "Latch M7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[4\] " "Latch M8\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[5\] " "Latch M7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[5\] " "Latch M8\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[6\] " "Latch M7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[6\] " "Latch M8\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[0\] " "Latch M3\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[0\] " "Latch M2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[1\] " "Latch M2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M2\[2\] " "Latch M2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr18 " "Ports D and ENA on the latch are fed by the same signal WideOr18" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 565 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S2_3176 " "Latch state_next.S2_3176 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S17_2921 " "Latch state_next.S17_2921 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[3\] " "Latch M1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR B\[1\] " "Ports ENA and CLR on the latch are fed by the same signal B\[1\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[7\] " "Latch M4\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[7\] " "Latch M5\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[2\] " "Latch M1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR B\[1\] " "Ports ENA and CLR on the latch are fed by the same signal B\[1\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[6\] " "Latch M5\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[6\] " "Latch M4\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[5\] " "Latch M5\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr11 " "Ports D and ENA on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[5\] " "Latch M4\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[4\] " "Latch M5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr11 " "Ports D and ENA on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[4\] " "Latch M4\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[3\] " "Latch M5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr11 " "Ports D and ENA on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[3\] " "Latch M4\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[2\] " "Latch M5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr11 " "Ports D and ENA on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[2\] " "Latch M4\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[1\] " "Latch M5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr11 " "Ports D and ENA on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[1\] " "Latch M4\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[0\] " "Latch M4\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[0\] " "Latch M5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE WideOr11 " "Ports ENA and PRE on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[1\] " "Latch M1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE B\[1\] " "Ports ENA and PRE on the latch are fed by the same signal B\[1\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M1\[0\] " "Latch M1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR B\[1\] " "Ports ENA and CLR on the latch are fed by the same signal B\[1\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 552 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S5_3125 " "Latch state_next.S5_3125 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S8_3074 " "Latch state_next.S8_3074 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[1\] " "Latch M3\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[2\] " "Latch M3\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[3\] " "Latch M3\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[4\] " "Latch M3\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[5\] " "Latch M3\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[6\] " "Latch M3\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[7\] " "Latch M3\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[8\] " "Latch M3\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[9\] " "Latch M3\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[10\] " "Latch M3\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[11\] " "Latch M3\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[12\] " "Latch M3\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[13\] " "Latch M3\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[14\] " "Latch M3\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M3\[15\] " "Latch M3\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA WideOr15 " "Ports D and ENA on the latch are fed by the same signal WideOr15" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 580 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S14_2972 " "Latch state_next.S14_2972 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[12\] " "Latch M6\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[13\] " "Latch M6\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[14\] " "Latch M6\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M6\[15\] " "Latch M6\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[13\] " "Ports D and ENA on the latch are fed by the same signal B\[13\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 641 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S3_3159 " "Latch state_next.S3_3159 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S15_2955 " "Latch state_next.S15_2955 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[13\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[13\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[14\] " "Latch M5\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[14\] " "Latch M4\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[13\] " "Latch M5\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[13\] " "Latch M4\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[12\] " "Latch M5\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[12\] " "Latch M4\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[11\] " "Latch M5\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[11\] " "Latch M4\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[10\] " "Latch M5\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[10\] " "Latch M4\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[9\] " "Latch M5\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[9\] " "Latch M4\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[8\] " "Latch M5\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[8\] " "Latch M4\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M5\[15\] " "Latch M5\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S5 " "Ports D and ENA on the latch are fed by the same signal state_present.S5" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR WideOr11 " "Ports ENA and CLR on the latch are fed by the same signal WideOr11" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 287 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 612 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M4\[15\] " "Latch M4\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S3 " "Ports D and ENA on the latch are fed by the same signal state_present.S3" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 599 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S12_3006 " "Latch state_next.S12_3006 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S9_3057 " "Latch state_next.S9_3057 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S10_3040 " "Latch state_next.S10_3040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[12\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[12\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S4_3142 " "Latch state_next.S4_3142 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S2 " "Ports D and ENA on the latch are fed by the same signal state_present.S2" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S7_3091 " "Latch state_next.S7_3091 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S8 " "Ports D and ENA on the latch are fed by the same signal state_present.S8" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_next.S16_2938 " "Latch state_next.S16_2938 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_16BIT:Instruction_Register\|reg_store\[15\] " "Ports D and ENA on the latch are fed by the same signal Reg_16BIT:Instruction_Register\|reg_store\[15\]" {  } { { "Reg_16BIT.vhdl" "" { Text "C:/EE214_2023/Factorial_4/Reg_16BIT.vhdl" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 172 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[7\] " "Latch DataA_T1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[6\] " "Latch DataA_T1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[5\] " "Latch DataA_T1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[4\] " "Latch DataA_T1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[3\] " "Latch DataA_T1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[2\] " "Latch DataA_T1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[1\] " "Latch DataA_T1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[0\] " "Latch DataA_T1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[8\] " "Latch M8\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[8\] " "Latch M7\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[9\] " "Latch M8\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[9\] " "Latch M7\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[10\] " "Latch M8\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[10\] " "Latch M7\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[11\] " "Latch M8\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[11\] " "Latch M7\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[12\] " "Latch M8\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[12\] " "Latch M7\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[13\] " "Latch M8\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[13\] " "Latch M7\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[14\] " "Latch M8\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[14\] " "Latch M7\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M8\[15\] " "Latch M8\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S14 " "Ports D and ENA on the latch are fed by the same signal state_present.S14" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 663 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "M7\[15\] " "Latch M7\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA B\[14\] " "Ports D and ENA on the latch are fed by the same signal B\[14\]" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 86 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 652 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[14\] " "Latch DataA_T1\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[13\] " "Latch DataA_T1\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[12\] " "Latch DataA_T1\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[11\] " "Latch DataA_T1\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[10\] " "Latch DataA_T1\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[9\] " "Latch DataA_T1\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[8\] " "Latch DataA_T1\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "DataA_T1\[15\] " "Latch DataA_T1\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_present.S17 " "Ports D and ENA on the latch are fed by the same signal state_present.S17" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 87 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1705754092080 ""}  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 533 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1705754092080 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1705754093035 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1705754097916 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1705754097916 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[0\] " "No output dependent on input pin \"Input\[0\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[1\] " "No output dependent on input pin \"Input\[1\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[2\] " "No output dependent on input pin \"Input\[2\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[3\] " "No output dependent on input pin \"Input\[3\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[4\] " "No output dependent on input pin \"Input\[4\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[5\] " "No output dependent on input pin \"Input\[5\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[6\] " "No output dependent on input pin \"Input\[6\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[7\] " "No output dependent on input pin \"Input\[7\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[8\] " "No output dependent on input pin \"Input\[8\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[9\] " "No output dependent on input pin \"Input\[9\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[10\] " "No output dependent on input pin \"Input\[10\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[11\] " "No output dependent on input pin \"Input\[11\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[12\] " "No output dependent on input pin \"Input\[12\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[13\] " "No output dependent on input pin \"Input\[13\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[14\] " "No output dependent on input pin \"Input\[14\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[15\] " "No output dependent on input pin \"Input\[15\]\"" {  } { { "CPU.vhdl" "" { Text "C:/EE214_2023/Factorial_4/CPU.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1705754098166 "|CPU|Input[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1705754098166 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8170 " "Implemented 8170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1705754098166 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1705754098166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8136 " "Implemented 8136 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1705754098166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1705754098166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 321 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 321 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1705754098197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 20 18:04:58 2024 " "Processing ended: Sat Jan 20 18:04:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1705754098197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1705754098197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1705754098197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1705754098197 ""}
