JDF B
// Created by Version 2.0 
PROJECT MULTI
DESIGN multi Normal
DEVKIT GAL22V10D-25LP
ENTRY Pure VHDL
MODULE multi.vhd
MODSTYLE ALU3 Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE ALU3
