// Seed: 3748863828
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  tri id_3, id_4, id_5;
  assign id_1 = 1'b0 + 1 ** id_4 + ~(id_4) - 1;
  id_6(
      id_3, id_1 ^ 1
  );
  logic [7:0] id_7;
  assign id_5 = id_3;
  tri  id_8;
  wire id_9;
  integer id_10 (
      .id_0(id_3),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(id_2),
      .id_5(1'b0),
      .id_6(1),
      .id_7(~id_7[1]),
      .id_8(~id_8)
  );
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    output tri0  id_2
);
  assign id_0 = id_4;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
endmodule
