 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:11:36 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[23] (input port clocked by clk)
  Endpoint: mac_out[1] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[23] (in)                           0.000      0.000 f
  U703/ZN (OR2_X2)                        0.060      0.060 f
  U528/ZN (OAI21_X1)                      0.043      0.103 r
  U659/ZN (OAI211_X1)                     0.053      0.156 f
  U509/ZN (OR3_X1)                        0.094      0.250 f
  U664/ZN (NAND4_X2)                      0.071      0.321 r
  U730/ZN (INV_X1)                        0.038      0.359 f
  U609/Z (BUF_X1)                         0.049      0.408 f
  U630/ZN (AOI21_X1)                      0.051      0.459 r
  U629/ZN (OR2_X1)                        0.046      0.505 r
  U860/ZN (OAI211_X1)                     0.052      0.557 f
  U693/ZN (NOR2_X1)                       0.046      0.603 r
  U658/ZN (OAI21_X1)                      0.042      0.645 f
  U551/ZN (NAND3_X1)                      0.040      0.685 r
  U1041/Z (BUF_X1)                        0.045      0.731 r
  U1042/Z (BUF_X2)                        0.052      0.783 r
  U1043/Z (MUX2_X1)                       0.091      0.874 f
  U1044/ZN (AND2_X1)                      0.045      0.919 f
  U1045/ZN (INV_X1)                       0.032      0.952 r
  U1046/ZN (NAND2_X1)                     0.031      0.983 f
  U1047/ZN (XNOR2_X1)                     0.061      1.044 f
  U1048/Z (BUF_X2)                        0.060      1.104 f
  U1080/ZN (OR3_X2)                       0.109      1.213 f
  U1194/ZN (OR2_X1)                       0.071      1.283 f
  U1195/ZN (OAI21_X1)                     0.041      1.324 r
  U1197/ZN (NOR2_X1)                      0.039      1.363 f
  U657/ZN (NOR2_X1)                       0.050      1.414 r
  U1217/ZN (NAND2_X1)                     0.035      1.449 f
  U1353/ZN (OAI21_X1)                     0.052      1.501 r
  U1354/ZN (AOI21_X1)                     0.034      1.535 f
  U1411/ZN (OAI21_X1)                     0.066      1.602 r
  U490/ZN (AND2_X2)                       0.068      1.669 r
  U614/Z (BUF_X2)                         0.063      1.733 r
  U1442/ZN (NAND2_X1)                     0.039      1.772 f
  U1443/ZN (NAND2_X1)                     0.024      1.796 r
  mac_out[1] (out)                        0.002      1.798 r
  data arrival time                                  1.798

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.798
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.798


1
