
Creating and connecting nodes

__create_circuit_1
ID: 0 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 0 Parent list (IDs): 2 Constant: True
ID: 1 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 1 Parent list (IDs): 2 6 Literal: -3
ID: 2 Node type: AND_NODE Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 1 2 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 1  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 3 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 3 Parent list (IDs): 7 Literal: 1
ID: 4 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 4 Parent list (IDs): 7 Constant: False
ID: 5 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 5 Parent list (IDs): 7 Literal: 2
ID: 6 Node type: OR_NODE Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 1 2 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 1 2 Parent list (IDs): 8 The node types in the circuit: AND_NODE: 1  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 1  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 7 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 3 4 5 7 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 3 4 5 Parent list (IDs): 8 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 8 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 7 Parent list (IDs):  The node types in the circuit: AND_NODE: 2  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 2  LITERAL: 3  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
__create_circuit_2
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 4 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 2 Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 1 3 Literals in the circuit: -3 1 Nodes in the circuit: 0 1 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 1 2 3 5 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Nodes in the circuit: 0 1 2 3 4 5 6 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs):  The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 3  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
__create_circuit_3
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Nodes in the circuit: 0 Parent list (IDs): 8 9 Literal: -1
ID: 1 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 1 Parent list (IDs): 8 10 Literal: 2
ID: 2 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Nodes in the circuit: 2 Parent list (IDs): 9 11 Literal: -2
ID: 3 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 3 Parent list (IDs): 10 11 Literal: 1
ID: 4 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Nodes in the circuit: 4 Parent list (IDs): 12 13 Literal: 3
ID: 5 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Nodes in the circuit: 5 Parent list (IDs): 12 14 Literal: -4
ID: 6 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Nodes in the circuit: 6 Parent list (IDs): 13 15 Literal: 4
ID: 7 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 7 Parent list (IDs): 14 15 Literal: -3
ID: 8 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -1 2 Nodes in the circuit: 0 1 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 1 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 9 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 Nodes in the circuit: 0 2 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 2 Parent list (IDs): 18 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 10 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 1 3 10 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 1 3 Parent list (IDs): 18 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 11 Node type: AND_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 1 Nodes in the circuit: 2 3 11 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 2 3 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 12 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 3 Nodes in the circuit: 4 5 12 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 4 5 Parent list (IDs): 19 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 13 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: 3 4 Nodes in the circuit: 4 6 13 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 4 6 Parent list (IDs): 17 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 14 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 Nodes in the circuit: 5 7 14 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 5 7 Parent list (IDs): 17 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 15 Node type: AND_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Nodes in the circuit: 6 7 15 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 6 7 Parent list (IDs): 19 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 1 2 Nodes in the circuit: 0 1 2 3 8 11 16 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 8 11 Parent list (IDs): 20 The node types in the circuit: AND_NODE: 2  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 1
ID: 17 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 3 4 Nodes in the circuit: 4 5 6 7 13 14 17 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 13 14 Parent list (IDs): 20 The node types in the circuit: AND_NODE: 2  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 4
ID: 18 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: -2 -1 1 2 Nodes in the circuit: 0 1 2 3 9 10 18 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 9 10 Parent list (IDs): 21 The node types in the circuit: AND_NODE: 2  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 2
ID: 19 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -4 -3 3 4 Nodes in the circuit: 4 5 6 7 12 15 19 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 12 15 Parent list (IDs): 21 The node types in the circuit: AND_NODE: 2  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 3
ID: 20 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 11 13 14 16 17 20 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 16 17 Parent list (IDs): 24 The node types in the circuit: AND_NODE: 5  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 8  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 21 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Nodes in the circuit: 0 1 2 3 4 5 6 7 9 10 12 15 18 19 21 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 18 19 Parent list (IDs): 24 The node types in the circuit: AND_NODE: 5  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 8  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 22 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 22 Parent list (IDs):  Constant: False
ID: 23 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 23 Parent list (IDs):  Constant: True
ID: 24 Node type: OR_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -4 -3 -2 -1 1 2 3 4 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 24 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 20 21 Parent list (IDs):  The node types in the circuit: AND_NODE: 10  OR_NODE: 5  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 8  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
__create_circuit_4
ID: 0 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Nodes in the circuit: 0 Parent list (IDs): 6 12 Literal: -4
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 6 Literal: 1
ID: 2 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: -5 Nodes in the circuit: 2 Parent list (IDs): 7 13 Literal: -5
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 7 Literal: 2
ID: 4 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Nodes in the circuit: 4 Parent list (IDs): 8 Literal: 3
ID: 5 Node type: LITERAL Variables in the circuit: 6 Literals in the circuit: -6 Nodes in the circuit: 5 Parent list (IDs): 8 14 Literal: -6
ID: 6 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 1 Nodes in the circuit: 0 1 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 13 14 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 7 Node type: OR_NODE Variables in the circuit: 2 5 Literals in the circuit: -5 2 Nodes in the circuit: 2 3 7 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 3 Parent list (IDs): 12 14 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 8 Node type: OR_NODE Variables in the circuit: 3 6 Literals in the circuit: -6 3 Nodes in the circuit: 4 5 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs): 12 13 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 9 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Nodes in the circuit: 9 Parent list (IDs): 12 Literal: -1
ID: 10 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Nodes in the circuit: 10 Parent list (IDs): 13 Literal: -2
ID: 11 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 11 Parent list (IDs): 14 Literal: -3
ID: 12 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -1 2 3 Nodes in the circuit: 0 2 3 4 5 7 8 9 12 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 0 7 8 9 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 6  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 13 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -2 1 3 Nodes in the circuit: 0 1 2 4 5 6 8 10 13 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 2 6 8 10 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 6  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 14 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -3 1 2 Nodes in the circuit: 0 1 2 3 5 6 7 11 14 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 5 6 7 11 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 6  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 15 Node type: LITERAL Variables in the circuit: 7 Literals in the circuit: -7 Nodes in the circuit: 15 Parent list (IDs): 18 Literal: -7
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 6 Literals in the circuit: -6 -5 -4 -3 -2 -1 1 2 3 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 16 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 12 13 14 Parent list (IDs): 18 The node types in the circuit: AND_NODE: 3  OR_NODE: 4  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 9  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 17 Node type: LITERAL Variables in the circuit: 7 Literals in the circuit: 7 Nodes in the circuit: 17 Parent list (IDs): 21 Literal: 7
ID: 18 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 6 7 Literals in the circuit: -7 -6 -5 -4 -3 -2 -1 1 2 3 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 18 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 15 16 Parent list (IDs): 21 The node types in the circuit: AND_NODE: 4  OR_NODE: 4  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 10  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 19 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 19 Parent list (IDs):  Constant: False
ID: 20 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 20 Parent list (IDs):  Constant: True
ID: 21 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 6 7 Literals in the circuit: -7 -6 -5 -4 -3 -2 -1 1 2 3 7 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 21 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 17 18 Parent list (IDs):  The node types in the circuit: AND_NODE: 4  OR_NODE: 5  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 11  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 7
__create_circuit_5
ID: 0 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: -1 Nodes in the circuit: 0 Parent list (IDs): 8 Literal: -1
ID: 1 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 1 Parent list (IDs): 9 Literal: -3
ID: 2 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 2 Parent list (IDs): 10 Literal: 1
ID: 3 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: 3 Nodes in the circuit: 3 Parent list (IDs): 11 Literal: 3
ID: 4 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: -4 Nodes in the circuit: 4 Parent list (IDs): 8 10 Literal: -4
ID: 5 Node type: LITERAL Variables in the circuit: 5 Literals in the circuit: -5 Nodes in the circuit: 5 Parent list (IDs): 9 11 Literal: -5
ID: 6 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 6 Parent list (IDs): 12 Literal: 2
ID: 7 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: -2 Nodes in the circuit: 7 Parent list (IDs): 13 Literal: -2
ID: 8 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 -1 Nodes in the circuit: 0 4 8 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 4 Parent list (IDs): 12 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 9 Node type: OR_NODE Variables in the circuit: 3 5 Literals in the circuit: -5 -3 Nodes in the circuit: 1 5 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 5 Parent list (IDs): 12 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 10 Node type: OR_NODE Variables in the circuit: 1 4 Literals in the circuit: -4 1 Nodes in the circuit: 2 4 10 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 2 4 Parent list (IDs): 13 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 11 Node type: OR_NODE Variables in the circuit: 3 5 Literals in the circuit: -5 3 Nodes in the circuit: 3 5 11 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 3 5 Parent list (IDs): 13 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 12 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -3 -1 2 Nodes in the circuit: 0 1 4 5 6 8 9 12 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 6 8 9 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 5  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 13 Node type: AND_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -2 1 3 Nodes in the circuit: 2 3 4 5 7 10 11 13 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 7 10 11 Parent list (IDs): 16 The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 5  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 14 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 14 Parent list (IDs):  Constant: False
ID: 15 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 15 Parent list (IDs):  Constant: True
ID: 16 Node type: OR_NODE Variables in the circuit: 1 2 3 4 5 Literals in the circuit: -5 -4 -3 -2 -1 1 2 3 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 16 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 12 13 Parent list (IDs):  The node types in the circuit: AND_NODE: 2  OR_NODE: 5  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 8  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: 1

Modification
Before modification
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 4 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 2 Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 1 3 Literals in the circuit: -3 1 Nodes in the circuit: 0 1 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 1 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 1 2 3 5 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Nodes in the circuit: 0 1 2 3 4 5 6 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs):  The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 3  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
Remove a leaf
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 2 Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 4 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 0 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 0  LITERAL: 1  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 1 2 3 5 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 Literals in the circuit: -3 1 2 Nodes in the circuit: 0 1 2 3 4 5 6 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs):  The node types in the circuit: AND_NODE: 1  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 3  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
Add a circuit
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 2 Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Nodes in the circuit: 0 4 7 8 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 9 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 1  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 Literals in the circuit: 1 2 Nodes in the circuit: 1 2 3 5 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -3 1 2 4 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs):  The node types in the circuit: AND_NODE: 2  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 2  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 7 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Nodes in the circuit: 7 Parent list (IDs): 9 Literal: 4
ID: 8 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 8 Parent list (IDs): 9 Constant: True
ID: 9 Node type: AND_NODE Variables in the circuit: 4 Literals in the circuit: 4 Nodes in the circuit: 7 8 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 4 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 1  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
Add a child
ID: 0 Node type: LITERAL Variables in the circuit: 3 Literals in the circuit: -3 Nodes in the circuit: 0 Parent list (IDs): 4 Literal: -3
ID: 1 Node type: LITERAL Variables in the circuit: 1 Literals in the circuit: 1 Nodes in the circuit: 1 Parent list (IDs): 5 Literal: 1
ID: 2 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 2 Parent list (IDs): 5 Constant: False
ID: 3 Node type: LITERAL Variables in the circuit: 2 Literals in the circuit: 2 Nodes in the circuit: 3 Parent list (IDs): 5 Literal: 2
ID: 4 Node type: OR_NODE Variables in the circuit: 3 4 Literals in the circuit: -3 4 Nodes in the circuit: 0 4 7 8 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 0 9 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 1  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 2  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 5 Node type: OR_NODE Variables in the circuit: 1 2 4 Literals in the circuit: 1 2 4 Nodes in the circuit: 1 2 3 5 7 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: False Smoothness_in_circuit: False Children list (IDs): 1 2 3 7 Parent list (IDs): 6 The node types in the circuit: AND_NODE: 0  OR_NODE: 1  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 3  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0  Decision variable: None
ID: 6 Node type: AND_NODE Variables in the circuit: 1 2 3 4 Literals in the circuit: -3 1 2 4 Nodes in the circuit: 0 1 2 3 4 5 6 7 8 9 Decomposable: False Decomposable_in_circuit: False Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: False Children list (IDs): 4 5 Parent list (IDs):  The node types in the circuit: AND_NODE: 2  OR_NODE: 2  MAPPING_NODE: 0  CONSTANT: 2  LITERAL: 4  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 
ID: 7 Node type: LITERAL Variables in the circuit: 4 Literals in the circuit: 4 Nodes in the circuit: 7 Parent list (IDs): 5 9 Literal: 4
ID: 8 Node type: CONSTANT Variables in the circuit:  Literals in the circuit:  Nodes in the circuit: 8 Parent list (IDs): 9 Constant: True
ID: 9 Node type: AND_NODE Variables in the circuit: 4 Literals in the circuit: 4 Nodes in the circuit: 7 8 9 Decomposable: True Decomposable_in_circuit: True Deterministic: True Deterministic_in_circuit: True Smoothness: True Smoothness_in_circuit: True Children list (IDs): 7 8 Parent list (IDs): 4 The node types in the circuit: AND_NODE: 1  OR_NODE: 0  MAPPING_NODE: 0  CONSTANT: 1  LITERAL: 1  TWO_CNF: 0  RENAMABLE_HORN_CNF: 0 

Detecting a cycle

A cycle was detected!

Satisfiability

Node: 0, cache: False, sat: True
Node: 1, cache: False, sat: True
Node: 2, cache: False, sat: True
Node: 3, cache: False, sat: True
Node: 4, cache: False, sat: False
Node: 5, cache: False, sat: True
Node: 6, cache: False, sat: True
Node: 7, cache: False, sat: True
Node: 8, cache: False, sat: True
Assumption: 3, cache: False, sat: False
Assumption: -3 -1, cache: False, sat: True
Assumption: -2 -1, cache: False, sat: False
Assumption: -3, cache: False, sat: True
Exist quantification: 3, cache: False, sat: True
Exist quantification: 1 3, cache: False, sat: True
Exist quantification: 1 2, cache: False, sat: True
Exist quantification: 1 2 3, cache: False, sat: True
Assumption: 3, exist quantification: 1 2, cache: False, sat: False
Assumption: 3, exist quantification: 1, cache: False, sat: False
Assumption: -1, exist quantification: 3, cache: False, sat: True
Node: 0, cache: True, sat: True
Node: 1, cache: True, sat: True
Node: 2, cache: True, sat: True
Node: 3, cache: True, sat: True
Node: 4, cache: True, sat: False
Node: 5, cache: True, sat: True
Node: 6, cache: True, sat: True
Node: 7, cache: True, sat: True
Node: 8, cache: True, sat: True
Assumption: 3, cache: True, sat: False
Assumption: -3 -1, cache: True, sat: True
Assumption: -2 -1, cache: True, sat: False
Assumption: -3, cache: True, sat: True
Exist quantification: 3, cache: True, sat: True
Exist quantification: 1 3, cache: True, sat: True
Exist quantification: 1 2, cache: True, sat: True
Exist quantification: 1 2 3, cache: True, sat: True
Assumption: 3, exist quantification: 1 2, cache: True, sat: False
Assumption: 3, exist quantification: 1, cache: True, sat: False
Assumption: -1, exist quantification: 3, cache: True, sat: True

Satisfiability (negative)

The circuit is not decomposable! Satisfiability is not supported if the circuit is not decomposable.

Model counting

Node: 0, cache: False, count of models: 1
Node: 1, cache: False, count of models: 1
Node: 2, cache: False, count of models: 1
Node: 3, cache: False, count of models: 1
Node: 4, cache: False, count of models: 1
Node: 5, cache: False, count of models: 1
Node: 6, cache: False, count of models: 1
Node: 7, cache: False, count of models: 1
Node: 8, cache: False, count of models: 1
Node: 9, cache: False, count of models: 1
Node: 10, cache: False, count of models: 1
Node: 11, cache: False, count of models: 1
Node: 12, cache: False, count of models: 1
Node: 13, cache: False, count of models: 1
Node: 14, cache: False, count of models: 1
Node: 15, cache: False, count of models: 1
Node: 16, cache: False, count of models: 2
Node: 17, cache: False, count of models: 2
Node: 18, cache: False, count of models: 2
Node: 19, cache: False, count of models: 2
Node: 20, cache: False, count of models: 4
Node: 21, cache: False, count of models: 4
Node: 22, cache: False, count of models: 0
Node: 23, cache: False, count of models: 1
Node: 24, cache: False, count of models: 8
Assumption: -1, cache: False, count of models: 4
Assumption: 1, cache: False, count of models: 4
Assumption: -2 -1, cache: False, count of models: 2
Assumption: 1 2, cache: False, count of models: 2
Node: 0, cache: True, count of models: 1
Node: 1, cache: True, count of models: 1
Node: 2, cache: True, count of models: 1
Node: 3, cache: True, count of models: 1
Node: 4, cache: True, count of models: 1
Node: 5, cache: True, count of models: 1
Node: 6, cache: True, count of models: 1
Node: 7, cache: True, count of models: 1
Node: 8, cache: True, count of models: 1
Node: 9, cache: True, count of models: 1
Node: 10, cache: True, count of models: 1
Node: 11, cache: True, count of models: 1
Node: 12, cache: True, count of models: 1
Node: 13, cache: True, count of models: 1
Node: 14, cache: True, count of models: 1
Node: 15, cache: True, count of models: 1
Node: 16, cache: True, count of models: 2
Node: 17, cache: True, count of models: 2
Node: 18, cache: True, count of models: 2
Node: 19, cache: True, count of models: 2
Node: 20, cache: True, count of models: 4
Node: 21, cache: True, count of models: 4
Node: 22, cache: True, count of models: 0
Node: 23, cache: True, count of models: 1
Node: 24, cache: True, count of models: 8
Assumption: -1, cache: True, count of models: 4
Assumption: 1, cache: True, count of models: 4
Assumption: -2 -1, cache: True, count of models: 2
Assumption: 1 2, cache: True, count of models: 2

Model counting (negative)

__create_circuit_1
The circuit is not smooth! Model counting is not supported if the circuit is not smooth.
__create_circuit_2
The circuit is not decomposable! Model counting is not supported if the circuit is not decomposable.

Minimum default-cardinality

Node: 0, cache: False, minimum cardinality: 1
Node: 1, cache: False, minimum cardinality: 1
Node: 2, cache: False, minimum cardinality: 0
Node: 3, cache: False, minimum cardinality: 0
Node: 4, cache: False, minimum cardinality: 1
Node: 5, cache: False, minimum cardinality: 1
Node: 6, cache: False, minimum cardinality: 0
Node: 7, cache: False, minimum cardinality: 1
Node: 8, cache: False, minimum cardinality: 1
Node: 9, cache: False, minimum cardinality: 1
Node: 10, cache: False, minimum cardinality: 0
Node: 11, cache: False, minimum cardinality: 0
Node: 12, cache: False, minimum cardinality: 2
Node: 13, cache: False, minimum cardinality: 1
Node: 14, cache: False, minimum cardinality: inf
Node: 15, cache: False, minimum cardinality: 0
Node: 16, cache: False, minimum cardinality: 1
Default: 4, cache: False, minimum cardinality: 0
Default: 4 5, cache: False, minimum cardinality: 0
Observation: -1 3, default: 4 5, cache: False, minimum cardinality: 1
Observation: -3 1, default: 4 5, cache: False, minimum cardinality: 1
Observation: 1 3, default: 4 5, cache: False, minimum cardinality: 0
Node: 0, cache: True, minimum cardinality: 1
Node: 1, cache: True, minimum cardinality: 1
Node: 2, cache: True, minimum cardinality: 0
Node: 3, cache: True, minimum cardinality: 0
Node: 4, cache: True, minimum cardinality: 1
Node: 5, cache: True, minimum cardinality: 1
Node: 6, cache: True, minimum cardinality: 0
Node: 7, cache: True, minimum cardinality: 1
Node: 8, cache: True, minimum cardinality: 1
Node: 9, cache: True, minimum cardinality: 1
Node: 10, cache: True, minimum cardinality: 0
Node: 11, cache: True, minimum cardinality: 0
Node: 12, cache: True, minimum cardinality: 2
Node: 13, cache: True, minimum cardinality: 1
Node: 14, cache: True, minimum cardinality: inf
Node: 15, cache: True, minimum cardinality: 0
Node: 16, cache: True, minimum cardinality: 1
Default: 4, cache: True, minimum cardinality: 0
Default: 4 5, cache: True, minimum cardinality: 0
Observation: -1 3, default: 4 5, cache: True, minimum cardinality: 1
Observation: -3 1, default: 4 5, cache: True, minimum cardinality: 1
Observation: 1 3, default: 4 5, cache: True, minimum cardinality: 0

Minimum default-cardinality (negative)

The circuit is not decomposable! Minimum default-cardinality is not supported if the circuit is not decomposable.

Caches

is_satisfiable
Sat: True
Add a constant leaf (False)
Sat: False
Remove a constant leaf (False)
Sat: True
Sat: False
Add a literal leaf (-2)
Sat: True
Remove a literal leaf (-2)
Sat: False
Sat: True
Add a literal leaf (4)
Sat: True
minimum_default_cardinality
Minimum cardinality: 1
Add an edge (10 -> 0)
Minimum cardinality: 0
Remove an edge (10 -> 0)
Minimum cardinality: 1
Minimum cardinality: 0
Add a literal leaf (-6)
Minimum cardinality: 1
Remove a literal leaf (-6)
Minimum cardinality: 0
Minimum cardinality: 1
