ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on May 31, 2018 at 00:43:48 CST
ncverilog
	+access+r
	tb_cache.v
	cache_2way.v
	memory.v
file: cache_2way.v
	module worklib.cache:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cache:v <0x4453d91f>
			streams:  21, words: 16615
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  3       3
		Registers:               40      40
		Scalar wires:             9       -
		Vectored wires:           6       -
		Always blocks:            4       4
		Initial blocks:           6       6
		Cont. assignments:        1       1
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.tb_cache:v
Loading snapshot worklib.tb_cache:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_N-2017.12, Linux, 11/12/2017
(C) 1996 - 2017 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'cache.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Memory has been initialized.

Processor: Read initial data from memory.
    Done correctly so far! ^_^

Processor: Write new data to memory.
    Finish writing!

Processor: Read new data from memory.
    Done correctly so far! ^_^ 

==== CONGRATULATIONS! Pass cache read-write-read test. ====

Finished all operations at:                 51238 ns
Exit testbench simulation at:               51288 ns


Simulation complete via $finish(1) at time 51287500 PS + 0
./tb_cache.v:172         $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on May 31, 2018 at 00:43:48 CST  (total: 00:00:00)
