icc_shell> set_host_options -max_cores 2
1
icc_shell> 
icc_shell> set user_name $::env(USER)
akashl
icc_shell> set design_name test_pe
test_pe
icc_shell> 
icc_shell> set rtl_dir ../rtl
../rtl
icc_shell> set syn_dir ../syn
../syn
icc_shell> set par_dir .
.
icc_shell> source ./01
Error: could not open script file "./01" (CMD-015)
icc_shell> source ./01_design_setup.tcl
Info: Using Synopsys EDK Gate Libraries (6M, 32nm)
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ff1p16vn40c.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db'
Loading db file '/cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ff1p16vn40c_2p75v.db'
Start to load technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf.
Warning: DesignRule is defined with invalid metal-to-via enclosure layers 'NWELL' and 'DIFF'. (line 3022). (TFCHK-082)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncWidthThreshold'. (line 3051) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3066) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3082) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3091) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3106) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3115) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3124) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3139) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3154) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3163) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3172) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3187) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3196) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3211) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3220) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3235) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3244) (TFCHK-012)
Warning: DesignRule is missing the attribute 'endOfLineEncSideThreshold'. (line 3259) (TFCHK-012)
Warning: Layer 'M3' has a pitch 0.164 that does not match the doubled pitch 0.26 or tripled pitch 0.39. (TFCHK-050)
Warning: Layer 'M4' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M5' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M6' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M7' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M8' has a pitch 0.164 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'M9' has a pitch 1.74 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Layer 'MRDL' has a pitch 4.5 that does not match the doubled pitch 0.328 or tripled pitch 0.492. (TFCHK-050)
Warning: Tile 'unit' has a width 0.32 that is not a multiple of the metal layer pitch 0.13 or 0.164. (TFCHK-066)
Warning: CapModel sections are missing. Capacitance models should be loaded with a TLU+ file later. (TFCHK-084)
Technology file /cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_mw.tf has been loaded successfully.
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32_io_wb)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (SRAM32NM)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32sram_lp)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_hvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_lvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m (MWLIBP-300)
Warning: Inconsistent Resistance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Precision:
        10000000 (Main Library) <==> 10000 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Capacitance Unit Name: 
        pf (Main Library) <==> ff (Reference Library). (MWLIBP-302)
Warning: Inconsistent Data for Layer 43
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     MRPIN        |   MRDL9PIN         (MWLIBP-319)
Warning: Inconsistent Data for Layer 26
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA6         |   VIA8
        Mask Name      via6         |   via8     (MWLIBP-319)
Warning: Inconsistent Data for Layer 27
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA7         |   M9
        Mask Name      via7         |   metal9   (MWLIBP-319)
Warning: Inconsistent Data for Layer 28
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA8         |   CO
        Mask Name      via8         |   polyCont         (MWLIBP-319)
Warning: Inconsistent Data for Layer 22
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA2         |   VIA6
        Mask Name      via2         |   via6     (MWLIBP-319)
Warning: Inconsistent Data for Layer 23
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA3         |   M7
        Mask Name      via3         |   metal7   (MWLIBP-319)
Warning: Inconsistent Data for Layer 24
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA4         |   VIA7
        Mask Name      via4         |   via7     (MWLIBP-319)
Warning: Inconsistent Data for Layer 25
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA5         |   M8
        Mask Name      via5         |   metal8   (MWLIBP-319)
Warning: Inconsistent Data for Layer 19
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M9           |   M5
        Mask Name      metal9       |   metal5   (MWLIBP-319)
Warning: Inconsistent Data for Layer 20
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     CO           |   VIA5
        Mask Name      polyCont     |   via5     (MWLIBP-319)
Warning: Inconsistent Data for Layer 21
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     VIA1         |   M6
        Mask Name      via1         |   metal6   (MWLIBP-319)
Warning: Inconsistent Data for Layer 15
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M5           |   M3
        Mask Name      metal5       |   metal3   (MWLIBP-319)
Warning: Inconsistent Data for Layer 16
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M6           |   VIA3
        Mask Name      metal6       |   via3     (MWLIBP-319)
Warning: Inconsistent Data for Layer 17
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M7           |   M4
        Mask Name      metal7       |   metal4   (MWLIBP-319)
Warning: Inconsistent Data for Layer 18
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M8           |   VIA4
        Mask Name      metal8       |   via4     (MWLIBP-319)
Warning: Inconsistent Data for Layer 12
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M2           |   VIA1
        Mask Name      metal2       |   via1     (MWLIBP-319)
Warning: Inconsistent Data for Layer 13
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M3           |   M2
        Mask Name      metal3       |   metal2   (MWLIBP-319)
Warning: Inconsistent Data for Layer 14
        Main Library (test_pe_mwlib)|   Reference Library (saed32nm_rvt_1p9m)
        Layer Name     M4           |   VIA2
        Mask Name      metal4       |   via2     (MWLIBP-319)
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Type of creating bus for undefined cells : 0
Warning: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp: bus naming style _<%d> is not consistent with main lib. (MWNL-111)

*****  Verilog HDL translation! *****

*****    Start Pass 1 *****
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb'

*****  Pass 1 Complete *****
Elapsed =    0:00:00, CPU =    0:00:00

*****  Verilog HDL translation! *****

*****    Start Pass 2 *****

*****  Pass 2 Complete *****

*****   Verilog HDL translation completed! *****
Elapsed =    0:00:00, CPU =    0:00:00
Hierarchy Preservation is turned ON
The quick-attach skip-search mode has been turned on.
  Start axu naming escaping style change ...
  End axu naming escaping style change, status is 1
Checking single pin net for cell 'test_pe.CEL' now...
Total number of cell instances: 1682
Total number of nets: 1963
Total number of ports: 145 (include 0 PG ports)
Total number of hierarchical cell instances: 22

The quick-attach skip-search mode has been turned off.
INFO:  total find 0 pg nets connected with tie net.
Elapsed =    0:00:01, CPU =    0:00:00
Information: Read verilog completed successfully.
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/gtech.db'
Loading db file '/cad/synopsys/icc/M-2016.12-SP2/libraries/syn/standard.sldb'
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Changed wire load model for 'test_opt_reg_DataWidth1_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_4' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_4' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth1_5' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth1_5' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_full_add_DataWidth16_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_full_add_DataWidth16_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_cmpr_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_cmpr_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_mult_add_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_mult_add_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_shifter_unq1_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_shifter_unq1_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe_comp_unq1_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe_comp_unq1_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_lut_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_lut_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_debug_reg_DataWidth1_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'test_debug_reg_DataWidth1_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_pe_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_2' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_2' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_file_DataWidth16_0' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_file_DataWidth16_0' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from '(none)' to 'ForQA'. (OPT-170)
Information: Changed minimum wire load model for 'SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3' from 'ForQA' to 'ForQA'. (OPT-171)
Information: Changed wire load model for 'test_opt_reg_DataWidth16_3' from '(none)' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_opt_reg_DataWidth16_3' from '8000' to '8000'. (OPT-171)
Information: Changed wire load model for 'test_pe' from 'ForQA' to '8000'. (OPT-170)
Information: Changed minimum wire load model for 'test_pe' from '8000' to '8000'. (OPT-171)
Information: Using 2 cores for timing computations. (TIM-270)
Information: Updating graph... (UID-83)
1
icc_shell> start_gui
 + VUE INFO: Please click Verification->Hercules VUE in LayoutWindow menu
to launch VUE.

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE ERROR: couldn't open socket: address already in use

 + VUE INFO: Found a usable port: 2348

Information: Loaded Hercules extension from /cad/synopsys/hercules/B-2008.09-SP4 (GUI-024)
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> gui_stop
icc_shell> source ./02_design_planning.tcl
0 pads are constrained in TDF table
There are 0 IO pads 0 corner pads in total
Start to create wire tracks ...
GRC reference (38328,38328), dimensions (1672, 1672)
Number of terminals created: 145.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name      Original Ports
test_pe              145
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.506
        Number Of Rows = 59
        Core Width = 99.864
        Core Height = 98.648
        Aspect Ratio = 0.988
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
Warning: No cell objects matched '*' (SEL-004)
Setting macros_on_edge = on
Setting auto_grouping = high
Setting minimize_auto_grouping_channels = true
Setting pin_routing_aware = true
Information: Tcl variable placer_soft_keepout_channel_width is set to 60.000 (VFP-801)
Setting sliver_size = 60.00
Setting min_distance_between_macros = 40.00
Information: top power port VDD created
Information: Total 1 ports created
Information: connected 1683 power ports and 0 ground ports
Information: top ground port VSS created
Information: Total 1 ports created
Information: connected 0 power ports and 1683 ground ports
Warning: Ring constraint is not set in top design. (PNA-102)
Use the top two layers as default
Geometry mapping begins.
Removing all the files with the prefix test_pe in the directory ./pna_output
Parasitics Operating Condition is max
Using [5 x 5] Fat Wire Table for M1
Using [5 x 5] Fat Wire Table for M2
Using [5 x 5] Fat Wire Table for M3
Using [5 x 5] Fat Wire Table for M4
Using [5 x 5] Fat Wire Table for M5
Using [5 x 5] Fat Wire Table for M6
Using [5 x 5] Fat Wire Table for M7
Using [5 x 5] Fat Wire Table for M8
Using [3 x 3] Fat Wire Table for M9

TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmax.tluplus
TLU+ File = /cad/synopsys_EDK3/SAED32_EDK/tech/star_rcxt/saed32nm_1p9m_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
TLU+ based extraction:
Resistance based on max model.
Using operating temperature of  25.00 degree Celsius.
Getting the info of via resistance from TLU+ model
lower mask id 1, upper mask id 2, via layer 21, resistivity 1.000000
lower mask id 2, upper mask id 3, via layer 22, resistivity 0.500000
lower mask id 3, upper mask id 4, via layer 23, resistivity 0.500000
lower mask id 4, upper mask id 5, via layer 24, resistivity 0.500000
lower mask id 5, upper mask id 6, via layer 25, resistivity 0.500000
lower mask id 6, upper mask id 7, via layer 26, resistivity 0.500000
lower mask id 7, upper mask id 8, via layer 27, resistivity 0.500000
lower mask id 8, upper mask id 9, via layer 28, resistivity 0.100000
lower mask id 9, upper mask id 10, via layer 42, resistivity 0.050000
Ignoring all CONN views
Warning: No power/ground pads are specified and no virtual pads are defined. (PNA-138)
Number of pad instances: 0
Geometry mapping took     4.84 seconds

Name of design : test_pe
Number of cell instance masters in the library : 77
Number of cell instances in the design : 1682
Power Network Synthesis Begins ...
Target IR drop : 120.000 mV
Processing net VDD ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
25 percent of initial power plan synthesis is done.
50 percent of initial power plan synthesis is done.
75 percent of initial power plan synthesis is done.
100 percent of initial power plan synthesis is done.
Performing Wire Cutting and Resizing of net VDD for Honoring Blockage Constraints
Processing 9x9 straps
Processing virtual rail for net VDD
Number of power pads reaching to the power ports of the leaf cells or blocks: 36
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (88.122 3.000) layer M8 Supplies    3.96 mA Current (4.75%)
Virtual Pad at (102.554 3.000) layer M8 Supplies    3.90 mA Current (4.68%)
Virtual Pad at (73.690 3.000) layer M8 Supplies    3.89 mA Current (4.66%)
Virtual Pad at (88.122 175.648) layer M8 Supplies    3.81 mA Current (4.57%)
Virtual Pad at (102.554 175.648) layer M8 Supplies    3.76 mA Current (4.51%)
Virtual Pad at (73.690 175.648) layer M8 Supplies    3.74 mA Current (4.49%)
Virtual Pad at (116.822 3.000) layer M8 Supplies    3.72 mA Current (4.47%)
Virtual Pad at (59.422 3.000) layer M8 Supplies    3.68 mA Current (4.42%)
Virtual Pad at (116.822 175.648) layer M8 Supplies    3.59 mA Current (4.30%)
Virtual Pad at (59.422 175.648) layer M8 Supplies    3.55 mA Current (4.26%)
Virtual Pad at (131.254 3.000) layer M8 Supplies    3.39 mA Current (4.06%)
Virtual Pad at (44.990 3.000) layer M8 Supplies    3.32 mA Current (3.98%)
Virtual Pad at (131.254 175.648) layer M8 Supplies    3.26 mA Current (3.91%)
Virtual Pad at (44.990 175.648) layer M8 Supplies    3.19 mA Current (3.83%)
Virtual Pad at (145.686 3.000) layer M8 Supplies    2.89 mA Current (3.46%)
Virtual Pad at (30.558 3.000) layer M8 Supplies    2.79 mA Current (3.35%)
Virtual Pad at (145.686 175.648) layer M8 Supplies    2.79 mA Current (3.35%)
Virtual Pad at (30.558 175.648) layer M8 Supplies    2.70 mA Current (3.24%)
Virtual Pad at (3.000 86.720) layer M9 Supplies    1.49 mA Current (1.79%)
Virtual Pad at (3.000 102.380) layer M9 Supplies    1.46 mA Current (1.75%)
Virtual Pad at (3.000 72.800) layer M9 Supplies    1.44 mA Current (1.73%)
Virtual Pad at (176.864 86.720) layer M9 Supplies    1.40 mA Current (1.68%)
Virtual Pad at (176.864 102.380) layer M9 Supplies    1.37 mA Current (1.65%)
Virtual Pad at (176.864 72.800) layer M9 Supplies    1.35 mA Current (1.62%)
Virtual Pad at (3.000 116.300) layer M9 Supplies    1.34 mA Current (1.61%)
Virtual Pad at (3.000 58.880) layer M9 Supplies    1.32 mA Current (1.58%)
Virtual Pad at (176.864 116.300) layer M9 Supplies    1.26 mA Current (1.52%)
Virtual Pad at (176.864 58.880) layer M9 Supplies    1.24 mA Current (1.48%)
Virtual Pad at (3.000 130.220) layer M9 Supplies    1.16 mA Current (1.39%)
Virtual Pad at (3.000 44.960) layer M9 Supplies    1.10 mA Current (1.32%)
Virtual Pad at (176.864 130.220) layer M9 Supplies    1.09 mA Current (1.30%)
Virtual Pad at (176.864 44.960) layer M9 Supplies    1.03 mA Current (1.24%)
Virtual Pad at (3.000 144.140) layer M9 Supplies    0.90 mA Current (1.08%)
Virtual Pad at (176.864 144.140) layer M9 Supplies    0.84 mA Current (1.01%)
Virtual Pad at (3.000 31.040) layer M9 Supplies    0.83 mA Current (1.00%)
Virtual Pad at (176.864 31.040) layer M9 Supplies    0.78 mA Current (0.94%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 5.53 mV
Maximum current in test_pe : 3.955 mA
Maximum EM of wires in test_pe : 1.318348e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 8.429880e+04 A/cm_square, layer VIA7
The PNS synthesizes the net VDD successfully
The maximum IR drop of the synthesized net VDD is   5.528 mV
Processing net VSS ...
Average power dissipation in test_pe :   100.00 mW
Power supply voltage :     1.20 V
Average current in test_pe :    83.33 mA
Total power of the unplaced cells :      100.000 mW
Performing Wire Cutting of net VSS for Honoring Blockage Constraints
Processing virtual rail for net VSS
Number of power pads reaching to the power ports of the leaf cells or blocks: 36
Total assigned virtual connection port current is 83.333330
Total assigned connected port current is 0.000000
Total assigned current is 83.333330
Total floating virtual connection port current is 0.000000
Total floating connected port current is 0.000000
Simulation begin ...
Virtual Pad at (91.754 168.648) layer M8 Supplies    4.00 mA Current (4.80%)
Virtual Pad at (77.322 168.648) layer M8 Supplies    3.94 mA Current (4.73%)
Virtual Pad at (106.186 168.648) layer M8 Supplies    3.92 mA Current (4.70%)
Virtual Pad at (91.754 10.000) layer M8 Supplies    3.80 mA Current (4.56%)
Virtual Pad at (77.322 10.000) layer M8 Supplies    3.75 mA Current (4.50%)
Virtual Pad at (63.054 168.648) layer M8 Supplies    3.74 mA Current (4.48%)
Virtual Pad at (106.186 10.000) layer M8 Supplies    3.72 mA Current (4.47%)
Virtual Pad at (120.454 168.648) layer M8 Supplies    3.68 mA Current (4.42%)
Virtual Pad at (63.054 10.000) layer M8 Supplies    3.55 mA Current (4.26%)
Virtual Pad at (120.454 10.000) layer M8 Supplies    3.50 mA Current (4.20%)
Virtual Pad at (48.622 168.648) layer M8 Supplies    3.34 mA Current (4.01%)
Virtual Pad at (134.886 168.648) layer M8 Supplies    3.25 mA Current (3.90%)
Virtual Pad at (48.622 10.000) layer M8 Supplies    3.17 mA Current (3.81%)
Virtual Pad at (134.886 10.000) layer M8 Supplies    3.09 mA Current (3.70%)
Virtual Pad at (34.190 168.648) layer M8 Supplies    2.74 mA Current (3.29%)
Virtual Pad at (34.190 10.000) layer M8 Supplies    2.62 mA Current (3.14%)
Virtual Pad at (149.318 168.648) layer M8 Supplies    2.61 mA Current (3.13%)
Virtual Pad at (149.318 10.000) layer M8 Supplies    2.49 mA Current (2.99%)
Virtual Pad at (168.364 90.720) layer M9 Supplies    1.61 mA Current (1.93%)
Virtual Pad at (168.364 76.800) layer M9 Supplies    1.56 mA Current (1.88%)
Virtual Pad at (168.364 106.380) layer M9 Supplies    1.55 mA Current (1.85%)
Virtual Pad at (11.500 90.720) layer M9 Supplies    1.49 mA Current (1.79%)
Virtual Pad at (11.500 76.800) layer M9 Supplies    1.45 mA Current (1.74%)
Virtual Pad at (168.364 62.880) layer M9 Supplies    1.44 mA Current (1.73%)
Virtual Pad at (11.500 106.380) layer M9 Supplies    1.43 mA Current (1.72%)
Virtual Pad at (168.364 120.300) layer M9 Supplies    1.39 mA Current (1.67%)
Virtual Pad at (11.500 62.880) layer M9 Supplies    1.33 mA Current (1.60%)
Virtual Pad at (11.500 120.300) layer M9 Supplies    1.29 mA Current (1.55%)
Virtual Pad at (168.364 48.960) layer M9 Supplies    1.22 mA Current (1.47%)
Virtual Pad at (168.364 134.220) layer M9 Supplies    1.13 mA Current (1.36%)
Virtual Pad at (11.500 48.960) layer M9 Supplies    1.13 mA Current (1.36%)
Virtual Pad at (11.500 134.220) layer M9 Supplies    1.05 mA Current (1.25%)
Virtual Pad at (168.364 35.040) layer M9 Supplies    0.92 mA Current (1.10%)
Virtual Pad at (11.500 35.040) layer M9 Supplies    0.85 mA Current (1.02%)
Virtual Pad at (168.364 148.140) layer M9 Supplies    0.81 mA Current (0.98%)
Virtual Pad at (11.500 148.140) layer M9 Supplies    0.76 mA Current (0.91%)
Total Current from Straps Ends:    0.00 mA (0.00%)
Total Current from Virtual Pads:   83.33 mA (100.00%)
Maximum IR drop in test_pe : 4.83 mV
Maximum current in test_pe : 3.998 mA
Maximum EM of wires in test_pe : 1.332808e+01 A/cm, layer M8
Maximum EM of vias in test_pe : 9.083724e+04 A/cm_square, layer VIA7
The PPS synthesizes the net VSS successfully
The maximum IR drop of the synthesized net VSS is   4.834

The statistics of PNS results
Global Constraints Setting
Remove Floating Segments:       On
Use Stack Via:                  On
Same PG Width Sizing:           On
Optimize Track Usage:           Off
Keep Ring Outside Core Area:    Off
No Straps Over Hard Macros:     Off
No Straps Over Plan Groups:     Off
No Straps Over Soft Macros:     Off
Ignore Blockage:                Off
Target IR drop :  120.00 mV
Net name : VDD
IR drop of the synthesized net :    5.53 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 9, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 9, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VDD for layer MRDL: 9.91%
The percentage of routing tracks used by the power net VDD for layer M9: 34.12%
The percentage of routing tracks used by the power net VDD for layer M8: 21.45%
The percentage of routing tracks used by the power net VDD for layer M7: 0.00%
The percentage of routing tracks used by the power net VDD for layer M6: 0.00%
The percentage of routing tracks used by the power net VDD for layer M5: 0.00%
The percentage of routing tracks used by the power net VDD for layer M4: 0.00%
The percentage of routing tracks used by the power net VDD for layer M3: 0.00%
The percentage of routing tracks used by the power net VDD for layer M2: 0.00%
The percentage of routing tracks used by the power net VDD for layer M1: 3.59%
The average percentage of routing tracks used by net VDD : 6.91%
Net name : VSS
IR drop of the synthesized net :    4.83 mV
Core ring segment: Horizontal: M9, Width: 6.000 microns
Core ring segment: Vertical: MRDL, Width: 6.000 microns
Layer: M9, Direction: Horizontal, # of Straps: 9, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
Layer: M8, Direction: Vertical, # of Straps: 9, PG spacing
The maximum width of straps: 3.000 microns
The average width of straps: 3.000 microns
The percentage of routing tracks used by the power net VSS for layer MRDL: 13.66%
The percentage of routing tracks used by the power net VSS for layer M9: 30.78%
The percentage of routing tracks used by the power net VSS for layer M8: 19.71%
The percentage of routing tracks used by the power net VSS for layer M7: 0.00%
The percentage of routing tracks used by the power net VSS for layer M6: 0.00%
The percentage of routing tracks used by the power net VSS for layer M5: 0.00%
The percentage of routing tracks used by the power net VSS for layer M4: 0.00%
The percentage of routing tracks used by the power net VSS for layer M3: 0.00%
The percentage of routing tracks used by the power net VSS for layer M2: 0.00%
The percentage of routing tracks used by the power net VSS for layer M1: 3.31%
The average percentage of routing tracks used by net VSS : 6.75%
Generating instance power and IR drop file ./pna_output/test_pe.inst_hl.pna
Memory usage for design data :      40706.048 Kbytes
Generating Power Routing Tcl commands file ./pna_output/create_pns_pg.tcl
Overall takes     0.00 seconds
Please read test_pe.PNS.log for detail information
Creating PNS Replay file ./pna_output/pns_replay.tcl
Power network synthesis is done successfully.
Reading power network analysis highlight file: ./pna_output/test_pe.VDD.pw_hl.pna ...
Setting the IR threshold of drop ratio display to 0.100 mV
Successfully create error file ./pna_output/VDD.VD.report
Successfully loaded voltage drop map
Report display map data ...
Successfully created the VD report file icc_gui.output
Committing the synthesized power plan ... 
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

1682 cells out of bound
Done with committing power plan!
Information: connected 0 power ports and 0 ground ports
Warning: No scan chain found. (VFP-425)
Info: pin_routing_aware is turned on.
Reference Point: Lower Left-hand corner of Core Base Array

Initializing Data Structure ...
  Reading technology information ...
  Reading netlist information from DB ...
    1682 cells to be placed
    0 cover cells
    145 IO cells/pins
    1827 cell instances
    1965 nets
    7273 port instances
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    0 group(s) read in total
  Checking information read in ...
  Preprocessing design ...
    cell/row utilization of array <unit> = 50.65%
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 2
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
Auto detecting hierarchy nodes for grouping ...
block test_pe_comp/test_mult_add
block test_pe_comp/test_shifter
Above hierarchy nodes are selected for grouping
  0 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 1682 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 1963
Num     zero wt nets = 0
A net with highest fanout (109) is rst_n
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
start placement with 2 threads
coarse place 0% done.
coarse place 33% done.
coarse place 67% done.
coarse place 100% done.
*********************************************
Report     : Virtual Flat Placement
Design     : test_pe
Version    : M-2016.12-SP2
Date       : Thu Mar 14 04:58:38 2019
*********************************************

Total wirelength: 47320.73
Number of 100x100 tracks cell density regions: 49
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 54.38% (at 40 89 52 101)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
Transferring Data to Milkyway ...
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    44 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 04:58:46 2019
****************************************
Std cell utilization: 50.65%  (19632/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 50.65%  (19632/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        19632    sites, (non-fixed:19632  fixed:0)
                      1682     cells, (non-fixed:1682   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       41 
Avg. std cell width:  1.80 um 
Site array:           unit     (width: 0.15 um, height: 1.67 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 04:58:46 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1682 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 04:58:46 2019
****************************************

avg cell displacement:    0.469 um ( 0.28 row height)
max cell displacement:    1.449 um ( 0.87 row height)
std deviation:            0.249 um ( 0.15 row height)
number of cell moved:      1682 cells (out of 1682 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
Information: connected 0 power ports and 0 ground ports
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Instance being processed:
 [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      706M Data =        0M
Information: connected 0 power ports and 0 ground ports
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Prerouting standard cells horizontally: 
 [10.46%]  
 [22.47%]  
 [35.49%]  
 [45.90%]  
 [58.86%]  
 [69.86%]  
 [80.62%]  
 [91.26%]  
 [100.00%] [done] 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      706M Data =        1M
Create error cell test_pe.err ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Cell test_pe.err existed already. Delete it ...
Using [5 x 5] Fat Wire Table for M1
**** ERROR:Span spacing table is not symmetric for M1 layer

Using [5 x 5] Fat Wire Table for M2
**** ERROR:Span spacing table is not symmetric for M2 layer

Using [5 x 5] Fat Wire Table for M3
**** ERROR:Span spacing table is not symmetric for M3 layer

Using [5 x 5] Fat Wire Table for M4
**** ERROR:Span spacing table is not symmetric for M4 layer

Using [5 x 5] Fat Wire Table for M5
**** ERROR:Span spacing table is not symmetric for M5 layer

Using [5 x 5] Fat Wire Table for M6
**** ERROR:Span spacing table is not symmetric for M6 layer

Using [5 x 5] Fat Wire Table for M7
**** ERROR:Span spacing table is not symmetric for M7 layer

Using [5 x 5] Fat Wire Table for M8
**** ERROR:Span spacing table is not symmetric for M8 layer

Using [3 x 3] Fat Wire Table for M9
**** ERROR:Span spacing table is not symmetric for M9 layer

**** WARNING:no default via for layer (CO)

**** WARNING:no default via for layer (CO)

Checking [VSS]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checking [VDD]:
        There are no floating shapes
        All the pins are connected.
        No errors are found.
Checked 2 nets, 0 have Errors
Update error cell ...
Error: The options -incremental and pin_routing_aware are mutually exclusive. (VFP-004)
Information: connected 0 power ports and 0 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_plan. (UIG-5)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> source ./03_placement.tcl
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library) /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library) /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library) /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:02:59 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
Information: Updating design information... (UID-85)
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:02:59 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.

  Loading design 'test_pe'


 Physical Library: /home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib

 Routing layer : M1    width: 50    pitch: 130   space: 50

 Routing Layer : M1 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M2    width: 56    pitch: 164   space: 56

 Routing Layer : M2 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M3    width: 56    pitch: 164   space: 56

 Routing Layer : M3 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M4    width: 56    pitch: 164   space: 56

 Routing Layer : M4 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M5    width: 56    pitch: 164   space: 56

 Routing Layer : M5 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M6    width: 56    pitch: 164   space: 56

 Routing Layer : M6 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M7    width: 56    pitch: 164   space: 56

 Routing Layer : M7 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M8    width: 56    pitch: 164   space: 56

 Routing Layer : M8 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : M9    width: 160    pitch: 1740   space: 160

 Routing Layer : M9 Resistance : 0.076 Capacitance : 0.000194

 Routing layer : MRDL    width: 2000    pitch: 4500   space: 2000

 Routing Layer : MRDL Resistance : 0.076 Capacitance : 0.000194


 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m

 Physical Library: /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m


Total Bounds:0 Group Bounds:0 Move Bounds:0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]

The maximum cell width in library is 5.472 um (e.g. 36 sites)

There are no narrow placement areas less than 36 sites
Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
check bounds...
check voltage area...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_place_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:03:13 2019
**************************************************
Total messages: 0 errors, 3 warnings

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_place_opt_2019Mar14050311_877/index.html

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : Medium
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : No
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : No
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...33%...67%...100% done.

  Coarse Placement Complete
  --------------------------


 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

 Collecting Buffer Trees ... Found 225

 Processing Buffer Trees ... 

    [23]  10% ...
    [46]  20% ...
    [69]  30% ...
    [92]  40% ...
Warning: New port 'test_pe_comp/test_mult_add/IN0' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN1' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN2' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[12]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN3' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN4' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN5' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN6' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN7' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN8' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN9' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN10' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[4]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN11' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN12' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN13' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN14' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[0]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN15' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/a[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN16' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[14]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN17' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[13]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN18' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[12]'. (PSYN-850)
    [115]  50% ...
Warning: New port 'test_pe_comp/test_mult_add/IN19' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[11]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN20' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[10]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN21' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[9]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN22' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[8]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN23' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[7]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN24' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[6]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN25' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[5]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN26' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[4]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN0' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/IN0' is generated to sub_module 'test_pe_comp' as an additional of original port 'test_pe_comp/op_b[1]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN27' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[15]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN1' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN28' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[3]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN2' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN29' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[2]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_shifter/IN3' is generated to sub_module 'test_pe_comp/test_shifter' as an additional of original port 'test_pe_comp/test_shifter/b[0]'. (PSYN-850)
Warning: New port 'test_pe_comp/test_mult_add/IN30' is generated to sub_module 'test_pe_comp/test_mult_add' as an additional of original port 'test_pe_comp/test_mult_add/b[0]'. (PSYN-850)
    [138]  60% ...
    [161]  70% ...
    [184]  80% ...
Warning: New port 'test_pe_comp/cmpr/IN0' is generated to sub_module 'test_pe_comp/cmpr' as an additional of original port 'test_pe_comp/cmpr/is_signed'. (PSYN-850)
    [207]  90% ...
Warning: New port 'test_opt_reg_a/IN5' is generated to sub_module 'test_opt_reg_a' as an additional of original port 'test_opt_reg_a/rst_n'. (PSYN-850)
Warning: New port 'test_debug_data/IN0' is generated to sub_module 'test_debug_data' as an additional of original port 'test_debug_data/cfg_rst_n'. (PSYN-850)
    [225] 100% Done ...


Information: Automatic high-fanout synthesis deletes 145 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 201 new cells. (PSYN-864)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M9
    Derived Maximum Upper Layer   : MRDL
  ------------------------------------------
  No net to be assigned.





  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 24
  Total moveable cell area: 5327.1
  Total fixed cell area: 0.0
  Total physical cell area: 5327.1
  Core area: (40000 40000 139864 138648)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07    5327.1      0.00       0.0     224.3                          
    0:00:08    5379.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          
    0:00:08    5379.5      0.00       0.0       0.0                          


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5379.5
  Total fixed cell area: 0.0
  Total physical cell area: 5379.5
  Core area: (40000 40000 139864 138648)


  No hold constraints






 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
60%...80%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:25 2019
****************************************
Std cell utilization: 54.61%  (21167/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.61%  (21167/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21167    sites, (non-fixed:21167  fixed:0)
                      1753     cells, (non-fixed:1753   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       75 
Avg. std cell width:  1.92 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:25 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1753 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.1 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:25 2019
****************************************

avg cell displacement:    0.488 um ( 0.29 row height)
max cell displacement:    1.437 um ( 0.86 row height)
std deviation:            0.271 um ( 0.16 row height)
number of cell moved:      1753 cells (out of 1753 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages







  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 8
  Total moveable cell area: 5379.5
  Total fixed cell area: 0.0
  Total physical cell area: 5379.5
  Core area: (40000 40000 139864 138648)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:13    5379.5      0.00       0.0       1.7                          
    0:00:13    5382.8      0.00       0.0       0.0                          
    0:00:13    5382.8      0.00       0.0       0.0                          
    0:00:13    5382.8      0.00       0.0       0.0                          
    0:00:13    5382.8      0.00       0.0       0.0                          
    0:00:13    5382.8      0.00       0.0       0.0                          
    0:00:13    5382.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:27 2019
****************************************
Std cell utilization: 54.64%  (21180/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.64%  (21180/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21180    sites, (non-fixed:21180  fixed:0)
                      1753     cells, (non-fixed:1753   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:27 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 5 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:27 2019
****************************************

avg cell displacement:    0.183 um ( 0.11 row height)
max cell displacement:    0.304 um ( 0.18 row height)
std deviation:            0.061 um ( 0.04 row height)
number of cell moved:         6 cells (out of 1753 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5382.8
  Total fixed cell area: 0.0
  Total physical cell area: 5382.8
  Core area: (40000 40000 139864 138648)


  No hold constraints


  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:14    5382.8      0.00       0.0       0.0                          
    0:00:14    5382.8      0.00       0.0       0.0                          
    0:00:14    5382.8      0.00       0.0       0.0                          
    0:00:14    5382.8      0.00       0.0       0.0                          
    0:00:15    5382.8      0.00       0.0       0.0                          
    0:00:15    5382.8      0.00       0.0       0.0                          
    0:00:15    5382.8      0.00       0.0       0.0                          
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:29 2019
****************************************
Std cell utilization: 54.64%  (21180/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.64%  (21180/(38763-0))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21180    sites, (non-fixed:21180  fixed:0)
                      1753     cells, (non-fixed:1753   fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       78 
Avg. std cell width:  1.93 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:29 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:03:29 2019
****************************************

No cell displacement.


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 5382.8
  Total fixed cell area: 0.0
  Total physical cell area: 5382.8
  Core area: (40000 40000 139864 138648)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(179864,178648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(179864,178648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Information: connected 127 power ports and 127 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_place. (UIG-5)
1
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> gui_stop
icc_shell> source ./04_cts.tc
Error: could not open script file "./04_cts.tc" (CMD-015)
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> source ./04_cts.tcl
Information: Updating graph... (UID-83)
 
****************************************
Report : clocks
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:06:26 2019
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
clk             50.00   {0 25}                        {clk}
--------------------------------------------------------------------------------
 
****************************************
Report : clock_skew
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:06:26 2019
****************************************

                 Rise      Fall  Min Rise  Min fall        Uncertainty
Object          Delay     Delay     Delay     Delay     Plus      Minus
--------------------------------------------------------------------------------
clk                 -         -         -         -      0.10      0.10

                 Max Transition      Min Transition
Object           Rise      Fall      Rise      Fall
-------------------------------------------------------
clk              0.10      0.10      0.10      0.10
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:06:26 2019
****************************************


======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       0         7         0.4267    0.4329      95             0.0000
 
****************************************
Report : constraint
        -all_violators
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:06:26 2019
****************************************


   max_capacitance

                             Required        Actual
   Net                      Capacitance    Capacitance       Slack
   -----------------------------------------------------------------
   op_a_reg[15]                 8.00           8.05          -0.05  (VIOLATED)

   -----------------------------------------------------------------
   Total                      1                  -0.05  

Information: Disabling timing checks inside check_ilm 
Information: Disabling timing checks inside check_block_abstraction 
checking tluplus...
checking physical objects...
checking database...
Information: Disabling check_timing in check_physical_design
checking HFN/ideal/dont_touch nets...
Information: Disabling timing checks inside check_block_abstraction
Information: Enabling timing checks inside check_block_abstraction
checking placement constraints...
checking for unconnected tie pins...
checking for too many Restricted cells...
checking clock trees...
checking clock routing rules...
Number of Undocumented Errors: 0
**************************************************
Report : check_physical_design
Stage  : pre_clock_opt
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:06:35 2019
**************************************************
Total messages: 0 errors, 23 warnings

-----------------------------------------
Warning Summary for check_physical_design
-----------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  CTS-851       18              cells on clk structure has multiple arc delays
  PSYN-523      2               Geometries are not integer multiple of width or...
  ---------------------------------------------------------------------------

-----------------------------------------------
Other Warning Summary for check_physical_design
-----------------------------------------------

  ---------------------------------------------------------------------------
  ID            Occurrences     Title
  ---------------------------------------------------------------------------
  MW-349        1               Cell contains tie connections which are not con...
  PSYN-485      2               Layer %s preferred routing direction is defined...
  ---------------------------------------------------------------------------
dump check_physical_design result to file ./cpd_pre_clock_opt_2019Mar14050626_877/index.html
Warning: Starting from the 2011.09-SP4 release, clock_opt will NOT perform congestion-driven placement by default. (PSYN-1111)

The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : Yes
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : Yes
COPT:  Update Clock Latency                 : No
COPT:  Optimize Hold for All Clocks         : Yes
COPT:  Optimize Hold Timing Only            : No
COPT:  Optimize DFT                         : No
COPT:  Area Recovery                        : No
COPT:  Size Only                            : No
COPT:  In Place Size Only                   : No
COPT:  Congestion removal                   : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M4: Average tracks per gcell 10.1, utilization 0.05
LR: Layer M5: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M6: Average tracks per gcell 10.1, utilization 0.05
LR: Layer M7: Average tracks per gcell 10.2, utilization 0.00
LR: Layer M8: Average tracks per gcell 10.1, utilization 0.15
LR: Layer M9: Average tracks per gcell 1.0, utilization 0.51
LR: Layer MRDL: Average tracks per gcell 0.4, utilization 0.70
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk
clean drc fixing cell first...
In all, 0 drc fixing cell(s) are cleaned
In all, 0 drc fixing cell(s) beyond exception pins are cleaned

CTS: Prepare sources for clock domain clk
Information: Replaced the library cell of U307 from NBUFFX2_HVT to NBUFFX32_LVT. (CTS-152)
Information: Replaced the library cell of clk_gate_op_code_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_c/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_opt_reg_a/clk_gate_data_in_reg_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_debug_data/clk_gate_debug_val_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
Information: Replaced the library cell of test_lut/clk_gate_GEN_LUT[0].lut_reg/latch from CGLPPRX2_HVT to CGLPPRX8_LVT. (CTS-152)
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.277283.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.277283.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.277283.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.277283.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.277283.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.277283.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.277283.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.143835
CTS: BA: Max skew at toplevel pins = 0.000052
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.145756
CTS: BA: Max skew at toplevel pins = 0.000052

CTS: Starting clock tree synthesis ...
CTS:   Conditions       = worst(1)
CTS: Global design rule constraints [rise fall]
CTS:   max transition   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   leaf max trans   = worst[0.500 0.500]     GUI = worst[0.500 0.500]     SDC = undefined/ignored
CTS:   max capacitance  = worst[600.000 600.000]     GUI = worst[600.000 600.000]     SDC = undefined/ignored
CTS:   max fanout       = 2000                   GUI = 2000                   SDC = undefined/ignored
CTS: Global timing/clock tree constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400
CTS: Design infomation
CTS:  total gate levels = 3
CTS: Root clock net clk
CTS:  clock gate levels = 3
CTS:    clock sink pins = 108
CTS:    level  3: gates = 1
CTS:    level  2: gates = 6
CTS:    level  1: gates = 1
CTS: Buffer/Inverter list for CTS for clock net clk:
CTS:   NBUFFX16_LVT
CTS:   NBUFFX32_LVT
CTS:   NBUFFX16_RVT
CTS:   INVX32_LVT
CTS:   INVX16_LVT
CTS:   INVX16_RVT
CTS: Buffer/Inverter list for DelayInsertion for clock net clk:
CTS:   INVX16_LVT
CTS:   INVX32_LVT
CTS:   INVX16_RVT
CTS:   INVX32_RVT
CTS:   INVX8_LVT
CTS:   INVX4_LVT
CTS:   INVX2_LVT
CTS:   INVX1_LVT
CTS:   INVX16_HVT
CTS:   INVX32_HVT
CTS:   INVX8_RVT
CTS:   INVX4_RVT
CTS:   INVX2_RVT
CTS:   INVX1_RVT
CTS:   INVX0_LVT
CTS:   NBUFFX16_LVT
CTS:   NBUFFX2_LVT
CTS:   INVX8_HVT
CTS:   INVX4_HVT
CTS:   NBUFFX32_LVT
CTS:   INVX2_HVT
CTS:   INVX1_HVT
CTS:   NBUFFX8_LVT
CTS:   NBUFFX16_RVT
CTS:   NBUFFX4_LVT
CTS:   INVX0_RVT
CTS:   IBUFFX2_LVT
CTS:   NBUFFX32_RVT
CTS:   NBUFFX2_RVT
CTS:   NBUFFX8_RVT
CTS:   NBUFFX4_RVT
CTS:   IBUFFX32_LVT
CTS:   IBUFFX16_LVT
CTS:   IBUFFX4_LVT
CTS:   NBUFFX16_HVT
CTS:   IBUFFX8_LVT
CTS:   IBUFFX32_RVT
CTS:   IBUFFX2_RVT
CTS:   IBUFFX16_RVT
CTS:   NBUFFX32_HVT
CTS:   INVX0_HVT
CTS:   NBUFFX2_HVT
CTS:   NBUFFX8_HVT
CTS:   IBUFFX4_RVT
CTS:   NBUFFX4_HVT
CTS:   IBUFFX8_RVT
CTS:   IBUFFX32_HVT
CTS:   IBUFFX2_HVT
CTS:   IBUFFX16_HVT
CTS:   IBUFFX4_HVT
CTS:   IBUFFX8_HVT
CTS:   DELLN1X2_LVT
CTS:   DELLN2X2_LVT
CTS:   DELLN1X2_RVT
CTS:   DELLN2X2_RVT
CTS:   DELLN1X2_HVT
CTS:   DELLN3X2_LVT
CTS:   DELLN2X2_HVT
CTS:   DELLN3X2_RVT
CTS:   DELLN3X2_HVT
Information: Removing clock transition on clock clk ... (CTS-103)
Information: Removing clock transition on clock clk ... (CTS-103)

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_lut/clk_gate_GEN_LUT[0].lut_reg/ENCLK
CTS:        driving pin = test_lut/clk_gate_GEN_LUT[0].lut_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_debug_data/clk_gate_debug_val_reg/ENCLK
CTS:        driving pin = test_debug_data/clk_gate_debug_val_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_a/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/ENCLK
CTS:        driving pin = test_opt_reg_file/clk_gate_data_in_reg_reg[0]/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK
CTS:        driving pin = test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 3 clock tree synthesis
CTS:          clock net = n272
CTS:        driving pin = U307/Y
CTS: gate level 3 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 3 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400

CTS: gate level 2 clock tree synthesis
CTS:          clock net = clk_gate_op_code_reg/ENCLK
CTS:        driving pin = clk_gate_op_code_reg/latch/GCLK
CTS: gate level 2 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 2 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   levels per net   = 400
CTS: nominal transition = 0.031792

CTS: gate level 1 clock tree synthesis
CTS:          clock net = clk
CTS:        driving pin = clk
CTS: gate level 1 design rule constraints [rise fall]
CTS:   max transition   = worst[0.100 0.100]
CTS:   leaf max transition = worst[0.100 0.100]
CTS:   max capacitance  = worst[600.000 600.000]
CTS:   max fanout       = 2000
CTS: gate level 1 timing constraints
CTS:   clock skew       = worst[0.000]
CTS:   insertion delay  = worst[0.000]
CTS:   levels per net   = 400

CTS: Clock tree synthesis completed successfully
CTS:   CPU time:     0 seconds
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ------------------------------------------------
CTS: Clock Tree Synthesis Summary
CTS: ------------------------------------------------
CTS:       1 clock domain synthesized
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 40.9172)
CTS:      16 clock nets total capacitance = worst[242.710 242.710]
CTS: ------------------------------------------------
CTS: Clock-by-Clock Summary
CTS: ------------------------------------------------
CTS: Root clock net clk
CTS:       8 gated clock nets synthesized
CTS:       2 buffer trees inserted
CTS:       8 buffers used (total size = 40.9172)
CTS:      16 clock nets total capacitance = worst[242.710 242.710]

CTS: ==================================================
CTS:   Elapsed time: 0 seconds
CTS:   CPU time:     0 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
CTS: Reporting clock tree violations ...
CTS:   Global design rules:
CTS:     maximum transition delay [rise,fall] = [0.5,0.5]
CTS:     maximum capacitance = 600
CTS:     maximum fanout = 2000
CTS:     maximum buffer levels per net = 400
CTS:  
CTS: Summary of clock tree violations: 
CTS:  Total number of transition violations  = 0 
CTS:  Total number of capacitance violations = 0 
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.277283.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.277283.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.277283.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.277283.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.277283.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.277283.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.277283.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Top-Level OCV Path Sharing not effective with Logic Level Balance, High-Fanout Synthesis or in DRC beyond exception.
BA: Refreshing blockage map size.
BA: Refreshing blockage map size.
CTS: BA: Net 'clk'
CTS: BA: Root net includes 1 sinks.
CTS: BA: Max delay at toplevel pins = 0.233310
CTS: BA: Max skew at toplevel pins = 0.031621
CTS: Prepare sources for clock domain clk

CTS: ==================================================
CTS: DRC fixing beyond exceptions completed successfully
CTS:   Elapsed time: 1 seconds
CTS:   CPU time:     0 seconds on ee272-tsmc40.stanford.edu
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.17 0.15 (RCEX-011)
Information: Library Derived Res for layer M1 : 1.9e-06 1.9e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.15 0.13 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.1 0.084 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.7e-07 1.7e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.7e-06 1.7e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.14 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.4e-06 1.4e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
Clock name : clk 
enable delay detour in ctdn
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 Cannot find specified mesh net 
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS: Prepare sources for clock domain clk
CTS: Prepare sources for clock domain clk

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning NBUFFX2_HVT because drive of 0.266684 is less than 0.277283.
    Pruning DELLN3X2_HVT because of a gain of 44.95.
    Pruning DELLN2X2_HVT because of a gain of 44.58.
    Pruning DELLN1X2_HVT because of a gain of 43.72.
    Pruning DELLN3X2_RVT because of a gain of 43.46.
    Pruning DELLN2X2_RVT because of a gain of 42.96.
    Pruning DELLN1X2_RVT because of a gain of 42.15.
    Pruning DELLN3X2_LVT because of a gain of 42.33.
    Pruning DELLN2X2_LVT because of a gain of 41.65.
    Pruning DELLN1X2_LVT because of a gain of 40.89.
    Pruning NBUFFX32_HVT because of a gain of 26.05.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

Pruning library cells (r/f, pwr)
    Min drive = 0.277283.
    Pruning INVX0_HVT because drive of 0.0918131 is less than 0.277283.
    Pruning INVX0_RVT because drive of 0.109575 is less than 0.277283.
    Pruning INVX1_HVT because drive of 0.14223 is less than 0.277283.
    Pruning INVX0_LVT because drive of 0.144606 is less than 0.277283.
    Pruning INVX1_RVT because drive of 0.177591 is less than 0.277283.
    Pruning INVX1_LVT because drive of 0.202023 is less than 0.277283.
    Pruning IBUFFX2_HVT because of a gain of 15.78.
    Pruning IBUFFX2_RVT because of a gain of 16.38.
    Pruning IBUFFX2_LVT because of a gain of 17.29.
    Pruning IBUFFX4_HVT because of a gain of 26.23.
    Pruning IBUFFX4_RVT because of a gain of 26.74.
    Pruning IBUFFX4_LVT because of a gain of 27.15.
    Pruning IBUFFX8_HVT because of a gain of 42.27.
    Pruning IBUFFX8_RVT because of a gain of 41.73.
    Pruning IBUFFX8_LVT because of a gain of 41.97.
    Pruning IBUFFX16_HVT because of a gain of 60.63.
    Pruning IBUFFX16_RVT because of a gain of 59.67.
    Pruning IBUFFX16_LVT because of a gain of 59.86.
    Pruning IBUFFX32_HVT because of a gain of 62.24.
    Pruning IBUFFX32_RVT because of a gain of 61.81.
    Pruning IBUFFX32_LVT because of a gain of 61.97.
    Final pruned buffer set (15 buffers):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT
CTS: Enable Top-Level OCV Path Sharing.
CTO-ID:    
Choosing the following cells for CTO Delay Insertion and ICDB: 
CTO-  :     DELLN1X2_LVT, 
CTO-  :     DELLN2X2_LVT, 
CTO-  :     DELLN3X2_LVT, 
CTO-  :     IBUFFX16_LVT, 
CTO-  :     IBUFFX2_LVT, 
CTO-  :     IBUFFX32_LVT, 
CTO-  :     IBUFFX4_LVT, 
CTO-  :     IBUFFX8_LVT, 
CTO-  :     INVX0_LVT, 
CTO-  :     INVX16_LVT, 
CTO-  :     INVX1_LVT, 
CTO-  :     INVX2_LVT, 
CTO-  :     INVX32_LVT, 
CTO-  :     INVX4_LVT, 
CTO-  :     INVX8_LVT, 
CTO-  :     NBUFFX16_LVT, 
CTO-  :     NBUFFX2_LVT, 
CTO-  :     NBUFFX32_LVT, 
CTO-  :     NBUFFX4_LVT, 
CTO-  :     NBUFFX8_LVT, 
CTO-  :     DELLN1X2_RVT, 
CTO-  :     DELLN2X2_RVT, 
CTO-  :     DELLN3X2_RVT, 
CTO-  :     IBUFFX16_RVT, 
CTO-  :     IBUFFX2_RVT, 
CTO-  :     IBUFFX32_RVT, 
CTO-  :     IBUFFX4_RVT, 
CTO-  :     IBUFFX8_RVT, 
CTO-  :     INVX0_RVT, 
CTO-  :     INVX16_RVT, 
CTO-  :     INVX1_RVT, 
CTO-  :     INVX2_RVT, 
CTO-  :     INVX32_RVT, 
CTO-  :     INVX4_RVT, 
CTO-  :     INVX8_RVT, 
CTO-  :     NBUFFX16_RVT, 
CTO-  :     NBUFFX2_RVT, 
CTO-  :     NBUFFX32_RVT, 
CTO-  :     NBUFFX4_RVT, 
CTO-  :     NBUFFX8_RVT, 
CTO-  :     DELLN1X2_HVT, 
CTO-  :     DELLN2X2_HVT, 
CTO-  :     DELLN3X2_HVT, 
CTO-  :     IBUFFX16_HVT, 
CTO-  :     IBUFFX2_HVT, 
CTO-  :     IBUFFX32_HVT, 
CTO-  :     IBUFFX4_HVT, 
CTO-  :     IBUFFX8_HVT, 
CTO-  :     INVX0_HVT, 
CTO-  :     INVX16_HVT, 
CTO-  :     INVX1_HVT, 
CTO-  :     INVX2_HVT, 
CTO-  :     INVX32_HVT, 
CTO-  :     INVX4_HVT, 
CTO-  :     INVX8_HVT, 
CTO-  :     NBUFFX16_HVT, 
CTO-  :     NBUFFX2_HVT, 
CTO-  :     NBUFFX32_HVT, 
CTO-  :     NBUFFX4_HVT, 
CTO-  :     NBUFFX8_HVT, 
CTO-  :     

Initializing multicorner optimizer...
Using primary buffers equivalent to 'NBUFFX2_LVT'.
Using primary inverters equivalent to 'INVX1_LVT'.
Technology-based gate delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Technology-based wire delay scale factors (normalized to the highest):
  Corner 'max': 1.000
Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)
Information: Float pin scale factor for the 'min' operating condition of scenario 'default' is set to 0.513 (CTS-375)
Using the following scale factors for float pins:
  Corner 'max': 1.000
Worst clock corner:  max
Worst RC delay corner:  max
Using normal effort optimization
Using pre-route mode
Using non-mv_mode
Target max transition = 0.063584
Using the CTS integrated router

Selecting library cells for optimization
    Pruning weak driver NBUFFX2_HVT.
    Pruning slow or multistage gate DELLN3X2_HVT.
    Pruning slow or multistage gate DELLN2X2_HVT.
    Pruning slow or multistage gate DELLN1X2_HVT.
    Pruning slow or multistage gate DELLN3X2_RVT.
    Pruning slow or multistage gate DELLN2X2_RVT.
    Pruning slow or multistage gate DELLN1X2_RVT.
    Pruning slow or multistage gate DELLN3X2_LVT.
    Pruning slow or multistage gate DELLN2X2_LVT.
    Pruning slow or multistage gate DELLN1X2_LVT.
    Pruning slow or multistage gate NBUFFX32_HVT.
    Final pruned buffer set (13 buffers):
        NBUFFX2_RVT
        NBUFFX2_LVT
        NBUFFX4_HVT
        NBUFFX4_RVT
        NBUFFX4_LVT
        NBUFFX8_HVT
        NBUFFX8_RVT
        NBUFFX8_LVT
        NBUFFX16_HVT
        NBUFFX16_RVT
        NBUFFX16_LVT
        NBUFFX32_RVT
        NBUFFX32_LVT

    Pruning weak driver INVX0_HVT.
    Pruning weak driver INVX0_RVT.
    Pruning weak driver INVX1_HVT.
    Pruning weak driver INVX0_LVT.
    Pruning weak driver INVX1_RVT.
    Pruning weak driver INVX1_LVT.
    Pruning slow or multistage gate IBUFFX2_HVT.
    Pruning slow or multistage gate IBUFFX2_RVT.
    Pruning slow or multistage gate IBUFFX2_LVT.
    Pruning slow or multistage gate IBUFFX4_HVT.
    Pruning slow or multistage gate IBUFFX4_RVT.
    Pruning slow or multistage gate IBUFFX4_LVT.
    Pruning slow or multistage gate IBUFFX8_HVT.
    Pruning slow or multistage gate IBUFFX8_RVT.
    Pruning slow or multistage gate IBUFFX8_LVT.
    Pruning slow or multistage gate IBUFFX16_HVT.
    Pruning slow or multistage gate IBUFFX16_RVT.
    Pruning slow or multistage gate IBUFFX16_LVT.
    Pruning slow or multistage gate IBUFFX32_HVT.
    Pruning slow or multistage gate IBUFFX32_RVT.
    Pruning slow or multistage gate IBUFFX32_LVT.
    Final pruned inverter set (15 inverters):
        INVX2_HVT
        INVX2_RVT
        INVX2_LVT
        INVX4_HVT
        INVX4_RVT
        INVX4_LVT
        INVX8_HVT
        INVX8_RVT
        INVX8_LVT
        INVX16_HVT
        INVX16_RVT
        INVX16_LVT
        INVX32_HVT
        INVX32_RVT
        INVX32_LVT


Initializing parameters for clock clk:
Root pin: clk
Using max_transition: 0.100 ns
Using leaf_max_transition for clock clk: 0.100 ns
Using the following target skews for global optimization:
  Corner 'max': 0.028 ns
Using the following target skews for incremental optimization:
  Corner 'max': 0.000 ns
Using the following optimization options:
  gate sizing                   :  on
  gate relocation               :  on
  preserve levels               :  off
  area recovery                 :  on
  relax insertion delay         :  off
  balance rc                    :  off
Information: The -balance_rc option is set to false by default, because there are single CTS corner(s). (CTS-1121)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns


Starting optimization for clock clk.
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns

****************************************
* Preoptimization report (clock 'clk') *
****************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.033 0.000 0.033)
    Estimated Insertion Delay (r/f/b) = (0.240  -inf 0.240)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.004 0.000 0.004)
    Estimated Insertion Delay (r/f/b) = (0.009  -inf 0.009)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.081 ns
  Cells = 16 (area=95.812286)
  Buffers = 5 (area=25.160255)
  Inverters = 4 (area=26.430977)
  Others = 6 (area=44.221054)
  Buffer Types
  ============
    NBUFFX4_LVT: 1
    NBUFFX32_LVT: 1
    NBUFFX8_HVT: 1
    NBUFFX2_LVT: 1
    NBUFFX16_LVT: 1
  Inverter Types
  ==============
    INVX32_LVT: 2
    INVX16_HVT: 1
    INVX8_LVT: 1
  Other Cells
  ===========
    CGLPPRX8_LVT: 6

Report DRC violations for clock clk (initial)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_LVT is very constraining.  Your max_transition suggests that 330.086578 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_LVT is very constraining.  Your max_transition suggests that 169.895401 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_LVT is very constraining.  Your max_transition suggests that 381.896179 would be more appropriate. (CTS-382)
Warning: Max capacitance 64.000000 on lib_cell INVX8_LVT is very constraining.  Your max_transition suggests that 94.822594 would be more appropriate. (CTS-382)
Total 0 DRC violations for clock clk (initial)
 Start (0.211, 0.243), End (0.211, 0.243) 

RC optimization for clock 'clk'
Corner sensitivity to RC skew (normalized to the first corner):
  Corner 'max': +0.000
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
Coarse optimization for clock 'clk'
Warning: Max capacitance 82.000000 on lib_cell NBUFFX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell NBUFFX32_RVT is very constraining.  Your max_transition suggests that 276.210266 would be more appropriate. (CTS-382)
12%   25%   31%   43%   50%   62%   
Warning: Max capacitance 16.000000 on lib_cell INVX2_LVT is very constraining.  Your max_transition suggests that 23.165571 would be more appropriate. (CTS-382)
Warning: Max capacitance 32.000000 on lib_cell INVX4_LVT is very constraining.  Your max_transition suggests that 47.249260 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_RVT is very constraining.  Your max_transition suggests that 142.165314 would be more appropriate. (CTS-382)
Warning: Max capacitance 82.000000 on lib_cell INVX16_LVT is very constraining.  Your max_transition suggests that 193.403275 would be more appropriate. (CTS-382)
Warning: Max capacitance 168.000000 on lib_cell INVX32_RVT is very constraining.  Your max_transition suggests that 285.305664 would be more appropriate. (CTS-382)
75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
 No back-to-back buffer chains found
 iteration 1: (0.032867, 0.196078) [1]
 Total 1 cells sized on clock clk (LP) (corner 1)
 Start (0.163, 0.196), End (0.163, 0.196) 

Detailed optimization for clock 'clk'
12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Starting optimization pass for clock clk:
Start path based optimization 
 Start (0.162, 0.194), End (0.162, 0.194) 

 Start (0.162, 0.194), End (0.162, 0.194) 

12%   25%   31%   43%   50%   62%   75%   81%   93%   100%   
 Start (0.162, 0.194), End (0.162, 0.194) 

 Start (0.162, 0.194), End (0.162, 0.194) 

 Start (0.162, 0.194), End (0.162, 0.194) 

 Start (0.162, 0.194), End (0.162, 0.194) 

 iteration 1: (0.008794, 0.194011) [0]
 Total 1 delay buffers added on clock clk (SP) (corner 0)
 Start (0.162, 0.194), End (0.185, 0.194) 

 Start (0.185, 0.194), End (0.185, 0.194) 

Start area recovery: (0.185217, 0.194011)
Using max_transition 0.100 ns
Using leaf_max_transition for clock clk : 0.100 ns
Switch to low metal layer for clock 'clk':

 Total 13 out of 17 nets switched to low metal layer for clock 'clk' with largest cap change 14.54 percent
Switch metal layer for area recovery: (0.185217, 0.194011)
 Start (0.185, 0.194), End (0.185, 0.194) 

Buffer removal for area recovery: (0.185217, 0.194011)
Area recovery optimization for clock 'clk':
11%   23%   35%   41%   52%   64%   70%   82%   94%   100%   
Sizing for area recovery: (0.185217, 0.194011)

 Total 1 buffers removed (all paths) for clock 'clk'
Path buffer removal for area recovery: (0.185217, 0.194011)
Buffer pair removal for area recovery: (0.185217, 0.194011)
End area recovery: (0.185217, 0.194011)

*************************************************
* Multicorner optimization report (clock 'clk') *
*************************************************
  Corner 'max'
    Estimated Skew (r/f/b) = (0.009 0.000 0.009)
    Estimated Insertion Delay (r/f/b) = (0.194  -inf 0.194)
  Corner 'RC-ONLY'
    Estimated Skew (r/f/b) = (0.002 0.000 0.002)
    Estimated Insertion Delay (r/f/b) = (0.007  -inf 0.007)
  Wire capacitance =  0.1 pf
  Total capacitance = 0.3 pf
  Max transition = 0.081 ns
  Cells = 16 (area=79.038780)
  Buffers = 5 (area=16.519360)
  Inverters = 4 (area=21.348095)
  Others = 6 (area=41.171326)
  Buffer Types
  ============
    NBUFFX8_LVT: 1
    NBUFFX16_LVT: 1
    NBUFFX2_LVT: 2
    NBUFFX4_HVT: 1
  Inverter Types
  ==============
    INVX2_HVT: 1
    INVX2_RVT: 1
    INVX32_LVT: 2
  Other Cells
  ===========
    CGLPPRX2_LVT: 1
    CGLPPRX8_LVT: 4
    CGLPPRX2_RVT: 1


++ Longest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 179   16) 
 clk (port)                                      0   0    0 r ( 179   16) 
 clk (net)                              2  36                 
 INVX8_LVT_G1B13I1/A (INVX32_LVT)                8   4    4 r ( 135   77) 
 INVX8_LVT_G1B13I1/Y (INVX32_LVT)               10  10   14 f ( 137   77) 
 clk_G1B1I1 (net)                       1  21                 
 INVX16_HVT_G1B11I1/A (INVX32_LVT)              10   0   14 f ( 138   79) 
 INVX16_HVT_G1B11I1/Y (INVX32_LVT)              11  11   25 r ( 136   79) 
 clk_G1B2I1 (net)                       6  23                 
 test_opt_reg_a/clk_gate_data_in_reg_reg/latch/CLK (CGLPPRX8_LVT)
                                                11   1   26 r (  66   90) 
 test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK (CGLPPRX8_LVT)
                                                81 166  193 r (  69   90) 
 test_opt_reg_a/clk_gate_data_in_reg_reg/ENCLK (net)
                                       16  27                 
 test_opt_reg_a/data_in_reg_reg[12]/CLK (SDFFARX1_HVT)
                                                81   1  194 r (  41   41) 


++ Shortest path for clock clk in corner 'max':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 179   16) 
 clk (port)                                      0   0    0 r ( 179   16) 
 clk (net)                              2  36                 
 INVX8_LVT_G1B13I1/A (INVX32_LVT)                8   4    4 r ( 135   77) 
 INVX8_LVT_G1B13I1/Y (INVX32_LVT)               10  10   14 f ( 137   77) 
 clk_G1B1I1 (net)                       1  21                 
 INVX16_HVT_G1B11I1/A (INVX32_LVT)              10   0   14 f ( 138   79) 
 INVX16_HVT_G1B11I1/Y (INVX32_LVT)              11  11   25 r ( 136   79) 
 clk_G1B2I1 (net)                       6  23                 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/CLK (CGLPPRX8_LVT)
                                                11   1   26 r ( 123   50) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK (CGLPPRX8_LVT)
                                                74 159  185 r ( 126   50) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK (net)
                                       16  20                 
 test_opt_reg_c/data_in_reg_reg[2]/CLK (SDFFARX1_HVT)
                                                74   0  185 r ( 136   54) 


++ Longest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 179   16) 
 clk (port)                                      0   0    0 r ( 179   16) 
 clk (net)                              2  36                 
 INVX8_LVT_G1B13I1/A (INVX32_LVT)                8   4    4 r ( 135   77) 
 INVX8_LVT_G1B13I1/Y (INVX32_LVT)                0   0    4 f ( 137   77) 
 clk_G1B1I1 (net)                       1  21                 
 INVX16_HVT_G1B11I1/A (INVX32_LVT)               0   0    4 f ( 138   79) 
 INVX16_HVT_G1B11I1/Y (INVX32_LVT)               0   0    4 r ( 136   79) 
 clk_G1B2I1 (net)                       6  23                 
 test_debug_data/clk_gate_debug_val_reg/latch/CLK (CGLPPRX8_LVT)
                                                 1   1    5 r ( 112   93) 
 test_debug_data/clk_gate_debug_val_reg/latch/GCLK (CGLPPRX8_LVT)
                                                 0   0    5 r ( 114   94) 
 test_debug_data/clk_gate_debug_val_reg/ENCLK (net)
                                       16  25                 
 test_debug_data/debug_val_reg[6]/CLK (SDFFARX1_HVT)
                                                 3   2    7 r (  72  128) 


++ Shortest path for clock clk in corner 'RC-ONLY':
 object                               fan cap  trn inc  arr r location
 clk (port)                                      8   0    0 r ( 179   16) 
 clk (port)                                      0   0    0 r ( 179   16) 
 clk (net)                              2  36                 
 INVX8_LVT_G1B13I1/A (INVX32_LVT)                8   4    4 r ( 135   77) 
 INVX8_LVT_G1B13I1/Y (INVX32_LVT)                0   0    4 f ( 137   77) 
 clk_G1B1I1 (net)                       1  21                 
 INVX16_HVT_G1B11I1/A (INVX32_LVT)               0   0    4 f ( 138   79) 
 INVX16_HVT_G1B11I1/Y (INVX32_LVT)               0   0    4 r ( 136   79) 
 clk_G1B2I1 (net)                       6  23                 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/CLK (CGLPPRX8_LVT)
                                                 1   0    5 r ( 123   50) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK (CGLPPRX8_LVT)
                                                 0   0    5 r ( 126   50) 
 test_opt_reg_c/clk_gate_data_in_reg_reg/ENCLK (net)
                                       16  20                 
 test_opt_reg_c/data_in_reg_reg[2]/CLK (SDFFARX1_HVT)
                                                 0   0    5 r ( 136   54) 

Report DRC violations for clock clk (final)
Total 0 DRC violations for clock clk (final)

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:42 2019
****************************************
Std cell utilization: 55.07%  (21345/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.70%  (21034/(38763-311))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21345    sites, (non-fixed:21034  fixed:311)
                      1761     cells, (non-fixed:1746   fixed:15)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      311      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       77 
Avg. std cell width:  1.91 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:42 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 20 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:42 2019
****************************************

avg cell displacement:    1.278 um ( 0.76 row height)
max cell displacement:    2.365 um ( 1.41 row height)
std deviation:            0.661 um ( 0.40 row height)
number of cell moved:        33 cells (out of 1746 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 1 out of 14 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree Successful...
Setting hold fix requirement...
Performing optimization...
Information: Using 2 cores for placement. (OPT-1505)

  Loading design 'test_pe'
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)

                  Incremental high fanout optimization starts
================================================================

 Collecting Buffer Trees ... Found 0

                  Incremental high fanout optimization completes
================================================================


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 2
  Total moveable cell area: 5345.7
  Total fixed cell area: 79.0
  Total physical cell area: 5424.7
  Core area: (40000 40000 139864 138648)



  Design (Hold)  WNS: 0.0042  TNS: 0.0042  Number of Violating Paths: 1

  Timing and DRC Optimization (Stage 1)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5424.7      0.00       0.0       0.1                               -0.00  
    0:00:04    5425.5      0.00       0.0       3.2                               -0.00  


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)  (min_path)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5425.5      0.00       0.0       3.2                               -0.00  
    0:00:04    5427.5      0.00       0.0       3.2                                0.00  


  Beginning Phase 2 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5427.5      0.00       0.0       3.2                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:00:05    5362.2      0.00       0.0       3.2                                0.00  


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  -----------------------------------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
20%...40%...60%...80%...100% done.

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis detected 0 channels, edges and corners

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:56 2019
****************************************
Std cell utilization: 54.43%  (21099/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.06%  (20788/(38763-311))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21099    sites, (non-fixed:20788  fixed:311)
                      1762     cells, (non-fixed:1747   fixed:15)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      311      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       79 
Avg. std cell width:  1.86 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:56 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 1685 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:06:56 2019
****************************************

avg cell displacement:    0.443 um ( 0.26 row height)
max cell displacement:    1.232 um ( 0.74 row height)
std deviation:            0.247 um ( 0.15 row height)
number of cell moved:      1646 cells (out of 1747 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 13
  Total moveable cell area: 5283.1
  Total fixed cell area: 79.0
  Total physical cell area: 5362.2
  Core area: (40000 40000 139864 138648)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Timing and DRC Optimization (Stage 2)
  --------------------------------------



  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:14    5362.2      0.00       0.0       8.3                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  


  Beginning Phase 1 Design Rule Fixing  (max_capacitance)
  ------------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
    0:00:14    5374.9      0.00       0.0       3.2                                0.00  
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 2)
  -----------------------------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:07:00 2019
****************************************
Std cell utilization: 54.56%  (21149/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.19%  (20838/(38763-311))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21149    sites, (non-fixed:20838  fixed:311)
                      1764     cells, (non-fixed:1749   fixed:15)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      311      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       80 
Avg. std cell width:  1.88 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:07:00 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---
Legalizing 13 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:07:00 2019
****************************************

avg cell displacement:    0.478 um ( 0.29 row height)
max cell displacement:    1.733 um ( 1.04 row height)
std deviation:            0.381 um ( 0.23 row height)
number of cell moved:        21 cells (out of 1749 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)


  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5295.9
  Total fixed cell area: 79.0
  Total physical cell area: 5374.9
  Core area: (40000 40000 139864 138648)



  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    This is considered as a 10-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    44 pre-routes for placement blockage/checking
    104 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(179864,178648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(179864,178648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
Routing clock nets...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Transition layer name: M8(7)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   55  Alloctr   62  Proc 2465 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,179.86,178.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   57  Alloctr   63  Proc 2465 
Net statistics:
Total number of nets     = 2047
Number of nets to route  = 16
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-medium = 15
Number of nets with max-layer-mode hard = 15
7 nets are partially connected,
 of which 0 are detail routed and 7 are global routed.
9 nets are fully connected,
 of which 2 are detail routed and 7 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   58  Alloctr   64  Proc 2465 
Average gCell capacity  10.10    on layer (1)    M1
Average gCell capacity  9.62     on layer (2)    M2
Average gCell capacity  9.95     on layer (3)    M3
Average gCell capacity  9.62     on layer (4)    M4
Average gCell capacity  9.94     on layer (5)    M5
Average gCell capacity  9.64     on layer (6)    M6
Average gCell capacity  9.95     on layer (7)    M7
Average gCell capacity  7.19     on layer (8)    M8
Average gCell capacity  0.50     on layer (9)    M9
Average gCell capacity  0.29     on layer (10)   MRDL
Average number of tracks per gCell 12.85         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.19         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.19         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.19         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.97  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 115560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   58  Alloctr   65  Proc 2465 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   58  Alloctr   65  Proc 2465 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   58  Alloctr   65  Proc 2465 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   58  Alloctr   65  Proc 2465 
Initial. Routing result:
Initial. Both Dirs: Overflow =    18 Max = 1 GRCs =    19 (0.08%)
Initial. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1269.77
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 1.64
Initial. Layer M3 wire length = 255.45
Initial. Layer M4 wire length = 378.80
Initial. Layer M5 wire length = 210.67
Initial. Layer M6 wire length = 41.80
Initial. Layer M7 wire length = 198.65
Initial. Layer M8 wire length = 182.76
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 661
Initial. Via VIA12SQ_C count = 161
Initial. Via VIA23SQ_C count = 152
Initial. Via VIA34SQ_C count = 150
Initial. Via VIA45SQ_C count = 109
Initial. Via VIA56SQ_C count = 29
Initial. Via VIA67SQ_C count = 27
Initial. Via VIA78SQ_C count = 33
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   58  Alloctr   65  Proc 2465 
phase1. Routing result:
phase1. Both Dirs: Overflow =    18 Max = 1 GRCs =    19 (0.08%)
phase1. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1269.77
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 1.64
phase1. Layer M3 wire length = 255.45
phase1. Layer M4 wire length = 378.80
phase1. Layer M5 wire length = 210.67
phase1. Layer M6 wire length = 41.80
phase1. Layer M7 wire length = 198.65
phase1. Layer M8 wire length = 182.76
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 661
phase1. Via VIA12SQ_C count = 161
phase1. Via VIA23SQ_C count = 152
phase1. Via VIA34SQ_C count = 150
phase1. Via VIA45SQ_C count = 109
phase1. Via VIA56SQ_C count = 29
phase1. Via VIA67SQ_C count = 27
phase1. Via VIA78SQ_C count = 33
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   58  Alloctr   65  Proc 2465 
phase2. Routing result:
phase2. Both Dirs: Overflow =    18 Max = 1 GRCs =    18 (0.08%)
phase2. H routing: Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =    18 Max = 1 (GRCs = 18) GRCs =    18 (0.16%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1269.77
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 1.64
phase2. Layer M3 wire length = 255.45
phase2. Layer M4 wire length = 378.80
phase2. Layer M5 wire length = 210.67
phase2. Layer M6 wire length = 41.80
phase2. Layer M7 wire length = 198.65
phase2. Layer M8 wire length = 182.76
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 661
phase2. Via VIA12SQ_C count = 161
phase2. Via VIA23SQ_C count = 152
phase2. Via VIA34SQ_C count = 150
phase2. Via VIA45SQ_C count = 109
phase2. Via VIA56SQ_C count = 29
phase2. Via VIA67SQ_C count = 27
phase2. Via VIA78SQ_C count = 33
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   58  Alloctr   65  Proc 2465 

Congestion utilization per direction:
Average vertical track utilization   =  0.13 %
Peak    vertical track utilization   = 50.00 %
Average horizontal track utilization =  0.13 %
Peak    horizontal track utilization = 21.43 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   57  Alloctr   64  Proc 2465 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   57  Alloctr   64  Proc 2465 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:05 
[End of Global Routing] Elapsed cpu  time: sys=0:00:02 usr=0:00:00 total=0:00:02
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   55  Alloctr   62  Proc 2465 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   52  Alloctr   58  Proc 2465 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 151 of 557


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   56  Alloctr   62  Proc 2465 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   56  Alloctr   62  Proc 2465 

Number of wires with overlap after iteration 1 = 23 of 386


Wire length and via report:
---------------------------
Number of M1 wires: 3             : 0
Number of M2 wires: 62           VIA12SQ_C: 138
Number of M3 wires: 86           VIA23SQ_C: 137
Number of M4 wires: 116                  VIA34SQ_C: 147
Number of M5 wires: 68           VIA45SQ_C: 109
Number of M6 wires: 9            VIA56SQ_C: 27
Number of M7 wires: 23           VIA67SQ_C: 25
Number of M8 wires: 19           VIA78SQ_C: 32
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 386               vias: 615

Total M1 wire length: 0.6
Total M2 wire length: 10.2
Total M3 wire length: 258.6
Total M4 wire length: 371.7
Total M5 wire length: 211.1
Total M6 wire length: 42.7
Total M7 wire length: 193.3
Total M8 wire length: 183.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1271.2

Longest M1 wire length: 0.3
Longest M2 wire length: 2.0
Longest M3 wire length: 50.2
Longest M4 wire length: 42.5
Longest M5 wire length: 10.5
Longest M6 wire length: 42.1
Longest M7 wire length: 45.6
Longest M8 wire length: 61.7
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   52  Alloctr   58  Proc 2465 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   58  Alloctr   65  Proc 2465 
Total number of nets = 2047, of which 0 are not extracted
Total number of open nets = 2029, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  18/121 Partitions, Violations = 0
Routed  21/121 Partitions, Violations = 0
Routed  31/121 Partitions, Violations = 0
Routed  37/121 Partitions, Violations = 1
Routed  39/121 Partitions, Violations = 1
Routed  41/121 Partitions, Violations = 1
Routed  42/121 Partitions, Violations = 5
Routed  43/121 Partitions, Violations = 1
Routed  44/121 Partitions, Violations = 0
Routed  45/121 Partitions, Violations = 0
Routed  46/121 Partitions, Violations = 0
Routed  49/121 Partitions, Violations = 0
Routed  51/121 Partitions, Violations = 0
Routed  52/121 Partitions, Violations = 0
Routed  53/121 Partitions, Violations = 0
Routed  54/121 Partitions, Violations = 0
Routed  55/121 Partitions, Violations = 0
Routed  56/121 Partitions, Violations = 0
Routed  57/121 Partitions, Violations = 0
Routed  58/121 Partitions, Violations = 0
Routed  59/121 Partitions, Violations = 0
Routed  60/121 Partitions, Violations = 0
Routed  61/121 Partitions, Violations = 0
Routed  64/121 Partitions, Violations = 0
Routed  66/121 Partitions, Violations = 0
Routed  67/121 Partitions, Violations = 0
Routed  68/121 Partitions, Violations = 0
Routed  71/121 Partitions, Violations = 0
Routed  73/121 Partitions, Violations = 0
Routed  76/121 Partitions, Violations = 0
Routed  77/121 Partitions, Violations = 0
Routed  78/121 Partitions, Violations = 0
Routed  79/121 Partitions, Violations = 0
Routed  80/121 Partitions, Violations = 6
Routed  81/121 Partitions, Violations = 6
Routed  82/121 Partitions, Violations = 6
Routed  83/121 Partitions, Violations = 6
Routed  85/121 Partitions, Violations = 6
Routed  87/121 Partitions, Violations = 0
Routed  91/121 Partitions, Violations = 0
Routed  92/121 Partitions, Violations = 0
Routed  93/121 Partitions, Violations = 0
Routed  94/121 Partitions, Violations = 0
Routed  96/121 Partitions, Violations = 3
Routed  98/121 Partitions, Violations = 0
Routed  103/121 Partitions, Violations =        0
Routed  116/121 Partitions, Violations =        4
Routed  117/121 Partitions, Violations =        0
Routed  118/121 Partitions, Violations =        0
Routed  119/121 Partitions, Violations =        0
Routed  120/121 Partitions, Violations =        4
Routed  121/121 Partitions, Violations =        0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   66  Alloctr   73  Proc 2465 

End DR iteration 0 with 121 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   52  Alloctr   58  Proc 2465 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   52  Alloctr   58  Proc 2465 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1324 micron
Total Number of Contacts =             614
Total Number of Wires =                316
Total Number of PtConns =              337
Total Number of Routed Wires =       316
Total Routed Wire Length =           1270 micron
Total Number of Routed Contacts =       614
        Layer             M1 :          1 micron
        Layer             M2 :         26 micron
        Layer             M3 :        271 micron
        Layer             M4 :        382 micron
        Layer             M5 :        219 micron
        Layer             M6 :         46 micron
        Layer             M7 :        195 micron
        Layer             M8 :        184 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA78SQ_C :         32
        Via   VIA67SQ_C(rot) :         25
        Via        VIA56SQ_C :         26
        Via        VIA56BAR2 :          1
        Via        VIA45SQ_C :         18
        Via   VIA45SQ_C(rot) :         91
        Via        VIA34SQ_C :        133
        Via        VIA34LG_C :         14
        Via   VIA23SQ_C(rot) :        136
        Via        VIA12SQ_C :        118
        Via   VIA12SQ_C(rot) :         13
        Via          VIA12SQ :          1
        Via     VIA12SQ(rot) :          6

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 614 vias)
 
    Layer VIA1       =  0.00% (0      / 138     vias)
        Un-optimized = 100.00% (138     vias)
    Layer VIA2       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized = 100.00% (147     vias)
    Layer VIA4       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer VIA5       =  0.00% (0      / 27      vias)
        Un-optimized = 100.00% (27      vias)
    Layer VIA6       =  0.00% (0      / 25      vias)
        Un-optimized = 100.00% (25      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
        Un-optimized = 100.00% (32      vias)
 
  Total double via conversion rate    =  0.00% (0 / 614 vias)
 
    Layer VIA1       =  0.00% (0      / 138     vias)
    Layer VIA2       =  0.00% (0      / 136     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
    Layer VIA4       =  0.00% (0      / 109     vias)
    Layer VIA5       =  0.00% (0      / 27      vias)
    Layer VIA6       =  0.00% (0      / 25      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 614 vias)
 
    Layer VIA1       =  0.00% (0      / 138     vias)
        Un-optimized = 100.00% (138     vias)
    Layer VIA2       =  0.00% (0      / 136     vias)
        Un-optimized = 100.00% (136     vias)
    Layer VIA3       =  0.00% (0      / 147     vias)
        Un-optimized = 100.00% (147     vias)
    Layer VIA4       =  0.00% (0      / 109     vias)
        Un-optimized = 100.00% (109     vias)
    Layer VIA5       =  0.00% (0      / 27      vias)
        Un-optimized = 100.00% (27      vias)
    Layer VIA6       =  0.00% (0      / 25      vias)
        Un-optimized = 100.00% (25      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
        Un-optimized = 100.00% (32      vias)
 

Total number of nets = 2047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
Routing of clock nets Successful.
RC Extraction...

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Warning: Not enough nets are routed (16/2045 < 0.66667); will do extraction by using placement congestion map as background. (RCEX-047)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRVirtualC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 1.5e-06 1.5e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 3.9e-07 3.9e-07 (RCEX-011)
Information: End rc update.
Information: The mixed mode parasitic extraction has been performed. (RCEX-202)
Report clock tree summary results after clock routing and extraction
Information: Updating graph... (UID-83)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:08:07 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

======================= Clock Tree Summary ========================
Clock                Sinks     CTBuffers ClkCells  Skew      LongestPath TotalDRC   BufferArea
-----------------------------------------------------------------------------------------------
clk                  108       8         15        0.0090    0.1938      0             34.0553
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:08:07 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          7.89
  Critical Path Slack:          32.01
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.02
  Critical Path Slack:          37.93
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:          8.71
  Critical Path Slack:          35.98
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.65
  Critical Path Slack:          42.10
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1764
  Buf/Inv Cell Count:             319
  Buf Cell Count:                 127
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1650
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4336.967353
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            609.183177
  Total Buffer Area:           322.25
  Total Inverter Area:         286.93
  Macro/Black Box Area:      0.000000
  Net Area:               1558.283717
  Net XLength        :       23922.24
  Net YLength        :       24825.35
  -----------------------------------
  Cell Area:              5374.891463
  Design Area:            6933.175180
  Net Length        :        48747.59


  Design Rules
  -----------------------------------
  Total Number of Nets:          2047
  Nets With Violations:             1
  Max Trans Violations:             0
  Max Cap Violations:               1
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.54
  -----------------------------------------
  Overall Compile Time:                4.70
  Overall Compile Wall Clock Time:     4.75

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


Unsetting hold fix requirement...
clock_opt completed Successfully
 
****************************************
Report : clock tree
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:08:07 2019
****************************************

Information: Float pin scale factor for the 'max' operating condition of scenario 'default' is set to 1.000 (CTS-375)

============ Global Skew Report ================

Clock Tree Name                : "clk"
Clock Period                   : 50.00000       
Clock Tree root pin            : "clk"
Number of Levels               : 7
Number of Sinks                : 108
Number of CT Buffers           : 8
Number of CTS added gates      : 0
Number of Preexisting Gates    : 6
Number of Preexisting Buf/Inv  : 1
Total Number of Clock Cells    : 15
Total Area of CT Buffers       : 34.05530       
Total Area of CT cells         : 79.03880       
Max Global Skew                : 0.00897   
Number of MaxTran Violators    : 0
Number of MaxCap Violators     : 0
Number of MaxFanout Violators  : 0


Operating Condition               worst
Clock global Skew                 0.009
Longest path delay                0.194
Shortest path delay               0.185

The longest path delay end pin: test_opt_reg_a/data_in_reg_reg[12]/CLK
The shortest path delay end pin: test_opt_reg_c/data_in_reg_reg[1]/CLK

The longest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         33.370           2  0.000     0.000     0.000     r
INVX8_LVT_G1B13I1/A                         33.370           1  0.008     0.004     0.004     r
INVX8_LVT_G1B13I1/Y                         19.554           1  0.010     0.010     0.014     f
INVX16_HVT_G1B11I1/A                        19.554           1  0.010     0.000     0.014     f
INVX16_HVT_G1B11I1/Y                        22.141           6  0.011     0.011     0.025     r
test_opt_reg_a/clk_gate_data_in_reg_reg/latch/CLK
                                            22.141           1  0.011     0.001     0.026     r
test_opt_reg_a/clk_gate_data_in_reg_reg/latch/GCLK
                                            26.066          16  0.081     0.166     0.192     r
test_opt_reg_a/data_in_reg_reg[12]/CLK      26.066           0  0.081     0.001     0.194     r
[clock delay]                                                                       0.194
----------------------------------------------------------------------------------------------------

The Shortest Path:
Pin                                         Cap       Fanout    Trans     Incr      Arri
----------------------------------------------------------------------------------------------------
clk                                         0.000            1  0.000     0.000     0.000     r
clk                                         33.370           2  0.000     0.000     0.000     r
INVX8_LVT_G1B13I1/A                         33.370           1  0.008     0.004     0.004     r
INVX8_LVT_G1B13I1/Y                         19.554           1  0.010     0.010     0.014     f
INVX16_HVT_G1B11I1/A                        19.554           1  0.010     0.000     0.014     f
INVX16_HVT_G1B11I1/Y                        22.141           6  0.011     0.011     0.025     r
test_opt_reg_c/clk_gate_data_in_reg_reg/latch/CLK
                                            22.141           1  0.011     0.000     0.025     r
test_opt_reg_c/clk_gate_data_in_reg_reg/latch/GCLK
                                            18.621          16  0.074     0.159     0.185     r
test_opt_reg_c/data_in_reg_reg[1]/CLK       18.621           0  0.074     0.000     0.185     r
[clock delay]                                                                       0.185
----------------------------------------------------------------------------------------------------

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:08:20 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
        Parasitic source    : LPE
        Parasitic mode      : RealRVirtualC
        Extraction mode     : MIN_MAX
        Extraction derating : -40/25/125

Information: Percent of Arnoldi-based delays =  1.86%

  Startpoint: data0[2] (input port clocked by clk)
  Endpoint: irq (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    5.00       5.00 r
  data0[2] (in)                                           0.00       5.00 r
  test_opt_reg_a/data_in[2] (test_opt_reg_DataWidth16_2)
                                                          0.00       5.00 r
  test_opt_reg_a/U9/Y (AO22X1_HVT)                        0.12 *     5.12 r
  test_opt_reg_a/res[2] (test_opt_reg_DataWidth16_2)      0.00       5.12 r
  test_pe_comp/op_a[2] (test_pe_comp_unq1_0)              0.00       5.12 r
  test_pe_comp/U55/Y (NBUFFX8_HVT)                        0.11 *     5.23 r
  test_pe_comp/U58/Y (INVX2_HVT)                          0.09 *     5.31 f
  test_pe_comp/test_mult_add/a[2] (test_mult_add_DataWidth16_0)
                                                          0.00       5.31 f
  test_pe_comp/test_mult_add/U465/Y (AO221X2_HVT)         0.24 *     5.55 f
  test_pe_comp/test_mult_add/U560/Y (OA222X1_HVT)         0.17 *     5.72 f
  test_pe_comp/test_mult_add/U561/SO (HADDX1_HVT)         0.18 *     5.90 r
  test_pe_comp/test_mult_add/U656/CO (FADDX1_HVT)         0.16 *     6.05 r
  test_pe_comp/test_mult_add/U655/CO (FADDX1_HVT)         0.18 *     6.23 r
  test_pe_comp/test_mult_add/U654/CO (FADDX1_HVT)         0.17 *     6.41 r
  test_pe_comp/test_mult_add/U653/CO (FADDX1_HVT)         0.17 *     6.58 r
  test_pe_comp/test_mult_add/U652/CO (FADDX1_HVT)         0.17 *     6.74 r
  test_pe_comp/test_mult_add/U651/CO (FADDX1_HVT)         0.17 *     6.91 r
  test_pe_comp/test_mult_add/U650/CO (FADDX1_HVT)         0.17 *     7.09 r
  test_pe_comp/test_mult_add/U649/CO (FADDX1_HVT)         0.17 *     7.25 r
  test_pe_comp/test_mult_add/U648/CO (FADDX1_HVT)         0.17 *     7.42 r
  test_pe_comp/test_mult_add/U647/CO (FADDX1_HVT)         0.17 *     7.60 r
  test_pe_comp/test_mult_add/U646/CO (FADDX1_HVT)         0.17 *     7.76 r
  test_pe_comp/test_mult_add/U645/CO (FADDX1_HVT)         0.16 *     7.93 r
  test_pe_comp/test_mult_add/U644/CO (FADDX1_HVT)         0.17 *     8.10 r
  test_pe_comp/test_mult_add/U643/CO (FADDX1_HVT)         0.17 *     8.27 r
  test_pe_comp/test_mult_add/U642/CO (FADDX1_HVT)         0.17 *     8.44 r
  test_pe_comp/test_mult_add/U641/CO (FADDX1_HVT)         0.16 *     8.60 r
  test_pe_comp/test_mult_add/U640/CO (FADDX1_HVT)         0.16 *     8.75 r
  test_pe_comp/test_mult_add/U639/CO (FADDX1_HVT)         0.16 *     8.92 r
  test_pe_comp/test_mult_add/U638/CO (FADDX2_LVT)         0.08 *     8.99 r
  test_pe_comp/test_mult_add/U637/CO (FADDX1_HVT)         0.14 *     9.13 r
  test_pe_comp/test_mult_add/U636/CO (FADDX2_HVT)         0.15 *     9.28 r
  test_pe_comp/test_mult_add/U635/CO (FADDX2_LVT)         0.08 *     9.36 r
  test_pe_comp/test_mult_add/U634/CO (FADDX1_HVT)         0.17 *     9.53 r
  test_pe_comp/test_mult_add/U633/CO (FADDX1_HVT)         0.16 *     9.69 r
  test_pe_comp/test_mult_add/U632/CO (FADDX1_HVT)         0.15 *     9.84 r
  test_pe_comp/test_mult_add/U631/CO (FADDX1_HVT)         0.15 *     9.99 r
  test_pe_comp/test_mult_add/U630/CO (FADDX1_HVT)         0.16 *    10.15 r
  test_pe_comp/test_mult_add/U629/CO (FADDX1_HVT)         0.15 *    10.30 r
  test_pe_comp/test_mult_add/U628/CO (FADDX1_HVT)         0.15 *    10.45 r
  test_pe_comp/test_mult_add/U627/CO (FADDX1_HVT)         0.16 *    10.61 r
  test_pe_comp/test_mult_add/U626/S (FADDX1_HVT)          0.26 *    10.87 f
  test_pe_comp/test_mult_add/res[31] (test_mult_add_DataWidth16_0)
                                                          0.00      10.87 f
  test_pe_comp/U124/Y (NOR4X1_HVT)                        0.21 *    11.08 r
  test_pe_comp/U125/Y (NAND2X0_HVT)                       0.09 *    11.17 f
  test_pe_comp/U127/Y (AO222X1_HVT)                       0.11 *    11.28 f
  test_pe_comp/U146/Y (AO221X1_HVT)                       0.12 *    11.41 f
  test_pe_comp/U147/Y (AO22X1_HVT)                        0.12 *    11.53 f
  test_pe_comp/ovfl (test_pe_comp_unq1_0)                 0.00      11.53 f
  U283/Y (INVX0_HVT)                                      0.07 *    11.60 r
Information: connected 11 power ports and 11 ground ports
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_cts. (UIG-5)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> gui_stop
icc_shell> source ./05_route.tcl
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
GART: Updated design time.
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Thu Mar 14 05:10:21 2019

  Beginning initial routing 
  --------------------------

Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   64  Alloctr   70  Proc 2482 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,179.86,178.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   72  Proc 2482 
Net statistics:
Total number of nets     = 2047
Number of nets to route  = 2029
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-medium = 15
Number of nets with max-layer-mode hard = 14
18 nets are fully connected,
 of which 18 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   67  Alloctr   73  Proc 2482 
Average gCell capacity  10.10    on layer (1)    M1
Average gCell capacity  9.62     on layer (2)    M2
Average gCell capacity  9.95     on layer (3)    M3
Average gCell capacity  9.62     on layer (4)    M4
Average gCell capacity  9.94     on layer (5)    M5
Average gCell capacity  9.64     on layer (6)    M6
Average gCell capacity  9.95     on layer (7)    M7
Average gCell capacity  7.19     on layer (8)    M8
Average gCell capacity  0.50     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.85         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.19         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.19         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.19         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.97  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 115560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   67  Alloctr   74  Proc 2482 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   67  Alloctr   74  Proc 2482 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   67  Alloctr   74  Proc 2482 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Initial Routing] Total (MB): Used   68  Alloctr   75  Proc 2482 
Initial. Routing result:
Initial. Both Dirs: Overflow =   334 Max = 6 GRCs =   236 (1.02%)
Initial. H routing: Overflow =     4 Max = 1 (GRCs =  1) GRCs =    22 (0.19%)
Initial. V routing: Overflow =   330 Max = 6 (GRCs =  3) GRCs =   214 (1.85%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
Initial. M2         Overflow =   308 Max = 6 (GRCs =  3) GRCs =   196 (1.70%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  1) GRCs =    21 (0.18%)
Initial. M4         Overflow =    20 Max = 4 (GRCs =  1) GRCs =    16 (0.14%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     2 (0.02%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       67.7 14.6 0.73 5.79 0.60 2.73 2.23 1.59 1.20 0.44 1.23 0.03 0.10 0.86
M3       67.0 12.5 1.84 6.78 2.07 4.42 3.04 1.49 0.54 0.09 0.18 0.01 0.00 0.00
M4       75.6 12.4 1.22 5.17 0.42 1.89 1.42 0.48 0.25 0.14 0.80 0.01 0.02 0.08
M5       71.0 24.2 1.98 1.86 0.34 0.39 0.16 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.2 5.67 0.93 2.03 0.10 0.60 0.25 0.00 0.03 0.00 0.15 0.00 0.00 0.02
M7       94.4 5.35 0.17 0.07 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.1 8.33 0.76 2.41 0.39 1.11 0.78 0.40 0.22 0.07 0.28 0.00 0.01 0.11


Initial. Total Wire Length = 48360.89
Initial. Layer M1 wire length = 1.82
Initial. Layer M2 wire length = 10734.14
Initial. Layer M3 wire length = 15262.70
Initial. Layer M4 wire length = 10079.91
Initial. Layer M5 wire length = 7513.61
Initial. Layer M6 wire length = 3642.17
Initial. Layer M7 wire length = 1126.55
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 16637
Initial. Via VIA12SQ_C count = 7020
Initial. Via VIA23SQ_C count = 6652
Initial. Via VIA34SQ_C count = 1854
Initial. Via VIA45SQ_C count = 730
Initial. Via VIA56SQ_C count = 302
Initial. Via VIA67SQ_C count = 79
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   69  Alloctr   75  Proc 2482 
phase1. Routing result:
phase1. Both Dirs: Overflow =   146 Max = 4 GRCs =   125 (0.54%)
phase1. H routing: Overflow =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.02%)
phase1. V routing: Overflow =   143 Max = 4 (GRCs =  2) GRCs =   123 (1.06%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M2         Overflow =   141 Max = 4 (GRCs =  2) GRCs =   120 (1.04%)
phase1. M3         Overflow =     2 Max = 2 (GRCs =  1) GRCs =     1 (0.01%)
phase1. M4         Overflow =     2 Max = 1 (GRCs =  2) GRCs =     3 (0.03%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.0 14.9 0.74 6.12 0.67 2.95 2.04 1.51 1.02 0.24 1.24 0.01 0.09 0.38
M3       66.3 12.9 1.76 6.70 1.77 4.56 3.17 1.75 0.87 0.10 0.00 0.00 0.01 0.00
M4       74.3 12.5 1.22 5.20 0.55 2.08 1.49 0.72 0.54 0.21 1.16 0.00 0.00 0.02
M5       70.8 23.8 1.96 2.10 0.41 0.52 0.25 0.03 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.7 5.72 0.75 2.14 0.35 0.74 0.28 0.06 0.08 0.00 0.12 0.00 0.00 0.00
M7       94.7 4.98 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    84.8 8.35 0.74 2.47 0.41 1.20 0.80 0.45 0.28 0.06 0.30 0.00 0.01 0.04


phase1. Total Wire Length = 48920.60
phase1. Layer M1 wire length = 1.82
phase1. Layer M2 wire length = 9597.99
phase1. Layer M3 wire length = 15529.18
phase1. Layer M4 wire length = 10959.23
phase1. Layer M5 wire length = 7732.40
phase1. Layer M6 wire length = 4028.59
phase1. Layer M7 wire length = 1071.40
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 17553
phase1. Via VIA12SQ_C count = 6986
phase1. Via VIA23SQ_C count = 6629
phase1. Via VIA34SQ_C count = 2615
phase1. Via VIA45SQ_C count = 872
phase1. Via VIA56SQ_C count = 374
phase1. Via VIA67SQ_C count = 77
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   69  Alloctr   75  Proc 2482 
phase2. Routing result:
phase2. Both Dirs: Overflow =    65 Max = 2 GRCs =    65 (0.28%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase2. V routing: Overflow =    65 Max = 2 (GRCs =  4) GRCs =    64 (0.55%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase2. M2         Overflow =    65 Max = 2 (GRCs =  4) GRCs =    64 (0.55%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.6 15.4 0.89 6.97 0.79 2.63 2.05 0.80 0.38 0.01 1.08 0.00 0.04 0.35
M3       66.1 13.1 1.77 6.56 1.83 4.50 3.17 1.77 0.96 0.10 0.04 0.00 0.00 0.00
M4       74.2 12.4 1.25 5.19 0.52 2.17 1.56 0.69 0.59 0.17 1.14 0.00 0.00 0.00
M5       70.8 23.7 1.99 2.22 0.40 0.52 0.27 0.04 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.6 5.74 0.77 2.25 0.33 0.68 0.28 0.07 0.08 0.00 0.15 0.00 0.00 0.00
M7       94.9 4.85 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.2 8.23 0.75 2.53 0.42 1.14 0.79 0.37 0.22 0.03 0.28 0.00 0.00 0.04


phase2. Total Wire Length = 48989.34
phase2. Layer M1 wire length = 1.82
phase2. Layer M2 wire length = 9551.58
phase2. Layer M3 wire length = 15520.99
phase2. Layer M4 wire length = 11020.93
phase2. Layer M5 wire length = 7778.92
phase2. Layer M6 wire length = 4056.34
phase2. Layer M7 wire length = 1058.76
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 17659
phase2. Via VIA12SQ_C count = 6983
phase2. Via VIA23SQ_C count = 6643
phase2. Via VIA34SQ_C count = 2667
phase2. Via VIA45SQ_C count = 897
phase2. Via VIA56SQ_C count = 396
phase2. Via VIA67SQ_C count = 73
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   69  Alloctr   75  Proc 2482 
phase3. Routing result:
phase3. Both Dirs: Overflow =    68 Max = 2 GRCs =    65 (0.28%)
phase3. H routing: Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase3. V routing: Overflow =    67 Max = 2 (GRCs =  5) GRCs =    64 (0.55%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  1) GRCs =     1 (0.01%)
phase3. M2         Overflow =    67 Max = 2 (GRCs =  5) GRCs =    64 (0.55%)
phase3. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M2       68.6 15.3 0.89 6.96 0.78 2.67 2.04 0.80 0.38 0.02 1.06 0.00 0.04 0.35
M3       66.1 13.1 1.75 6.53 1.83 4.53 3.15 1.78 0.96 0.10 0.04 0.00 0.00 0.00
M4       74.2 12.4 1.23 5.22 0.53 2.16 1.55 0.67 0.61 0.17 1.14 0.00 0.00 0.00
M5       70.7 23.7 1.99 2.24 0.40 0.52 0.27 0.04 0.00 0.00 0.00 0.00 0.00 0.00
M6       89.6 5.74 0.77 2.26 0.33 0.67 0.28 0.08 0.08 0.00 0.15 0.00 0.00 0.00
M7       94.9 4.85 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.3 8.15 0.74 2.51 0.41 1.13 0.78 0.36 0.22 0.03 0.28 0.00 0.00 0.04


phase3. Total Wire Length = 48989.34
phase3. Layer M1 wire length = 1.82
phase3. Layer M2 wire length = 9548.41
phase3. Layer M3 wire length = 15519.32
phase3. Layer M4 wire length = 11024.10
phase3. Layer M5 wire length = 7780.59
phase3. Layer M6 wire length = 4056.34
phase3. Layer M7 wire length = 1058.76
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 17662
phase3. Via VIA12SQ_C count = 6983
phase3. Via VIA23SQ_C count = 6644
phase3. Via VIA34SQ_C count = 2669
phase3. Via VIA45SQ_C count = 897
phase3. Via VIA56SQ_C count = 396
phase3. Via VIA67SQ_C count = 73
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   69  Alloctr   75  Proc 2482 

Congestion utilization per direction:
Average vertical track utilization   =  5.02 %
Peak    vertical track utilization   = 81.25 %
Average horizontal track utilization =  4.17 %
Peak    horizontal track utilization = 59.26 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   74  Proc 2482 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[GR: Done] Total (MB): Used   68  Alloctr   74  Proc 2482 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:04 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Global Routing] Total (MB): Used   66  Alloctr   72  Proc 2482 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: Read routes] Total (MB): Used   67  Alloctr   74  Proc 2482 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 19250 of 24615


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 0] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   71  Alloctr   78  Proc 2482 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Track Assign: Iteration 1] Stage (MB): Used    5  Alloctr    5  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   71  Alloctr   78  Proc 2482 

Number of wires with overlap after iteration 1 = 11378 of 17991


Wire length and via report:
---------------------------
Number of M1 wires: 1271                  : 0
Number of M2 wires: 8027                 VIA12SQ_C: 7330
Number of M3 wires: 5853                 VIA23SQ_C: 7909
Number of M4 wires: 1921                 VIA34SQ_C: 2905
Number of M5 wires: 649                  VIA45SQ_C: 976
Number of M6 wires: 231                  VIA56SQ_C: 405
Number of M7 wires: 39           VIA67SQ_C: 75
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 17991             vias: 19600

Total M1 wire length: 393.0
Total M2 wire length: 9851.1
Total M3 wire length: 15653.0
Total M4 wire length: 10896.4
Total M5 wire length: 7790.0
Total M6 wire length: 4005.8
Total M7 wire length: 993.7
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 49583.0

Longest M1 wire length: 1.6
Longest M2 wire length: 54.9
Longest M3 wire length: 89.1
Longest M4 wire length: 86.0
Longest M5 wire length: 100.4
Longest M6 wire length: 133.5
Longest M7 wire length: 66.3
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Track Assign: Done] Stage (MB): Used    0  Alloctr    1  Proc    0 
[Track Assign: Done] Total (MB): Used   66  Alloctr   74  Proc 2482 

        There were 54 out of 7292 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    8  Alloctr    8  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   82  Proc 2482 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/121 Partitions, Violations =  0
Routed  2/121 Partitions, Violations =  0
Routed  3/121 Partitions, Violations =  0
Routed  4/121 Partitions, Violations =  0
Routed  5/121 Partitions, Violations =  0
Routed  6/121 Partitions, Violations =  0
Routed  7/121 Partitions, Violations =  0
Routed  8/121 Partitions, Violations =  0
Routed  9/121 Partitions, Violations =  0
Routed  10/121 Partitions, Violations = 0
Routed  11/121 Partitions, Violations = 0
Routed  12/121 Partitions, Violations = 0
Routed  13/121 Partitions, Violations = 0
Routed  14/121 Partitions, Violations = 0
Routed  15/121 Partitions, Violations = 0
Routed  16/121 Partitions, Violations = 0
Routed  17/121 Partitions, Violations = 0
Routed  18/121 Partitions, Violations = 0
Routed  19/121 Partitions, Violations = 0
Routed  20/121 Partitions, Violations = 0
Routed  21/121 Partitions, Violations = 0
Routed  22/121 Partitions, Violations = 0
Routed  23/121 Partitions, Violations = 6
Routed  24/121 Partitions, Violations = 6
Routed  25/121 Partitions, Violations = 6
Routed  26/121 Partitions, Violations = 11
Routed  27/121 Partitions, Violations = 11
Routed  28/121 Partitions, Violations = 11
Routed  29/121 Partitions, Violations = 11
Routed  30/121 Partitions, Violations = 17
Routed  31/121 Partitions, Violations = 17
Routed  32/121 Partitions, Violations = 17
Routed  33/121 Partitions, Violations = 17
Routed  34/121 Partitions, Violations = 18
Routed  35/121 Partitions, Violations = 18
Routed  36/121 Partitions, Violations = 38
Routed  37/121 Partitions, Violations = 56
Routed  38/121 Partitions, Violations = 59
Routed  39/121 Partitions, Violations = 59
Routed  40/121 Partitions, Violations = 59
Routed  41/121 Partitions, Violations = 59
Routed  42/121 Partitions, Violations = 59
Routed  43/121 Partitions, Violations = 55
Routed  44/121 Partitions, Violations = 71
Routed  45/121 Partitions, Violations = 75
Routed  46/121 Partitions, Violations = 75
Routed  47/121 Partitions, Violations = 75
Routed  48/121 Partitions, Violations = 75
Routed  49/121 Partitions, Violations = 75
Routed  50/121 Partitions, Violations = 75
Routed  51/121 Partitions, Violations = 86
Routed  52/121 Partitions, Violations = 73
Routed  53/121 Partitions, Violations = 58
Routed  54/121 Partitions, Violations = 56
Routed  55/121 Partitions, Violations = 53
Routed  56/121 Partitions, Violations = 50
Routed  57/121 Partitions, Violations = 53
Routed  58/121 Partitions, Violations = 54
Routed  59/121 Partitions, Violations = 54
Routed  60/121 Partitions, Violations = 54
Routed  61/121 Partitions, Violations = 54
Routed  62/121 Partitions, Violations = 54
Routed  63/121 Partitions, Violations = 52
Routed  64/121 Partitions, Violations = 35
Routed  65/121 Partitions, Violations = 35
Routed  66/121 Partitions, Violations = 35
Routed  67/121 Partitions, Violations = 35
Routed  68/121 Partitions, Violations = 35
Routed  69/121 Partitions, Violations = 35
Routed  70/121 Partitions, Violations = 35
Routed  71/121 Partitions, Violations = 35
Routed  72/121 Partitions, Violations = 35
Routed  73/121 Partitions, Violations = 35
Routed  74/121 Partitions, Violations = 36
Routed  75/121 Partitions, Violations = 36
Routed  76/121 Partitions, Violations = 36
Routed  77/121 Partitions, Violations = 36
Routed  78/121 Partitions, Violations = 36
Routed  79/121 Partitions, Violations = 36
Routed  80/121 Partitions, Violations = 36
Routed  81/121 Partitions, Violations = 36
Routed  82/121 Partitions, Violations = 36
Routed  83/121 Partitions, Violations = 36
Routed  84/121 Partitions, Violations = 36
Routed  85/121 Partitions, Violations = 36
Routed  86/121 Partitions, Violations = 36
Routed  87/121 Partitions, Violations = 36
Routed  88/121 Partitions, Violations = 36
Routed  89/121 Partitions, Violations = 36
Routed  90/121 Partitions, Violations = 36
Routed  91/121 Partitions, Violations = 36
Routed  92/121 Partitions, Violations = 36
Routed  93/121 Partitions, Violations = 36
Routed  94/121 Partitions, Violations = 36
Routed  95/121 Partitions, Violations = 36
Routed  96/121 Partitions, Violations = 36
Routed  97/121 Partitions, Violations = 36
Routed  98/121 Partitions, Violations = 36
Routed  99/121 Partitions, Violations = 36
Routed  100/121 Partitions, Violations =        36
Routed  101/121 Partitions, Violations =        36
Routed  102/121 Partitions, Violations =        65
Routed  103/121 Partitions, Violations =        61
Routed  104/121 Partitions, Violations =        66
Routed  105/121 Partitions, Violations =        65
Routed  106/121 Partitions, Violations =        89
Routed  107/121 Partitions, Violations =        88
Routed  108/121 Partitions, Violations =        88
Routed  109/121 Partitions, Violations =        93
Routed  110/121 Partitions, Violations =        93
Routed  111/121 Partitions, Violations =        98
Routed  112/121 Partitions, Violations =        82
Routed  113/121 Partitions, Violations =        72
Routed  114/121 Partitions, Violations =        76
Routed  115/121 Partitions, Violations =        70
Routed  116/121 Partitions, Violations =        67
Routed  117/121 Partitions, Violations =        73
Routed  118/121 Partitions, Violations =        62
Routed  119/121 Partitions, Violations =        47
Routed  120/121 Partitions, Violations =        33
Routed  121/121 Partitions, Violations =        13

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      13
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 5
        Less than minimum area : 5
        Internal-only types : 3

[Iter 0] Elapsed real time: 0:00:18 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:29 total=0:00:29
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    3 
[Iter 0] Total (MB): Used   83  Alloctr   90  Proc 2486 

End DR iteration 0 with 121 parts

Start DR iteration 1: non-uniform partition
Routed  1/8 Partitions, Violations =    8
Routed  2/8 Partitions, Violations =    7
Routed  3/8 Partitions, Violations =    6
Routed  4/8 Partitions, Violations =    8
Routed  5/8 Partitions, Violations =    8
Routed  6/8 Partitions, Violations =    6
Routed  7/8 Partitions, Violations =    5
Routed  8/8 Partitions, Violations =    4

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      4
        @@@@ Total number of instance ports with antenna violations =   0

        End of line enclosure : 4

[Iter 1] Elapsed real time: 0:00:19 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:30 total=0:00:30
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    3 
[Iter 1] Total (MB): Used   83  Alloctr   90  Proc 2486 

End DR iteration 1 with 8 parts

Start DR iteration 2: non-uniform partition
Routed  1/3 Partitions, Violations =    2
Routed  2/3 Partitions, Violations =    1
Routed  3/3 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 2] Elapsed real time: 0:00:19 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[Iter 2] Stage (MB): Used   16  Alloctr   16  Proc    3 
[Iter 2] Total (MB): Used   83  Alloctr   90  Proc 2486 

End DR iteration 2 with 3 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:19 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:31 total=0:00:31
[DR] Stage (MB): Used    2  Alloctr    1  Proc    3 
[DR] Total (MB): Used   68  Alloctr   75  Proc 2486 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51740 micron
Total Number of Contacts =             19263
Total Number of Wires =                18528
Total Number of PtConns =              3955
Total Number of Routed Wires =       18528
Total Routed Wire Length =           51258 micron
Total Number of Routed Contacts =       19263
        Layer               M1 :        255 micron
        Layer               M2 :      10396 micron
        Layer               M3 :      16268 micron
        Layer               M4 :      11694 micron
        Layer               M5 :       7832 micron
        Layer               M6 :       3931 micron
        Layer               M7 :       1180 micron
        Layer               M8 :        184 micron
        Layer               M9 :          0 micron
        Layer             MRDL :          0 micron
        Via          VIA78SQ_C :         32
        Via     VIA67SQ_C(rot) :         92
        Via          VIA56SQ_C :        373
        Via          VIA56BAR2 :          1
        Via          VIA45SQ_C :         20
        Via     VIA45SQ_C(rot) :        957
        Via          VIA34SQ_C :       2924
        Via     VIA34SQ_C(rot) :         11
        Via          VIA34LG_C :         13
        Via       VIA34SQ(rot) :          1
        Via          VIA23SQ_C :         28
        Via     VIA23SQ_C(rot) :       7507
        Via            VIA23SQ :          7
        Via       VIA23SQ(rot) :          4
        Via     VIA23BAR1(rot) :          1
        Via          VIA12SQ_C :       6161
        Via     VIA12SQ_C(rot) :        940
        Via   VIA12BAR2_C(rot) :          2
        Via            VIA12SQ :         21
        Via       VIA12SQ(rot) :        166
        Via     VIA12BAR1(rot) :          2

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 19263 vias)
 
    Layer VIA1       =  0.00% (0      / 7292    vias)
        Un-optimized = 100.00% (7292    vias)
    Layer VIA2       =  0.00% (0      / 7547    vias)
        Un-optimized = 100.00% (7547    vias)
    Layer VIA3       =  0.00% (0      / 2949    vias)
        Un-optimized = 100.00% (2949    vias)
    Layer VIA4       =  0.00% (0      / 977     vias)
        Un-optimized = 100.00% (977     vias)
    Layer VIA5       =  0.00% (0      / 374     vias)
        Un-optimized = 100.00% (374     vias)
    Layer VIA6       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
        Un-optimized = 100.00% (32      vias)
 
  Total double via conversion rate    =  0.00% (0 / 19263 vias)
 
    Layer VIA1       =  0.00% (0      / 7292    vias)
    Layer VIA2       =  0.00% (0      / 7547    vias)
    Layer VIA3       =  0.00% (0      / 2949    vias)
    Layer VIA4       =  0.00% (0      / 977     vias)
    Layer VIA5       =  0.00% (0      / 374     vias)
    Layer VIA6       =  0.00% (0      / 92      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 19263 vias)
 
    Layer VIA1       =  0.00% (0      / 7292    vias)
        Un-optimized = 100.00% (7292    vias)
    Layer VIA2       =  0.00% (0      / 7547    vias)
        Un-optimized = 100.00% (7547    vias)
    Layer VIA3       =  0.00% (0      / 2949    vias)
        Un-optimized = 100.00% (2949    vias)
    Layer VIA4       =  0.00% (0      / 977     vias)
        Un-optimized = 100.00% (977     vias)
    Layer VIA5       =  0.00% (0      / 374     vias)
        Un-optimized = 100.00% (374     vias)
    Layer VIA6       =  0.00% (0      / 92      vias)
        Un-optimized = 100.00% (92      vias)
    Layer VIA7       =  0.00% (0      / 32      vias)
        Un-optimized = 100.00% (32      vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   75  Alloctr   82  Proc 2486 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 54 out of 7292 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   76  Alloctr   83  Proc 2486 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    1
Routed  8/9 Partitions, Violations =    2
Routed  9/9 Partitions, Violations =    8

RedundantVia finished with 8 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 2
        End of line enclosure : 4
        Less than minimum enclosed area : 1
        Same net spacing : 1


Total Wire Length =                    51202 micron
Total Number of Contacts =             19259
Total Number of Wires =                19093
Total Number of PtConns =              1519
Total Number of Routed Wires =       19093
Total Routed Wire Length =           51082 micron
Total Number of Routed Contacts =       19259
        Layer                 M1 :        250 micron
        Layer                 M2 :      10072 micron
        Layer                 M3 :      16142 micron
        Layer                 M4 :      11639 micron
        Layer                 M5 :       7813 micron
        Layer                 M6 :       3924 micron
        Layer                 M7 :       1179 micron
        Layer                 M8 :        183 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          1
        Via          VIA78SQ_2x1 :         31
        Via     VIA67SQ(rot)_1x2 :         92
        Via            VIA56SQ_C :          3
        Via     VIA56SQ(rot)_1x2 :         25
        Via          VIA56SQ_2x1 :        346
        Via       VIA45SQ_C(rot) :          2
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        881
        Via          VIA45SQ_2x1 :         93
        Via            VIA34SQ_C :         72
        Via       VIA34SQ_C(rot) :          2
        Via        VIA34SQ_C_1x2 :          2
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_2x1 :          5
        Via     VIA34SQ(rot)_1x2 :        466
        Via          VIA34SQ_2x1 :       2400
        Via            VIA23SQ_C :          2
        Via       VIA23SQ_C(rot) :         97
        Via         VIA23SQ(rot) :          1
        Via       VIA23BAR1(rot) :          1
        Via   VIA23SQ_C(rot)_1x2 :          7
        Via        VIA23SQ_C_1x2 :         14
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via     VIA23SQ(rot)_1x2 :       5600
        Via          VIA23SQ_2x1 :       1763
        Via            VIA12SQ_C :        495
        Via       VIA12SQ_C(rot) :        120
        Via              VIA12SQ :          6
        Via         VIA12SQ(rot) :         17
        Via        VIA12SQ_C_1x2 :        321
        Via   VIA12SQ_C(rot)_2x1 :        136
        Via   VIA12SQ_C(rot)_1x2 :         21
        Via        VIA12SQ_C_2x1 :        387
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         25
        Via     VIA12SQ(rot)_1x2 :       2209
        Via          VIA12SQ_2x1 :       3550

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 95.75% (18441 / 19259 vias)
 
    Layer VIA1       = 91.25% (6654   / 7292    vias)
        Weight 1     = 91.25% (6654    vias)
        Un-optimized =  8.75% (638     vias)
    Layer VIA2       = 98.66% (7443   / 7544    vias)
        Weight 1     = 98.66% (7443    vias)
        Un-optimized =  1.34% (101     vias)
    Layer VIA3       = 97.49% (2874   / 2948    vias)
        Weight 1     = 97.49% (2874    vias)
        Un-optimized =  2.51% (74      vias)
    Layer VIA4       = 99.80% (975    / 977     vias)
        Weight 1     = 99.80% (975     vias)
        Un-optimized =  0.20% (2       vias)
    Layer VIA5       = 99.20% (371    / 374     vias)
        Weight 1     = 99.20% (371     vias)
        Un-optimized =  0.80% (3       vias)
    Layer VIA6       = 100.00% (92     / 92      vias)
        Weight 1     = 100.00% (92      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 95.75% (18441 / 19259 vias)
 
    Layer VIA1       = 91.25% (6654   / 7292    vias)
    Layer VIA2       = 98.66% (7443   / 7544    vias)
    Layer VIA3       = 97.49% (2874   / 2948    vias)
    Layer VIA4       = 99.80% (975    / 977     vias)
    Layer VIA5       = 99.20% (371    / 374     vias)
    Layer VIA6       = 100.00% (92     / 92      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 95.75% (18441 / 19259 vias)
 
    Layer VIA1       = 91.25% (6654   / 7292    vias)
        Weight 1     = 91.25% (6654    vias)
        Un-optimized =  8.75% (638     vias)
    Layer VIA2       = 98.66% (7443   / 7544    vias)
        Weight 1     = 98.66% (7443    vias)
        Un-optimized =  1.34% (101     vias)
    Layer VIA3       = 97.49% (2874   / 2948    vias)
        Weight 1     = 97.49% (2874    vias)
        Un-optimized =  2.51% (74      vias)
    Layer VIA4       = 99.80% (975    / 977     vias)
        Weight 1     = 99.80% (975     vias)
        Un-optimized =  0.20% (2       vias)
    Layer VIA5       = 99.20% (371    / 374     vias)
        Weight 1     = 99.20% (371     vias)
        Un-optimized =  0.80% (3       vias)
    Layer VIA6       = 100.00% (92     / 92      vias)
        Weight 1     = 100.00% (92      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:20 
[RedundantVia] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:22
[RedundantVia] Stage (MB): Used   16  Alloctr   17  Proc   23 
[RedundantVia] Total (MB): Used   85  Alloctr   92  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:39 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:51 total=0:00:53
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc   26 
[Dr init] Total (MB): Used   85  Alloctr   92  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/7 Partitions, Violations =    6
Routed  2/7 Partitions, Violations =    6
Routed  3/7 Partitions, Violations =    4
Routed  4/7 Partitions, Violations =    4
Routed  5/7 Partitions, Violations =    3
Routed  6/7 Partitions, Violations =    1
Routed  7/7 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:40 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc   26 
[Iter 1] Total (MB): Used   93  Alloctr  100  Proc 2509 

End DR iteration 1 with 7 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:40 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[DR] Stage (MB): Used   12  Alloctr   12  Proc   26 
[DR] Total (MB): Used   78  Alloctr   86  Proc 2509 
[DR: Done] Elapsed real time: 0:00:40 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc   26 
[DR: Done] Total (MB): Used   71  Alloctr   78  Proc 2509 

        There were 54 out of 7292 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:40 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:00:52 total=0:00:54
[Dr init] Stage (MB): Used   11  Alloctr   11  Proc   26 
[Dr init] Total (MB): Used   78  Alloctr   85  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/121 Partitions, Violations =  0
Routed  2/121 Partitions, Violations =  0
Routed  3/121 Partitions, Violations =  0
Routed  4/121 Partitions, Violations =  0
Routed  5/121 Partitions, Violations =  0
Routed  6/121 Partitions, Violations =  0
Routed  7/121 Partitions, Violations =  0
Routed  8/121 Partitions, Violations =  0
Routed  9/121 Partitions, Violations =  0
Routed  10/121 Partitions, Violations = 0
Routed  11/121 Partitions, Violations = 0
Routed  12/121 Partitions, Violations = 0
Routed  13/121 Partitions, Violations = 0
Routed  14/121 Partitions, Violations = 0
Routed  15/121 Partitions, Violations = 0
Routed  16/121 Partitions, Violations = 0
Routed  17/121 Partitions, Violations = 0
Routed  18/121 Partitions, Violations = 0
Routed  19/121 Partitions, Violations = 0
Routed  20/121 Partitions, Violations = 0
Routed  21/121 Partitions, Violations = 0
Routed  22/121 Partitions, Violations = 0
Routed  23/121 Partitions, Violations = 0
Routed  24/121 Partitions, Violations = 0
Routed  25/121 Partitions, Violations = 0
Routed  26/121 Partitions, Violations = 0
Routed  27/121 Partitions, Violations = 1
Routed  28/121 Partitions, Violations = 1
Routed  29/121 Partitions, Violations = 1
Routed  30/121 Partitions, Violations = 1
Routed  31/121 Partitions, Violations = 1
Routed  32/121 Partitions, Violations = 1
Routed  33/121 Partitions, Violations = 1
Routed  34/121 Partitions, Violations = 1
Routed  35/121 Partitions, Violations = 2
Routed  36/121 Partitions, Violations = 3
Routed  37/121 Partitions, Violations = 3
Routed  38/121 Partitions, Violations = 3
Routed  39/121 Partitions, Violations = 3
Routed  40/121 Partitions, Violations = 3
Routed  41/121 Partitions, Violations = 6
Routed  42/121 Partitions, Violations = 8
Routed  43/121 Partitions, Violations = 10
Routed  44/121 Partitions, Violations = 13
Routed  45/121 Partitions, Violations = 13
Routed  46/121 Partitions, Violations = 19
Routed  47/121 Partitions, Violations = 18
Routed  48/121 Partitions, Violations = 15
Routed  49/121 Partitions, Violations = 15
Routed  50/121 Partitions, Violations = 15
Routed  51/121 Partitions, Violations = 15
Routed  52/121 Partitions, Violations = 15
Routed  53/121 Partitions, Violations = 15
Routed  54/121 Partitions, Violations = 26
Routed  55/121 Partitions, Violations = 27
Routed  56/121 Partitions, Violations = 27
Routed  57/121 Partitions, Violations = 27
Routed  58/121 Partitions, Violations = 27
Routed  59/121 Partitions, Violations = 27
Routed  60/121 Partitions, Violations = 27
Routed  61/121 Partitions, Violations = 27
Routed  62/121 Partitions, Violations = 27
Routed  63/121 Partitions, Violations = 29
Routed  64/121 Partitions, Violations = 30
Routed  65/121 Partitions, Violations = 50
Routed  66/121 Partitions, Violations = 39
Routed  67/121 Partitions, Violations = 52
Routed  68/121 Partitions, Violations = 54
Routed  69/121 Partitions, Violations = 52
Routed  70/121 Partitions, Violations = 55
Routed  71/121 Partitions, Violations = 55
Routed  72/121 Partitions, Violations = 55
Routed  73/121 Partitions, Violations = 55
Routed  74/121 Partitions, Violations = 55
Routed  75/121 Partitions, Violations = 55
Routed  76/121 Partitions, Violations = 69
Routed  77/121 Partitions, Violations = 70
Routed  78/121 Partitions, Violations = 70
Routed  79/121 Partitions, Violations = 70
Routed  80/121 Partitions, Violations = 70
Routed  81/121 Partitions, Violations = 70
Routed  82/121 Partitions, Violations = 70
Routed  83/121 Partitions, Violations = 73
Routed  84/121 Partitions, Violations = 82
Routed  85/121 Partitions, Violations = 88
Routed  86/121 Partitions, Violations = 88
Routed  87/121 Partitions, Violations = 88
Routed  88/121 Partitions, Violations = 88
Routed  89/121 Partitions, Violations = 88
Routed  90/121 Partitions, Violations = 92
Routed  91/121 Partitions, Violations = 89
Routed  92/121 Partitions, Violations = 89
Routed  93/121 Partitions, Violations = 89
Routed  94/121 Partitions, Violations = 89
Routed  95/121 Partitions, Violations = 89
Routed  96/121 Partitions, Violations = 89
Routed  97/121 Partitions, Violations = 89
Routed  98/121 Partitions, Violations = 89
Routed  99/121 Partitions, Violations = 89
Routed  100/121 Partitions, Violations =        89
Routed  101/121 Partitions, Violations =        89
Routed  102/121 Partitions, Violations =        89
Routed  103/121 Partitions, Violations =        89
Routed  104/121 Partitions, Violations =        89
Routed  105/121 Partitions, Violations =        89
Routed  106/121 Partitions, Violations =        89
Routed  107/121 Partitions, Violations =        89
Routed  108/121 Partitions, Violations =        89
Routed  109/121 Partitions, Violations =        89
Routed  110/121 Partitions, Violations =        89
Routed  111/121 Partitions, Violations =        89
Routed  112/121 Partitions, Violations =        89
Routed  113/121 Partitions, Violations =        89
Routed  114/121 Partitions, Violations =        89
Routed  115/121 Partitions, Violations =        137
Routed  116/121 Partitions, Violations =        108
Routed  117/121 Partitions, Violations =        121
Routed  118/121 Partitions, Violations =        148
Routed  119/121 Partitions, Violations =        170
Routed  120/121 Partitions, Violations =        179
Routed  121/121 Partitions, Violations =        179

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      201
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 26
        Diff net via-cut spacing : 32
        End of line enclosure : 55
        Less than minimum area : 2
        Short : 60
        Internal-only types : 26

[Iter 0] Elapsed real time: 0:01:39 
[Iter 0] Elapsed cpu  time: sys=0:00:01 usr=0:02:29 total=0:02:31
[Iter 0] Stage (MB): Used   19  Alloctr   19  Proc   26 
[Iter 0] Total (MB): Used   86  Alloctr   93  Proc 2509 

End DR iteration 0 with 121 parts

Start DR iteration 1: non-uniform partition
Routed  1/34 Partitions, Violations =   145
Routed  2/34 Partitions, Violations =   145
Routed  3/34 Partitions, Violations =   144
Routed  4/34 Partitions, Violations =   144
Routed  5/34 Partitions, Violations =   144
Routed  6/34 Partitions, Violations =   144
Routed  7/34 Partitions, Violations =   174
Routed  8/34 Partitions, Violations =   169
Routed  9/34 Partitions, Violations =   161
Routed  10/34 Partitions, Violations =  143
Routed  11/34 Partitions, Violations =  141
Routed  12/34 Partitions, Violations =  141
Routed  13/34 Partitions, Violations =  141
Routed  14/34 Partitions, Violations =  141
Routed  15/34 Partitions, Violations =  140
Routed  16/34 Partitions, Violations =  163
Routed  17/34 Partitions, Violations =  120
Routed  18/34 Partitions, Violations =  118
Routed  19/34 Partitions, Violations =  117
Routed  20/34 Partitions, Violations =  116
Routed  21/34 Partitions, Violations =  116
Routed  22/34 Partitions, Violations =  158
Routed  23/34 Partitions, Violations =  159
Routed  24/34 Partitions, Violations =  152
Routed  25/34 Partitions, Violations =  152
Routed  26/34 Partitions, Violations =  155
Routed  27/34 Partitions, Violations =  154
Routed  28/34 Partitions, Violations =  154
Routed  29/34 Partitions, Violations =  154
Routed  30/34 Partitions, Violations =  157
Routed  31/34 Partitions, Violations =  156
Routed  32/34 Partitions, Violations =  156
Routed  33/34 Partitions, Violations =  158
Routed  34/34 Partitions, Violations =  158

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      164
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 32
        Diff net via-cut spacing : 35
        End of line enclosure : 29
        Short : 58
        Internal-only types : 10

[Iter 1] Elapsed real time: 0:01:49 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:02:41 total=0:02:43
[Iter 1] Stage (MB): Used   19  Alloctr   19  Proc   26 
[Iter 1] Total (MB): Used   86  Alloctr   93  Proc 2509 

End DR iteration 1 with 34 parts

Start DR iteration 2: non-uniform partition
Routed  1/20 Partitions, Violations =   104
Routed  2/20 Partitions, Violations =   105
Routed  3/20 Partitions, Violations =   159
Routed  4/20 Partitions, Violations =   135
Routed  5/20 Partitions, Violations =   136
Routed  6/20 Partitions, Violations =   135
Routed  7/20 Partitions, Violations =   162
Routed  8/20 Partitions, Violations =   121
Routed  9/20 Partitions, Violations =   161
Routed  10/20 Partitions, Violations =  162
Routed  11/20 Partitions, Violations =  157
Routed  12/20 Partitions, Violations =  158
Routed  13/20 Partitions, Violations =  152
Routed  14/20 Partitions, Violations =  152
Routed  15/20 Partitions, Violations =  160
Routed  16/20 Partitions, Violations =  160
Routed  17/20 Partitions, Violations =  161
Routed  18/20 Partitions, Violations =  153
Routed  19/20 Partitions, Violations =  152
Routed  20/20 Partitions, Violations =  151

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      157
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 19
        Diff net via-cut spacing : 31
        End of line enclosure : 26
        Less than minimum width : 2
        Same net spacing : 1
        Short : 69
        Internal-only types : 9

[Iter 2] Elapsed real time: 0:02:04 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:02:59 total=0:03:01
[Iter 2] Stage (MB): Used   19  Alloctr   19  Proc   26 
[Iter 2] Total (MB): Used   86  Alloctr   93  Proc 2509 

End DR iteration 2 with 20 parts

Start DR iteration 3: non-uniform partition
Routed  1/15 Partitions, Violations =   103
Routed  2/15 Partitions, Violations =   104
Routed  3/15 Partitions, Violations =   63
Routed  4/15 Partitions, Violations =   61
Routed  5/15 Partitions, Violations =   35
Routed  6/15 Partitions, Violations =   35
Routed  7/15 Partitions, Violations =   21
Routed  8/15 Partitions, Violations =   20
Routed  9/15 Partitions, Violations =   18
Routed  10/15 Partitions, Violations =  18
Routed  11/15 Partitions, Violations =  8
Routed  12/15 Partitions, Violations =  8
Routed  13/15 Partitions, Violations =  5
Routed  14/15 Partitions, Violations =  2
Routed  15/15 Partitions, Violations =  1

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        @@@@ Total number of instance ports with antenna violations =   0

        Diff net spacing : 1

[Iter 3] Elapsed real time: 0:02:08 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:03:03 total=0:03:05
[Iter 3] Stage (MB): Used   19  Alloctr   19  Proc   26 
[Iter 3] Total (MB): Used   86  Alloctr   93  Proc 2509 

End DR iteration 3 with 15 parts

Start DR iteration 4: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 4] Elapsed real time: 0:02:08 
[Iter 4] Elapsed cpu  time: sys=0:00:01 usr=0:03:04 total=0:03:06
[Iter 4] Stage (MB): Used   19  Alloctr   19  Proc   26 
[Iter 4] Total (MB): Used   86  Alloctr   93  Proc 2509 

End DR iteration 4 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:02:08 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:03:04 total=0:03:06
[DR] Stage (MB): Used    5  Alloctr    5  Proc   26 
[DR] Total (MB): Used   72  Alloctr   79  Proc 2509 

DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51313 micron
Total Number of Contacts =             19247
Total Number of Wires =                19474
Total Number of PtConns =              1356
Total Number of Routed Wires =       19474
Total Routed Wire Length =           51206 micron
Total Number of Routed Contacts =       19247
        Layer                 M1 :        232 micron
        Layer                 M2 :      10095 micron
        Layer                 M3 :      16011 micron
        Layer                 M4 :      11791 micron
        Layer                 M5 :       7905 micron
        Layer                 M6 :       3909 micron
        Layer                 M7 :       1186 micron
        Layer                 M8 :        183 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          1
        Via          VIA78SQ_2x1 :         31
        Via     VIA67SQ(rot)_1x2 :        100
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        359
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        980
        Via          VIA45SQ_2x1 :         80
        Via       VIA34SQ_C(rot) :          1
        Via        VIA34SQ_C_1x2 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_2x1 :          4
        Via     VIA34SQ(rot)_1x2 :        397
        Via          VIA34SQ_2x1 :       2584
        Via   VIA23SQ_C(rot)_1x2 :          6
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via     VIA23SQ(rot)_2x1 :          1
        Via     VIA23SQ(rot)_1x2 :       5737
        Via          VIA23SQ_2x1 :       1577
        Via            VIA12SQ_C :        374
        Via       VIA12SQ_C(rot) :         64
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        287
        Via   VIA12SQ_C(rot)_2x1 :        131
        Via   VIA12SQ_C(rot)_1x2 :         22
        Via        VIA12SQ_C_2x1 :        359
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         22
        Via     VIA12SQ(rot)_1x2 :       2113
        Via          VIA12SQ_2x1 :       3911

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18807 / 19247 vias)
 
    Layer VIA1       = 93.98% (6850   / 7289    vias)
        Weight 1     = 93.98% (6850    vias)
        Un-optimized =  6.02% (439     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.97% (2989   / 2990    vias)
        Weight 1     = 99.97% (2989    vias)
        Un-optimized =  0.03% (1       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18807 / 19247 vias)
 
    Layer VIA1       = 93.98% (6850   / 7289    vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
    Layer VIA3       = 99.97% (2989   / 2990    vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18807 / 19247 vias)
 
    Layer VIA1       = 93.98% (6850   / 7289    vias)
        Weight 1     = 93.98% (6850    vias)
        Un-optimized =  6.02% (439     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 99.97% (2989   / 2990    vias)
        Weight 1     = 99.97% (2989    vias)
        Un-optimized =  0.03% (1       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   78  Alloctr   85  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 54 out of 7292 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   79  Alloctr   86  Proc 2509 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51310 micron
Total Number of Contacts =             19247
Total Number of Wires =                19491
Total Number of PtConns =              1347
Total Number of Routed Wires =       19491
Total Routed Wire Length =           51204 micron
Total Number of Routed Contacts =       19247
        Layer                 M1 :        233 micron
        Layer                 M2 :      10092 micron
        Layer                 M3 :      16011 micron
        Layer                 M4 :      11791 micron
        Layer                 M5 :       7905 micron
        Layer                 M6 :       3909 micron
        Layer                 M7 :       1186 micron
        Layer                 M8 :        183 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          1
        Via          VIA78SQ_2x1 :         31
        Via     VIA67SQ(rot)_1x2 :        100
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        359
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        980
        Via          VIA45SQ_2x1 :         80
        Via        VIA34SQ_C_1x2 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_2x1 :          4
        Via     VIA34SQ(rot)_1x2 :        397
        Via          VIA34SQ_2x1 :       2585
        Via   VIA23SQ_C(rot)_1x2 :          6
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via     VIA23SQ(rot)_2x1 :          1
        Via     VIA23SQ(rot)_1x2 :       5737
        Via          VIA23SQ_2x1 :       1577
        Via            VIA12SQ_C :        343
        Via       VIA12SQ_C(rot) :         56
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        294
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         22
        Via        VIA12SQ_C_2x1 :        362
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         22
        Via     VIA12SQ(rot)_1x2 :       2123
        Via          VIA12SQ_2x1 :       3929

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
        Weight 1     = 94.51% (6889    vias)
        Un-optimized =  5.49% (400     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
        Weight 1     = 100.00% (2990    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
        Weight 1     = 94.51% (6889    vias)
        Un-optimized =  5.49% (400     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
        Weight 1     = 100.00% (2990    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   87  Alloctr   94  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:02:11 
[Dr init] Elapsed cpu  time: sys=0:00:01 usr=0:03:07 total=0:03:08
[Dr init] Stage (MB): Used   20  Alloctr   20  Proc   26 
[Dr init] Total (MB): Used   87  Alloctr   94  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2047, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:02:11 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:03:07 total=0:03:09
[Iter 1] Stage (MB): Used   28  Alloctr   28  Proc   26 
[Iter 1] Total (MB): Used   95  Alloctr  102  Proc 2509 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:02:11 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:03:07 total=0:03:09
[DR] Stage (MB): Used   14  Alloctr   14  Proc   26 
[DR] Total (MB): Used   80  Alloctr   88  Proc 2509 
[DR: Done] Elapsed real time: 0:02:11 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:03:07 total=0:03:09
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc   26 
[DR: Done] Total (MB): Used   72  Alloctr   80  Proc 2509 
[DR: Done] Elapsed real time: 0:02:11 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:03:07 total=0:03:09
[DR: Done] Stage (MB): Used    6  Alloctr    6  Proc   26 
[DR: Done] Total (MB): Used   72  Alloctr   80  Proc 2509 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    51310 micron
Total Number of Contacts =             19247
Total Number of Wires =                19491
Total Number of PtConns =              1347
Total Number of Routed Wires =       19491
Total Routed Wire Length =           51204 micron
Total Number of Routed Contacts =       19247
        Layer                 M1 :        233 micron
        Layer                 M2 :      10092 micron
        Layer                 M3 :      16011 micron
        Layer                 M4 :      11791 micron
        Layer                 M5 :       7905 micron
        Layer                 M6 :       3909 micron
        Layer                 M7 :       1186 micron
        Layer                 M8 :        183 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via     VIA78SQ(rot)_1x2 :          1
        Via          VIA78SQ_2x1 :         31
        Via     VIA67SQ(rot)_1x2 :        100
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        359
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA45SQ(rot)_1x2 :        980
        Via          VIA45SQ_2x1 :         80
        Via        VIA34SQ_C_1x2 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_2x1 :          4
        Via     VIA34SQ(rot)_1x2 :        397
        Via          VIA34SQ_2x1 :       2585
        Via   VIA23SQ_C(rot)_1x2 :          6
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via     VIA23SQ(rot)_2x1 :          1
        Via     VIA23SQ(rot)_1x2 :       5737
        Via          VIA23SQ_2x1 :       1577
        Via            VIA12SQ_C :        343
        Via       VIA12SQ_C(rot) :         56
        Via         VIA12SQ(rot) :          1
        Via        VIA12SQ_C_1x2 :        294
        Via   VIA12SQ_C(rot)_2x1 :        132
        Via   VIA12SQ_C(rot)_1x2 :         22
        Via        VIA12SQ_C_2x1 :        362
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         22
        Via     VIA12SQ(rot)_1x2 :       2123
        Via          VIA12SQ_2x1 :       3929

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
        Weight 1     = 94.51% (6889    vias)
        Un-optimized =  5.49% (400     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
        Weight 1     = 100.00% (2990    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.92% (18847 / 19247 vias)
 
    Layer VIA1       = 94.51% (6889   / 7289    vias)
        Weight 1     = 94.51% (6889    vias)
        Un-optimized =  5.49% (400     vias)
    Layer VIA2       = 100.00% (7396   / 7396    vias)
        Weight 1     = 100.00% (7396    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA3       = 100.00% (2990   / 2990    vias)
        Weight 1     = 100.00% (2990    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1061   / 1061    vias)
        Weight 1     = 100.00% (1061    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (379    / 379     vias)
        Weight 1     = 100.00% (379     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (100    / 100     vias)
        Weight 1     = 100.00% (100     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2047
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Thu Mar 14 05:12:42 2019
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : high
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Thu Mar 14 05:12:42 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:13:26 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              51.00
  Critical Path Length:          8.09
  Critical Path Slack:          31.81
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              48.00
  Critical Path Length:          7.26
  Critical Path Slack:          37.69
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              58.00
  Critical Path Length:          9.01
  Critical Path Slack:          35.68
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1764
  Buf/Inv Cell Count:             319
  Buf Cell Count:                 127
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1650
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4336.967353
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            609.183177
  Total Buffer Area:           322.25
  Total Inverter Area:         286.93
  Macro/Black Box Area:      0.000000
  Net Area:               1558.283717
  Net XLength        :       25791.47
  Net YLength        :       25890.95
  -----------------------------------
  Cell Area:              5374.891463
  Design Area:            6933.175180
  Net Length        :        51682.42


  Design Rules
  -----------------------------------
  Total Number of Nets:          2047
  Nets With Violations:            44
  Max Trans Violations:             8
  Max Cap Violations:              44
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                4.54
  -----------------------------------------
  Overall Compile Time:                4.70
  Overall Compile Wall Clock Time:     4.75

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 44
ROPT:    Number of Route Violation: 0 

  Beginning Main Optimization for High Effort
  -------------------------------------------

ROPT:    Running Main Optimization             Thu Mar 14 05:13:26 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 44
  Total moveable cell area: 5295.9
  Total fixed cell area: 79.0
  Total physical cell area: 5374.9
  Core area: (40000 40000 139864 138648)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:02    5375.4      0.00       0.0      32.0 test_pe_comp/n273              0.00  
    0:00:02    5375.9      0.00       0.0      31.5 test_pe_comp/test_mult_add/n317      0.00  
    0:00:02    5376.2      0.00       0.0      29.9 n221                           0.00  
    0:00:02    5376.7      0.00       0.0      28.4 test_opt_reg_c/n2              0.00  
    0:00:02    5377.2      0.00       0.0      27.0 test_pe_comp/test_mult_add/n423      0.00  
    0:00:02    5377.7      0.00       0.0      25.6 test_pe_comp/test_mult_add/n422      0.00  
    0:00:02    5378.7      0.00       0.0      25.4 test_pe_comp/test_mult_add/n647      0.00  
    0:00:02    5379.5      0.00       0.0      23.6 test_pe_comp/test_mult_add/n642      0.00  

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:03    5382.0      0.00       0.0      21.5 op_b_ld                        0.00  
    0:00:03    5382.0      0.00       0.0      21.5 op_b_ld                        0.00  
    0:00:03    5384.5      0.00       0.0      20.8 test_pe_comp/n269              0.00  
    0:00:03    5387.1      0.00       0.0      20.2 test_pe_comp/test_mult_add/n320      0.00  
    0:00:03    5389.6      0.00       0.0      19.0 test_opt_reg_a/res[4]          0.00  
    0:00:03    5391.7      0.00       0.0      18.7 n215                           0.00  
    0:00:03    5394.2      0.00       0.0      18.0 test_pe_comp/test_mult_add/n269      0.00  
    0:00:03    5396.7      0.00       0.0      17.2 n260                           0.00  
    0:00:03    5399.3      0.00       0.0      17.2 test_pe_comp/add_c_in[1]       0.00  
    0:00:03    5399.3      0.00       0.0      17.2 test_pe_comp/add_c_in[1]       0.00  
    0:00:03    5401.3      0.00       0.0      16.3 test_pe_comp/n11               0.00  
    0:00:03    5403.9      0.00       0.0      16.1 _1_net_                        0.00  
    0:00:03    5403.9      0.00       0.0      16.1 _1_net_                        0.00  
    0:00:03    5406.4      0.00       0.0      15.4 test_pe_comp/n15               0.00  
    0:00:03    5408.9      0.00       0.0      14.8 test_pe_comp/n331              0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5411.5      0.00       0.0      14.8 n1                             0.00  
    0:00:03    5414.0      0.00       0.0      14.5 test_pe_comp/n306              0.00  
    0:00:03    5416.1      0.00       0.0      13.8 test_pe_comp/test_mult_add/n626      0.00  
    0:00:03    5419.9      0.00       0.0      13.3 n7                             0.00  
    0:00:03    5422.4      0.00       0.0      11.4 test_pe_comp/n336              0.00  
    0:00:03    5424.4      0.00       0.0       9.5 test_pe_comp/test_mult_add/n576      0.00  
    0:00:03    5427.0      0.00       0.0       9.1 test_pe_comp/n25               0.00  
    0:00:03    5429.5      0.00       0.0       8.6 test_opt_reg_d/res[0]          0.00  
    0:00:03    5429.5      0.00       0.0       8.6 test_opt_reg_d/res[0]          0.00  
    0:00:03    5429.5      0.00       0.0       8.6 test_opt_reg_d/res[0]          0.00  
    0:00:03    5429.5      0.00       0.0       8.6 test_opt_reg_d/res[0]          0.00  
    0:00:03    5431.6      0.00       0.0       8.0 test_pe_comp/test_mult_add/n783      0.00  
    0:00:03    5434.1      0.00       0.0       7.7 test_pe_comp/n350              0.00  
    0:00:03    5434.1      0.00       0.0       7.7 test_pe_comp/n350              0.00  
    0:00:03    5434.1      0.00       0.0       7.7 test_pe_comp/n350              0.00  
    0:00:03    5436.1      0.00       0.0       7.6 test_pe_comp/test_mult_add/res[16]      0.00  
    0:00:03    5436.1      0.00       0.0       7.6 test_pe_comp/test_mult_add/res[16]      0.00  
    0:00:03    5438.2      0.00       0.0       5.6 test_pe_comp/test_mult_add/n571      0.00  
    0:00:03    5440.7      0.00       0.0       5.5 test_pe_comp/test_shifter/n155      0.00  
    0:00:03    5442.7      0.00       0.0       5.4 test_pe_comp/GEN_ADD[1].full_add/c_out      0.00  
    0:00:03    5442.7      0.00       0.0       5.4 test_pe_comp/GEN_ADD[1].full_add/c_out      0.00  
    0:00:03    5442.7      0.00       0.0       5.4 test_pe_comp/GEN_ADD[1].full_add/c_out      0.00  
    0:00:03    5444.8      0.00       0.0       5.1 test_pe_comp/test_mult_add/n780      0.00  
    0:00:03    5447.3      0.00       0.0       5.0 test_pe_comp/test_mult_add/n319      0.00  
    0:00:03    5449.4      0.00       0.0       4.5 test_pe_comp/test_mult_add/n768      0.00  
    0:00:03    5451.4      0.00       0.0       4.4 test_pe_comp/test_mult_add/n318      0.00  
    0:00:03    5453.9      0.00       0.0       4.1 test_pe_comp/test_mult_add/n424      0.00  
    0:00:03    5456.5      0.00       0.0       2.3 test_pe_comp/test_mult_add/n421      0.00  
    0:00:03    5459.0      0.00       0.0       0.7 test_pe_comp/test_mult_add/n644      0.00  
    0:00:04    5461.6      0.00       0.0       0.3 test_pe_comp/test_mult_add/n638      0.00  
    0:00:04    5463.6      0.00       0.0       0.1 test_pe_comp/test_mult_add/n636      0.00  
    0:00:04    5465.6      0.00       0.0       0.0 test_pe_comp/test_mult_add/n784      0.00  
Information: route_opt running in 2 threads . (ROPT-031)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:04    5460.5      0.00       0.0       0.0                                0.00  
    0:00:04    5458.5      0.00       0.0       0.0                                0.00  
    0:00:04    5456.0      0.00       0.0       0.0                                0.00  
Information: route_opt running in 2 threads . (ROPT-031)
    0:00:04    5454.7      0.00       0.0       0.0                                0.00  
    0:00:04    5453.4      0.00       0.0       0.0                                0.00  
    0:00:04    5453.2      0.00       0.0       0.0                                0.00  
    0:00:04    5452.9      0.00       0.0       0.0                                0.00  
    0:00:04    5451.6      0.00       0.0       0.0                                0.00  
    0:00:04    5450.4      0.00       0.0       0.0                                0.00  
    0:00:04    5450.1      0.00       0.0       0.0                                0.00  
    0:00:04    5449.9      0.00       0.0       0.0                                0.00  
    0:00:04    5449.6      0.00       0.0       0.0                                0.00  
    0:00:04    5449.4      0.00       0.0       0.0                                0.00  
    0:00:04    5448.1      0.00       0.0       0.0                                0.00  
    0:00:04    5446.8      0.00       0.0       0.0                                0.00  
    0:00:04    5445.5      0.00       0.0       0.0                                0.00  

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:13:30 2019
****************************************
Std cell utilization: 55.28%  (21427/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.92%  (21116/(38763-311))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21427    sites, (non-fixed:21116  fixed:311)
                      1797     cells, (non-fixed:1782   fixed:15)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      311      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       82 
Avg. std cell width:  1.85 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:13:30 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 137 (out of 1782) illegal cells need to be legalized.
Legalizing 137 illegal cells...
Starting legalizer.
Initial legalization:  10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (0.0 sec)
Legalization complete (0 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:13:30 2019
****************************************

avg cell displacement:    0.395 um ( 0.24 row height)
max cell displacement:    1.679 um ( 1.00 row height)
std deviation:            0.283 um ( 0.17 row height)
number of cell moved:       185 cells (out of 1782 cells)

Total 0 cells has large displacement (e.g. > 5.016 um or 3 row height)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(179864,178648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(179864,178648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Successfully merge 3 nets of total 3 nets.
Updating the database ...
Information: Updating database...
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
Split 36 nets of total 36 nets.
Updating the database ...
ROPT:    Main Optimization Done             Thu Mar 14 05:13:45 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Main Eco Route             Thu Mar 14 05:13:49 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   70  Proc 2509 
Num of eco nets = 2080
Num of open eco nets = 333
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   61  Alloctr   66  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   70  Proc 2509 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   68  Alloctr   74  Proc 2509 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,179.86,178.65)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.13
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.16
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.16
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.74
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.50
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Tech Data] Total (MB): Used   70  Alloctr   76  Proc 2509 
Net statistics:
Total number of nets     = 2080
Number of nets to route  = 333
Number of nets with min-layer-mode soft = 15
Number of nets with min-layer-mode soft-cost-medium = 15
Number of nets with max-layer-mode hard = 14
307 nets are partially connected,
 of which 307 are detail routed and 0 are global routed.
1747 nets are fully connected,
 of which 1747 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   77  Proc 2509 
Average gCell capacity  10.09    on layer (1)    M1
Average gCell capacity  9.62     on layer (2)    M2
Average gCell capacity  9.95     on layer (3)    M3
Average gCell capacity  9.62     on layer (4)    M4
Average gCell capacity  9.94     on layer (5)    M5
Average gCell capacity  9.64     on layer (6)    M6
Average gCell capacity  9.95     on layer (7)    M7
Average gCell capacity  7.19     on layer (8)    M8
Average gCell capacity  0.50     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 12.85         on layer (1)    M1
Average number of tracks per gCell 10.17         on layer (2)    M2
Average number of tracks per gCell 10.19         on layer (3)    M3
Average number of tracks per gCell 10.17         on layer (4)    M4
Average number of tracks per gCell 10.19         on layer (5)    M5
Average number of tracks per gCell 10.17         on layer (6)    M6
Average number of tracks per gCell 10.19         on layer (7)    M7
Average number of tracks per gCell 10.17         on layer (8)    M8
Average number of tracks per gCell 0.97  on layer (9)    M9
Average number of tracks per gCell 0.37  on layer (10)   MRDL
Number of gCells = 115560
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   71  Alloctr   78  Proc 2509 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Data] Total (MB): Used   71  Alloctr   78  Proc 2509 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   71  Alloctr   78  Proc 2509 
Information: Using 2 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   71  Alloctr   78  Proc 2509 
Initial. Routing result:
Initial. Both Dirs: Overflow =   114 Max = 5 GRCs =   120 (0.52%)
Initial. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     3 (0.03%)
Initial. V routing: Overflow =   113 Max = 5 (GRCs =  1) GRCs =   117 (1.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    88 Max = 5 (GRCs =  1) GRCs =    92 (0.80%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     3 (0.03%)
Initial. M4         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    25 (0.22%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M2       70.7 17.5 1.00 5.85 0.57 1.71 1.07 0.18 0.16 0.00 0.78 0.03 0.04 0.32
M3       66.4 13.6 2.08 6.83 1.99 4.08 2.94 1.41 0.43 0.10 0.03 0.01 0.00 0.00
M4       74.6 11.7 1.32 5.11 0.54 2.09 1.64 0.89 0.64 0.22 0.96 0.00 0.01 0.18
M5       70.9 24.0 2.09 1.88 0.38 0.37 0.20 0.05 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.2 5.44 0.74 2.28 0.38 0.49 0.23 0.06 0.05 0.00 0.12 0.00 0.00 0.00
M7       95.1 4.57 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.3 8.58 0.82 2.44 0.43 0.97 0.67 0.29 0.14 0.04 0.23 0.00 0.01 0.06


Initial. Total Wire Length = 121.46
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 28.78
Initial. Layer M3 wire length = 83.73
Initial. Layer M4 wire length = 6.43
Initial. Layer M5 wire length = 2.52
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 271
Initial. Via VIA12SQ_C count = 138
Initial. Via VIA23SQ_C count = 123
Initial. Via VIA34SQ_C count = 8
Initial. Via VIA45SQ_C count = 1
Initial. Via VIA56SQ_C count = 1
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   71  Alloctr   78  Proc 2509 
phase1. Routing result:
phase1. Both Dirs: Overflow =   106 Max = 4 GRCs =   111 (0.48%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase1. V routing: Overflow =   105 Max = 4 (GRCs =  1) GRCs =   109 (0.94%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    80 Max = 4 (GRCs =  1) GRCs =    84 (0.73%)
phase1. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase1. M4         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    25 (0.22%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M2       70.9 17.9 1.03 5.69 0.55 1.53 0.90 0.14 0.16 0.00 0.73 0.03 0.04 0.30
M3       66.4 13.9 2.17 7.14 2.14 4.15 2.54 1.07 0.35 0.05 0.02 0.01 0.00 0.00
M4       74.6 11.8 1.32 5.17 0.54 2.06 1.67 0.87 0.59 0.22 0.93 0.00 0.01 0.18
M5       70.9 24.0 2.11 1.88 0.39 0.37 0.19 0.05 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.1 5.45 0.76 2.28 0.37 0.48 0.22 0.06 0.05 0.00 0.12 0.00 0.00 0.00
M7       95.1 4.57 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.3 8.65 0.84 2.47 0.44 0.95 0.61 0.24 0.13 0.03 0.22 0.00 0.01 0.05


phase1. Total Wire Length = 133.61
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 37.81
phase1. Layer M3 wire length = 73.59
phase1. Layer M4 wire length = 5.98
phase1. Layer M5 wire length = 12.20
phase1. Layer M6 wire length = 4.04
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 284
phase1. Via VIA12SQ_C count = 138
phase1. Via VIA23SQ_C count = 121
phase1. Via VIA34SQ_C count = 13
phase1. Via VIA45SQ_C count = 7
phase1. Via VIA56SQ_C count = 5
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   71  Alloctr   78  Proc 2509 
phase2. Routing result:
phase2. Both Dirs: Overflow =   104 Max = 3 GRCs =   110 (0.48%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase2. V routing: Overflow =   103 Max = 3 (GRCs =  3) GRCs =   108 (0.93%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    78 Max = 3 (GRCs =  3) GRCs =    83 (0.72%)
phase2. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase2. M4         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    25 (0.22%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M2       71.5 17.6 0.97 5.63 0.49 1.45 0.86 0.13 0.16 0.00 0.74 0.03 0.03 0.30
M3       66.5 14.2 2.25 7.10 2.13 3.89 2.33 1.06 0.31 0.05 0.02 0.01 0.00 0.00
M4       74.7 11.8 1.32 5.17 0.53 2.08 1.66 0.82 0.59 0.21 0.93 0.00 0.01 0.18
M5       71.0 24.0 2.09 1.89 0.38 0.36 0.19 0.05 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.2 5.45 0.74 2.28 0.37 0.48 0.22 0.06 0.05 0.00 0.12 0.00 0.00 0.00
M7       95.2 4.56 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.4 8.66 0.84 2.45 0.43 0.91 0.58 0.23 0.12 0.03 0.22 0.00 0.00 0.05


phase2. Total Wire Length = 133.61
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 37.81
phase2. Layer M3 wire length = 73.59
phase2. Layer M4 wire length = 5.98
phase2. Layer M5 wire length = 12.20
phase2. Layer M6 wire length = 4.04
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 284
phase2. Via VIA12SQ_C count = 138
phase2. Via VIA23SQ_C count = 121
phase2. Via VIA34SQ_C count = 13
phase2. Via VIA45SQ_C count = 7
phase2. Via VIA56SQ_C count = 5
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   71  Alloctr   78  Proc 2509 
phase3. Routing result:
phase3. Both Dirs: Overflow =   103 Max = 3 GRCs =   110 (0.48%)
phase3. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase3. V routing: Overflow =   102 Max = 3 (GRCs =  2) GRCs =   108 (0.93%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    77 Max = 3 (GRCs =  2) GRCs =    83 (0.72%)
phase3. M3         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     2 (0.02%)
phase3. M4         Overflow =    25 Max = 2 (GRCs =  1) GRCs =    25 (0.22%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       99.9 0.03 0.00 0.01 0.00 0.00 0.00 0.00 0.00 0.00 0.02 0.00 0.00 0.00
M2       71.8 17.5 0.98 5.43 0.49 1.44 0.86 0.14 0.16 0.00 0.73 0.03 0.04 0.29
M3       66.9 14.4 2.24 6.91 2.05 3.69 2.32 1.03 0.31 0.05 0.02 0.01 0.00 0.00
M4       74.7 11.8 1.32 5.15 0.54 2.08 1.62 0.82 0.58 0.21 0.93 0.00 0.01 0.18
M5       71.0 24.0 2.11 1.87 0.38 0.36 0.19 0.05 0.00 0.00 0.00 0.00 0.00 0.00
M6       90.2 5.44 0.74 2.28 0.37 0.48 0.22 0.06 0.05 0.00 0.12 0.00 0.00 0.00
M7       95.2 4.56 0.24 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       98.9 0.65 0.00 0.16 0.00 0.00 0.00 0.00 0.00 0.00 0.20 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    85.5 8.66 0.84 2.41 0.42 0.89 0.57 0.23 0.12 0.03 0.22 0.00 0.01 0.05


phase3. Total Wire Length = 133.61
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 37.81
phase3. Layer M3 wire length = 73.59
phase3. Layer M4 wire length = 5.98
phase3. Layer M5 wire length = 12.20
phase3. Layer M6 wire length = 4.04
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 284
phase3. Via VIA12SQ_C count = 138
phase3. Via VIA23SQ_C count = 121
phase3. Via VIA34SQ_C count = 13
phase3. Via VIA45SQ_C count = 7
phase3. Via VIA56SQ_C count = 5
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   71  Alloctr   78  Proc 2509 

Congestion utilization per direction:
Average vertical track utilization   =  4.33 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.73 %
Peak    horizontal track utilization = 62.96 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[GR: Done] Total (MB): Used   70  Alloctr   77  Proc 2509 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[GR: Done] Total (MB): Used   70  Alloctr   77  Proc 2509 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   69  Alloctr   75  Proc 2509 
[ECO: GR] Elapsed real time: 0:00:03 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[ECO: GR] Stage (MB): Used   65  Alloctr   71  Proc    0 
[ECO: GR] Total (MB): Used   69  Alloctr   75  Proc 2509 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 2 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   65  Alloctr   71  Proc 2509 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 0
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Number of wires with overlap after iteration 0 = 1419 of 1738


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   69  Alloctr   75  Proc 2509 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

Assign Vertical partitions, iteration 1
Routed partition 1/18      
Routed partition 2/18      
Routed partition 3/18      
Routed partition 4/18      
Routed partition 5/18      
Routed partition 6/18      
Routed partition 7/18      
Routed partition 8/18      
Routed partition 9/18      
Routed partition 10/18     
Routed partition 11/18     
Routed partition 12/18     
Routed partition 13/18     
Routed partition 14/18     
Routed partition 15/18     
Routed partition 16/18     
Routed partition 17/18     
Routed partition 18/18     

[Track Assign: Iteration 1] Elapsed real time: 0:00:01 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   69  Alloctr   75  Proc 2509 

Number of wires with overlap after iteration 1 = 1019 of 1355


Wire length and via report:
---------------------------
Number of M1 wires: 557                   : 0
Number of M2 wires: 470                  VIA12SQ_C: 510
Number of M3 wires: 262                  VIA23SQ_C: 456
Number of M4 wires: 32           VIA34SQ_C: 75
Number of M5 wires: 30           VIA45SQ_C: 57
Number of M6 wires: 3            VIA56SQ_C: 5
Number of M7 wires: 1            VIA67SQ_C: 2
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 1355              vias: 1105

Total M1 wire length: 62.3
Total M2 wire length: 103.7
Total M3 wire length: 158.4
Total M4 wire length: 14.3
Total M5 wire length: 23.3
Total M6 wire length: 3.0
Total M7 wire length: 2.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 367.1

Longest M1 wire length: 0.8
Longest M2 wire length: 1.7
Longest M3 wire length: 7.1
Longest M4 wire length: 2.3
Longest M5 wire length: 2.1
Longest M6 wire length: 1.8
Longest M7 wire length: 2.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:01 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   64  Alloctr   71  Proc 2509 
[ECO: CDR] Elapsed real time: 0:00:04 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:05
[ECO: CDR] Stage (MB): Used   61  Alloctr   67  Proc    0 
[ECO: CDR] Total (MB): Used   64  Alloctr   71  Proc 2509 

        There were 55 out of 7358 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: uniform partition
Routed  1/121 Partitions, Violations =  0
Routed  2/121 Partitions, Violations =  0
Routed  3/121 Partitions, Violations =  0
Routed  4/121 Partitions, Violations =  0
Routed  5/121 Partitions, Violations =  0
Routed  6/121 Partitions, Violations =  0
Routed  7/121 Partitions, Violations =  0
Routed  8/121 Partitions, Violations =  0
Routed  9/121 Partitions, Violations =  0
Routed  10/121 Partitions, Violations = 0
Routed  11/121 Partitions, Violations = 0
Routed  12/121 Partitions, Violations = 0
Routed  13/121 Partitions, Violations = 0
Routed  14/121 Partitions, Violations = 0
Routed  15/121 Partitions, Violations = 0
Routed  16/121 Partitions, Violations = 0
Routed  17/121 Partitions, Violations = 0
Routed  18/121 Partitions, Violations = 0
Routed  19/121 Partitions, Violations = 0
Routed  20/121 Partitions, Violations = 0
Routed  21/121 Partitions, Violations = 0
Routed  22/121 Partitions, Violations = 0
Routed  23/121 Partitions, Violations = 0
Routed  24/121 Partitions, Violations = 0
Routed  25/121 Partitions, Violations = 0
Routed  26/121 Partitions, Violations = 0
Routed  27/121 Partitions, Violations = 0
Routed  28/121 Partitions, Violations = 0
Routed  29/121 Partitions, Violations = 0
Routed  30/121 Partitions, Violations = 0
Routed  31/121 Partitions, Violations = 0
Routed  32/121 Partitions, Violations = 5
Routed  33/121 Partitions, Violations = 5
Routed  34/121 Partitions, Violations = 5
Routed  35/121 Partitions, Violations = 5
Routed  36/121 Partitions, Violations = 5
Routed  37/121 Partitions, Violations = 5
Routed  38/121 Partitions, Violations = 5
Routed  39/121 Partitions, Violations = 5
Routed  40/121 Partitions, Violations = 5
Routed  41/121 Partitions, Violations = 5
Routed  42/121 Partitions, Violations = 5
Routed  43/121 Partitions, Violations = 5
Routed  44/121 Partitions, Violations = 24
Routed  45/121 Partitions, Violations = 24
Routed  46/121 Partitions, Violations = 24
Routed  47/121 Partitions, Violations = 24
Routed  48/121 Partitions, Violations = 24
Routed  49/121 Partitions, Violations = 24
Routed  50/121 Partitions, Violations = 24
Routed  51/121 Partitions, Violations = 24
Routed  52/121 Partitions, Violations = 24
Routed  53/121 Partitions, Violations = 17
Routed  54/121 Partitions, Violations = 21
Routed  55/121 Partitions, Violations = 13
Routed  56/121 Partitions, Violations = 13
Routed  57/121 Partitions, Violations = 13
Routed  58/121 Partitions, Violations = 13
Routed  59/121 Partitions, Violations = 13
Routed  60/121 Partitions, Violations = 13
Routed  61/121 Partitions, Violations = 13
Routed  62/121 Partitions, Violations = 13
Routed  63/121 Partitions, Violations = 6
Routed  64/121 Partitions, Violations = 6
Routed  65/121 Partitions, Violations = 6
Routed  66/121 Partitions, Violations = 6
Routed  67/121 Partitions, Violations = 6
Routed  68/121 Partitions, Violations = 6
Routed  69/121 Partitions, Violations = 6
Routed  70/121 Partitions, Violations = 6
Routed  71/121 Partitions, Violations = 6
Routed  72/121 Partitions, Violations = 6
Routed  73/121 Partitions, Violations = 6
Routed  74/121 Partitions, Violations = 6
Routed  75/121 Partitions, Violations = 6
Routed  76/121 Partitions, Violations = 6
Routed  77/121 Partitions, Violations = 6
Routed  78/121 Partitions, Violations = 6
Routed  79/121 Partitions, Violations = 6
Routed  80/121 Partitions, Violations = 6
Routed  81/121 Partitions, Violations = 6
Routed  82/121 Partitions, Violations = 6
Routed  83/121 Partitions, Violations = 6
Routed  84/121 Partitions, Violations = 6
Routed  85/121 Partitions, Violations = 6
Routed  86/121 Partitions, Violations = 6
Routed  87/121 Partitions, Violations = 6
Routed  88/121 Partitions, Violations = 6
Routed  89/121 Partitions, Violations = 6
Routed  90/121 Partitions, Violations = 6
Routed  91/121 Partitions, Violations = 6
Routed  92/121 Partitions, Violations = 6
Routed  93/121 Partitions, Violations = 6
Routed  94/121 Partitions, Violations = 6
Routed  95/121 Partitions, Violations = 6
Routed  96/121 Partitions, Violations = 6
Routed  97/121 Partitions, Violations = 6
Routed  98/121 Partitions, Violations = 6
Routed  99/121 Partitions, Violations = 6
Routed  100/121 Partitions, Violations =        6
Routed  101/121 Partitions, Violations =        6
Routed  102/121 Partitions, Violations =        6
Routed  103/121 Partitions, Violations =        6
Routed  104/121 Partitions, Violations =        6
Routed  105/121 Partitions, Violations =        8
Routed  106/121 Partitions, Violations =        8
Routed  107/121 Partitions, Violations =        13
Routed  108/121 Partitions, Violations =        13
Routed  109/121 Partitions, Violations =        5
Routed  110/121 Partitions, Violations =        5
Routed  111/121 Partitions, Violations =        6
Routed  112/121 Partitions, Violations =        6
Routed  113/121 Partitions, Violations =        6
Routed  114/121 Partitions, Violations =        6
Routed  115/121 Partitions, Violations =        6
Routed  116/121 Partitions, Violations =        6
Routed  117/121 Partitions, Violations =        6
Routed  118/121 Partitions, Violations =        6
Routed  119/121 Partitions, Violations =        4
Routed  120/121 Partitions, Violations =        3
Routed  121/121 Partitions, Violations =        2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      145
        @@@@ Total number of instance ports with antenna violations =   0

        Less than minimum area : 1
        Internal Soft Spacing types : 143

[Iter 0] Elapsed real time: 0:00:07 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   87  Proc 2509 

End DR iteration 0 with 121 parts

Start DR iteration 1: non-uniform partition
Routed  1/34 Partitions, Violations =   2
Routed  2/34 Partitions, Violations =   2
Routed  3/34 Partitions, Violations =   2
Routed  4/34 Partitions, Violations =   2
Routed  5/34 Partitions, Violations =   2
Routed  6/34 Partitions, Violations =   2
Routed  7/34 Partitions, Violations =   2
Routed  8/34 Partitions, Violations =   2
Routed  9/34 Partitions, Violations =   2
Routed  10/34 Partitions, Violations =  2
Routed  11/34 Partitions, Violations =  2
Routed  12/34 Partitions, Violations =  2
Routed  13/34 Partitions, Violations =  2
Routed  14/34 Partitions, Violations =  2
Routed  15/34 Partitions, Violations =  2
Routed  16/34 Partitions, Violations =  2
Routed  17/34 Partitions, Violations =  2
Routed  18/34 Partitions, Violations =  2
Routed  19/34 Partitions, Violations =  2
Routed  20/34 Partitions, Violations =  2
Routed  21/34 Partitions, Violations =  2
Routed  22/34 Partitions, Violations =  2
Routed  23/34 Partitions, Violations =  2
Routed  24/34 Partitions, Violations =  2
Routed  25/34 Partitions, Violations =  0
Routed  26/34 Partitions, Violations =  0
Routed  27/34 Partitions, Violations =  0
Routed  28/34 Partitions, Violations =  0
Routed  29/34 Partitions, Violations =  0
Routed  30/34 Partitions, Violations =  0
Routed  31/34 Partitions, Violations =  0
Routed  32/34 Partitions, Violations =  0
Routed  33/34 Partitions, Violations =  0
Routed  34/34 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      67
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 67

[Iter 1] Elapsed real time: 0:00:10 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:15
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   87  Proc 2509 

End DR iteration 1 with 34 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51493 micron
Total Number of Contacts =             19319
Total Number of Wires =                19772
Total Number of PtConns =              1760
Total Number of Routed Wires =       19772
Total Routed Wire Length =           51356 micron
Total Number of Routed Contacts =       19319
        Layer                 M1 :        243 micron
        Layer                 M2 :      10147 micron
        Layer                 M3 :      16060 micron
        Layer                 M4 :      11851 micron
        Layer                 M5 :       7921 micron
        Layer                 M6 :       3906 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          3
        Via          VIA78SQ_2x1 :         28
        Via     VIA78SQ(rot)_1x2 :          1
        Via       VIA67SQ_C(rot) :          6
        Via     VIA67SQ(rot)_1x2 :         92
        Via            VIA56SQ_C :         20
        Via          VIA56SQ_2x1 :        339
        Via     VIA56SQ(rot)_1x2 :         17
        Via       VIA45SQ_C(rot) :         59
        Via     VIA45SQ(rot)_1x2 :        899
        Via          VIA45SQ_2x1 :         78
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        195
        Via     VIA34SQ(rot)_1x2 :        385
        Via          VIA34SQ_2x1 :       2413
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via            VIA23SQ_C :          4
        Via       VIA23SQ_C(rot) :        748
        Via              VIA23SQ :          1
        Via     VIA23SQ(rot)_1x2 :       5150
        Via          VIA23SQ_2x1 :       1451
        Via     VIA23SQ(rot)_2x1 :          1
        Via   VIA23SQ_C(rot)_2x1 :         54
        Via        VIA23SQ_C_1x2 :         14
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        980
        Via       VIA12SQ_C(rot) :        169
        Via              VIA12SQ :          8
        Via         VIA12SQ(rot) :          7
        Via          VIA12SQ_2x1 :       3523
        Via     VIA12SQ(rot)_1x2 :       1906
        Via     VIA12SQ(rot)_2x1 :         20
        Via          VIA12SQ_1x2 :          5
        Via        VIA12SQ_C_2x1 :        329
        Via   VIA12SQ_C(rot)_1x2 :         19
        Via   VIA12SQ_C(rot)_2x1 :        118
        Via        VIA12SQ_C_1x2 :        265

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
        Weight 1     = 84.16% (6185    vias)
        Un-optimized = 15.84% (1164    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
        Weight 1     = 89.86% (6675    vias)
        Un-optimized = 10.14% (753     vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
        Weight 1     = 93.50% (2804    vias)
        Un-optimized =  6.50% (195     vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
        Weight 1     = 94.31% (978     vias)
        Un-optimized =  5.69% (59      vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
        Weight 1     = 94.68% (356     vias)
        Un-optimized =  5.32% (20      vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
        Weight 1     = 93.88% (92      vias)
        Un-optimized =  6.12% (6       vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
        Weight 1     = 90.62% (29      vias)
        Un-optimized =  9.38% (3       vias)
 
  Total double via conversion rate    = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
        Weight 1     = 84.16% (6185    vias)
        Un-optimized = 15.84% (1164    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
        Weight 1     = 89.86% (6675    vias)
        Un-optimized = 10.14% (753     vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
        Weight 1     = 93.50% (2804    vias)
        Un-optimized =  6.50% (195     vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
        Weight 1     = 94.31% (978     vias)
        Un-optimized =  5.69% (59      vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
        Weight 1     = 94.68% (356     vias)
        Un-optimized =  5.32% (20      vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
        Weight 1     = 93.88% (92      vias)
        Un-optimized =  6.12% (6       vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
        Weight 1     = 90.62% (29      vias)
        Un-optimized =  9.38% (3       vias)
 



Begin timing optimization in DR ...


        There were 55 out of 7358 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:10 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2509 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   74  Alloctr   81  Proc 2509 
[DR] Elapsed real time: 0:00:10 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[DR] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR] Total (MB): Used   67  Alloctr   74  Proc 2509 
[DR: Done] Elapsed real time: 0:00:10 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:15 total=0:00:16
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2509 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51493 micron
Total Number of Contacts =             19319
Total Number of Wires =                19772
Total Number of PtConns =              1760
Total Number of Routed Wires =       19772
Total Routed Wire Length =           51356 micron
Total Number of Routed Contacts =       19319
        Layer                 M1 :        243 micron
        Layer                 M2 :      10147 micron
        Layer                 M3 :      16060 micron
        Layer                 M4 :      11851 micron
        Layer                 M5 :       7921 micron
        Layer                 M6 :       3906 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          3
        Via          VIA78SQ_2x1 :         28
        Via     VIA78SQ(rot)_1x2 :          1
        Via       VIA67SQ_C(rot) :          6
        Via     VIA67SQ(rot)_1x2 :         92
        Via            VIA56SQ_C :         20
        Via          VIA56SQ_2x1 :        339
        Via     VIA56SQ(rot)_1x2 :         17
        Via       VIA45SQ_C(rot) :         59
        Via     VIA45SQ(rot)_1x2 :        899
        Via          VIA45SQ_2x1 :         78
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :        195
        Via     VIA34SQ(rot)_1x2 :        385
        Via          VIA34SQ_2x1 :       2413
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via            VIA23SQ_C :          4
        Via       VIA23SQ_C(rot) :        748
        Via              VIA23SQ :          1
        Via     VIA23SQ(rot)_1x2 :       5150
        Via          VIA23SQ_2x1 :       1451
        Via     VIA23SQ(rot)_2x1 :          1
        Via   VIA23SQ_C(rot)_2x1 :         54
        Via        VIA23SQ_C_1x2 :         14
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        980
        Via       VIA12SQ_C(rot) :        169
        Via              VIA12SQ :          8
        Via         VIA12SQ(rot) :          7
        Via          VIA12SQ_2x1 :       3523
        Via     VIA12SQ(rot)_1x2 :       1906
        Via     VIA12SQ(rot)_2x1 :         20
        Via          VIA12SQ_1x2 :          5
        Via        VIA12SQ_C_2x1 :        329
        Via   VIA12SQ_C(rot)_1x2 :         19
        Via   VIA12SQ_C(rot)_2x1 :        118
        Via        VIA12SQ_C_1x2 :        265

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
        Weight 1     = 84.16% (6185    vias)
        Un-optimized = 15.84% (1164    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
        Weight 1     = 89.86% (6675    vias)
        Un-optimized = 10.14% (753     vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
        Weight 1     = 93.50% (2804    vias)
        Un-optimized =  6.50% (195     vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
        Weight 1     = 94.31% (978     vias)
        Un-optimized =  5.69% (59      vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
        Weight 1     = 94.68% (356     vias)
        Un-optimized =  5.32% (20      vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
        Weight 1     = 93.88% (92      vias)
        Un-optimized =  6.12% (6       vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
        Weight 1     = 90.62% (29      vias)
        Un-optimized =  9.38% (3       vias)
 
  Total double via conversion rate    = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 88.61% (17119 / 19319 vias)
 
    Layer VIA1       = 84.16% (6185   / 7349    vias)
        Weight 1     = 84.16% (6185    vias)
        Un-optimized = 15.84% (1164    vias)
    Layer VIA2       = 89.86% (6675   / 7428    vias)
        Weight 1     = 89.86% (6675    vias)
        Un-optimized = 10.14% (753     vias)
    Layer VIA3       = 93.50% (2804   / 2999    vias)
        Weight 1     = 93.50% (2804    vias)
        Un-optimized =  6.50% (195     vias)
    Layer VIA4       = 94.31% (978    / 1037    vias)
        Weight 1     = 94.31% (978     vias)
        Un-optimized =  5.69% (59      vias)
    Layer VIA5       = 94.68% (356    / 376     vias)
        Weight 1     = 94.68% (356     vias)
        Un-optimized =  5.32% (20      vias)
    Layer VIA6       = 93.88% (92     / 98      vias)
        Weight 1     = 93.88% (92      vias)
        Un-optimized =  6.12% (6       vias)
    Layer VIA7       = 90.62% (29     / 32      vias)
        Weight 1     = 90.62% (29      vias)
        Un-optimized =  9.38% (3       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 55 out of 7358 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   82  Proc 2509 

Begin Redundant via insertion ...

Routed  1/7 Partitions, Violations =    0
Routed  2/7 Partitions, Violations =    0
Routed  3/7 Partitions, Violations =    0
Routed  4/7 Partitions, Violations =    0
Routed  5/7 Partitions, Violations =    0
Routed  6/7 Partitions, Violations =    0
Routed  7/7 Partitions, Violations =    1

RedundantVia finished with 1 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1
        Less than minimum area : 1


Total Wire Length =                    51452 micron
Total Number of Contacts =             19317
Total Number of Wires =                19790
Total Number of PtConns =              1575
Total Number of Routed Wires =       19790
Total Routed Wire Length =           51339 micron
Total Number of Routed Contacts =       19317
        Layer                 M1 :        241 micron
        Layer                 M2 :      10117 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11849 micron
        Layer                 M5 :       7920 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        953
        Via          VIA45SQ_2x1 :         83
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        416
        Via          VIA34SQ_2x1 :       2577
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          4
        Via     VIA23SQ(rot)_1x2 :       5723
        Via          VIA23SQ_2x1 :       1617
        Via     VIA23SQ(rot)_2x1 :          1
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        361
        Via       VIA12SQ_C(rot) :         74
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via          VIA12SQ_2x1 :       3906
        Via     VIA12SQ(rot)_1x2 :       2156
        Via     VIA12SQ(rot)_2x1 :         24
        Via          VIA12SQ_1x2 :          5
        Via        VIA12SQ_C_2x1 :        375
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        291

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:02 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   83  Alloctr   90  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   83  Alloctr   90  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition
Routed  1/1 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   91  Alloctr   97  Proc 2509 

End DR iteration 1 with 1 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR] Stage (MB): Used   11  Alloctr   11  Proc    0 
[DR] Total (MB): Used   76  Alloctr   83  Proc 2509 

Nets that have been changed:
Net 1 = test_pe_comp/test_shifter/n159
Net 2 = test_pe_comp/test_mult_add/n762
Net 3 = test_pe_comp/test_mult_add/n763
Net 4 = test_pe_comp/test_mult_add/n765
Net 5 = test_pe_comp/test_mult_add/n766
Net 6 = test_pe_comp/test_mult_add/n768
Net 7 = test_pe_comp/test_mult_add/n769
Net 8 = test_pe_comp/test_mult_add/n776
Net 9 = test_pe_comp/test_mult_add/n779
Net 10 = test_pe_comp/test_mult_add/n780
Net 11 = test_pe_comp/test_mult_add/n781
Net 12 = test_pe_comp/test_mult_add/n783
Net 13 = test_pe_comp/test_mult_add/n784
Net 14 = clk_G1B2I1
Net 15 = CTS_clk_CTO_delay21
Net 16 = n156
Net 17 = n157
Net 18 = n161
Net 19 = n175
Net 20 = n176
Net 21 = n183
Net 22 = n238
Net 23 = test_pe_comp/n320
Net 24 = test_pe_comp/n321
Net 25 = test_pe_comp/n322
Net 26 = test_pe_comp/n323
Net 27 = test_pe_comp/n324
Net 28 = test_pe_comp/n325
Net 29 = test_pe_comp/n326
Net 30 = test_pe_comp/n328
Net 31 = test_pe_comp/n329
Net 32 = test_pe_comp/n330
Net 33 = test_pe_comp/n331
Net 34 = test_pe_comp/n332
Net 35 = test_pe_comp/n333
Net 36 = test_pe_comp/n336
Net 37 = test_pe_comp/n339
Net 38 = test_pe_comp/n341
Net 39 = test_pe_comp/n343
Net 40 = test_pe_comp/n346
Net 41 = test_pe_comp/n347
Net 42 = test_pe_comp/n348
Net 43 = test_pe_comp/n349
Net 44 = test_pe_comp/n350
Net 45 = test_pe_comp/n351
Net 46 = test_pe_comp/test_shifter/n155
Net 47 = test_pe_comp/test_shifter/n156
Net 48 = test_pe_comp/test_shifter/n158
Net 49 = n57
Net 50 = n58
Net 51 = n59
Net 52 = n60
Net 53 = n61
Net 54 = n63
Net 55 = test_opt_reg_c/n5
Net 56 = test_opt_reg_c/n6
Net 57 = test_opt_reg_a/n11
Net 58 = test_debug_data/n41
Net 59 = test_debug_data/n43
Net 60 = test_pe_comp/n306
Net 61 = test_pe_comp/n307
Net 62 = test_pe_comp/n308
Net 63 = test_pe_comp/n309
Net 64 = test_pe_comp/n310
Net 65 = test_pe_comp/n313
Net 66 = test_pe_comp/n314
Net 67 = test_pe_comp/n317
Net 68 = test_pe_comp/n318
Net 69 = n3
Net 70 = n4
Net 71 = n5
Net 72 = n11
Net 73 = n14
Net 74 = n15
Net 75 = n16
Net 76 = n17
Net 77 = n19
Net 78 = n20
Net 79 = n21
Net 80 = n44
Net 81 = n49
Net 82 = n50
Net 83 = n51
Net 84 = n52
Net 85 = n53
Net 86 = n54
Net 87 = n55
Net 88 = n56
Net 89 = n95
Net 90 = n97
Net 91 = n98
Net 92 = n99
Net 93 = n100
Net 94 = n1
Net 95 = n2
Net 96 = n186
Net 97 = n179
Net 98 = n174
Net 99 = n171
Net 100 = n163
.... and 611 other nets
Total number of changed nets = 711 (out of 2080)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:19 total=0:00:19
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   75  Proc 2509 
[ECO: DR] Elapsed real time: 0:00:18 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:23 total=0:00:24
[ECO: DR] Stage (MB): Used   65  Alloctr   71  Proc    0 
[ECO: DR] Total (MB): Used   68  Alloctr   75  Proc 2509 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    51452 micron
Total Number of Contacts =             19317
Total Number of Wires =                19790
Total Number of PtConns =              1576
Total Number of Routed Wires =       19790
Total Routed Wire Length =           51339 micron
Total Number of Routed Contacts =       19317
        Layer                 M1 :        241 micron
        Layer                 M2 :      10117 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11849 micron
        Layer                 M5 :       7920 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        953
        Via          VIA45SQ_2x1 :         83
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        416
        Via          VIA34SQ_2x1 :       2577
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          4
        Via     VIA23SQ(rot)_1x2 :       5723
        Via          VIA23SQ_2x1 :       1617
        Via     VIA23SQ(rot)_2x1 :          1
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        361
        Via       VIA12SQ_C(rot) :         74
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via          VIA12SQ_2x1 :       3906
        Via     VIA12SQ(rot)_1x2 :       2156
        Via     VIA12SQ(rot)_2x1 :         24
        Via          VIA12SQ_1x2 :          5
        Via        VIA12SQ_C_2x1 :        375
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        291

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2080
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    51452 micron
Total Number of Contacts =             19317
Total Number of Wires =                19790
Total Number of PtConns =              1576
Total Number of Routed Wires =       19790
Total Routed Wire Length =           51339 micron
Total Number of Routed Contacts =       19317
        Layer                 M1 :        241 micron
        Layer                 M2 :      10117 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11849 micron
        Layer                 M5 :       7920 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        953
        Via          VIA45SQ_2x1 :         83
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via     VIA34SQ(rot)_1x2 :        416
        Via          VIA34SQ_2x1 :       2577
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          4
        Via     VIA23SQ(rot)_1x2 :       5723
        Via          VIA23SQ_2x1 :       1617
        Via     VIA23SQ(rot)_2x1 :          1
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        361
        Via       VIA12SQ_C(rot) :         74
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via          VIA12SQ_2x1 :       3906
        Via     VIA12SQ(rot)_1x2 :       2156
        Via     VIA12SQ(rot)_2x1 :         24
        Via          VIA12SQ_1x2 :          5
        Via        VIA12SQ_C_2x1 :        375
        Via   VIA12SQ_C(rot)_1x2 :         25
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        291

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 711 nets
[ECO: End] Elapsed real time: 0:00:18 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:24 total=0:00:25
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2509 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Main Eco Route Done             Thu Mar 14 05:14:08 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:14:25 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25879.50
  Net YLength        :       25948.99
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51828.49


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.61
  -----------------------------------------
  Overall Compile Time:                9.01
  Overall Compile Wall Clock Time:     7.44

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 

  Beginning Postface Optimization for High Effort
  -----------------------------------------------

ROPT:    Running Postface Optimization             Thu Mar 14 05:14:26 2019

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 5366.5
  Total fixed cell area: 79.0
  Total physical cell area: 5445.5
  Core area: (40000 40000 139864 138648)



  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Beginning On-Route Optimization 
  --------------------------------

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.



  Beginning Phase 1 Design Rule Fixing
  ------------------------------------

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:14:27 2019
****************************************
Std cell utilization: 55.28%  (21427/(38763-0))
(Non-fixed + Fixed)
Std cell utilization: 54.92%  (21116/(38763-311))
(Non-fixed only)
Chip area:            38763    sites, bbox (40.00 40.00 139.86 138.65) um
Std cell area:        21427    sites, (non-fixed:21116  fixed:311)
                      1797     cells, (non-fixed:1782   fixed:15)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      311      sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       82 
Avg. std cell width:  1.85 um 
Site array:           unit     (width: 0.152 um, height: 1.672 um, rows: 59)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:14:27 2019
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
MRDL       none          ---         ---       via additive      ---

Total 0 (out of 1782) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : test_pe
  Version: M-2016.12-SP2
  Date   : Thu Mar 14 05:14:27 2019
****************************************

No cell displacement.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (1672), object's width and height(179864,178648). (PSYN-523)
Warning: Die area is not integer multiples of min site width (152), object's width and height(179864,178648). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Postface Optimization Done             Thu Mar 14 05:14:30 2019
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Postface Eco Route             Thu Mar 14 05:14:30 2019
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Extraction] Stage (MB): Used   60  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   64  Alloctr   70  Proc 2509 
Num of eco nets = 2080
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[ECO: Init] Stage (MB): Used   61  Alloctr   66  Proc    0 
[ECO: Init] Total (MB): Used   64  Alloctr   70  Proc 2509 

        There were 55 out of 7358 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      75

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   81  Alloctr   87  Proc 2509 

Total Wire Length =                    51454 micron
Total Number of Contacts =             19317
Total Number of Wires =                19756
Total Number of PtConns =              1609
Total Number of Routed Wires =       19756
Total Routed Wire Length =           51339 micron
Total Number of Routed Contacts =       19317
        Layer                 M1 :        242 micron
        Layer                 M2 :      10118 micron
        Layer                 M3 :      16054 micron
        Layer                 M4 :      11849 micron
        Layer                 M5 :       7920 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        953
        Via          VIA45SQ_2x1 :         83
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2577
        Via     VIA34SQ(rot)_1x2 :        416
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          4
        Via     VIA23SQ(rot)_1x2 :       5723
        Via          VIA23SQ_2x1 :       1617
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        361
        Via       VIA12SQ_C(rot) :         74
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2156
        Via          VIA12SQ_2x1 :       3906
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        129
        Via        VIA12SQ_C_1x2 :        291
        Via        VIA12SQ_C_2x1 :        375
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.71% (18875 / 19317 vias)
 
    Layer VIA1       = 94.04% (6911   / 7349    vias)
        Weight 1     = 94.04% (6911    vias)
        Un-optimized =  5.96% (438     vias)
    Layer VIA2       = 99.95% (7422   / 7426    vias)
        Weight 1     = 99.95% (7422    vias)
        Un-optimized =  0.05% (4       vias)
    Layer VIA3       = 100.00% (2999   / 2999    vias)
        Weight 1     = 100.00% (2999    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1037   / 1037    vias)
        Weight 1     = 100.00% (1037    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   81  Alloctr   87  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/24 Partitions, Violations =   0
Routed  2/24 Partitions, Violations =   0
Routed  3/24 Partitions, Violations =   0
Routed  4/24 Partitions, Violations =   0
Routed  5/24 Partitions, Violations =   0
Routed  6/24 Partitions, Violations =   0
Routed  7/24 Partitions, Violations =   0
Routed  8/24 Partitions, Violations =   0
Routed  9/24 Partitions, Violations =   0
Routed  10/24 Partitions, Violations =  0
Routed  11/24 Partitions, Violations =  0
Routed  12/24 Partitions, Violations =  0
Routed  13/24 Partitions, Violations =  0
Routed  14/24 Partitions, Violations =  0
Routed  15/24 Partitions, Violations =  0
Routed  16/24 Partitions, Violations =  0
Routed  17/24 Partitions, Violations =  0
Routed  18/24 Partitions, Violations =  0
Routed  19/24 Partitions, Violations =  0
Routed  20/24 Partitions, Violations =  0
Routed  21/24 Partitions, Violations =  0
Routed  22/24 Partitions, Violations =  0
Routed  23/24 Partitions, Violations =  0
Routed  24/24 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      68
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 68

[Iter 0] Elapsed real time: 0:00:05 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   81  Alloctr   87  Proc 2509 

End DR iteration 0 with 24 parts

Start DR iteration 1: non-uniform partition
Routed  1/18 Partitions, Violations =   0
Routed  2/18 Partitions, Violations =   0
Routed  3/18 Partitions, Violations =   0
Routed  4/18 Partitions, Violations =   0
Routed  5/18 Partitions, Violations =   0
Routed  6/18 Partitions, Violations =   0
Routed  7/18 Partitions, Violations =   0
Routed  8/18 Partitions, Violations =   0
Routed  9/18 Partitions, Violations =   0
Routed  10/18 Partitions, Violations =  0
Routed  11/18 Partitions, Violations =  0
Routed  12/18 Partitions, Violations =  0
Routed  13/18 Partitions, Violations =  0
Routed  14/18 Partitions, Violations =  0
Routed  15/18 Partitions, Violations =  0
Routed  16/18 Partitions, Violations =  0
Routed  17/18 Partitions, Violations =  0
Routed  18/18 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 43

[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   81  Alloctr   87  Proc 2509 

End DR iteration 1 with 18 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51446 micron
Total Number of Contacts =             19291
Total Number of Wires =                19741
Total Number of PtConns =              1621
Total Number of Routed Wires =       19741
Total Routed Wire Length =           51330 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10113 micron
        Layer                 M3 :      16054 micron
        Layer                 M4 :      11855 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1183 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via          VIA78SQ_2x1 :         30
        Via     VIA78SQ(rot)_1x2 :          1
        Via       VIA67SQ_C(rot) :          1
        Via     VIA67SQ(rot)_1x2 :         97
        Via            VIA56SQ_C :          4
        Via          VIA56SQ_2x1 :        353
        Via     VIA56SQ(rot)_1x2 :         19
        Via       VIA45SQ_C(rot) :         11
        Via     VIA45SQ(rot)_1x2 :        939
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         29
        Via          VIA34SQ_2x1 :       2554
        Via     VIA34SQ(rot)_1x2 :        413
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :        111
        Via     VIA23SQ(rot)_1x2 :       5616
        Via          VIA23SQ_2x1 :       1593
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        429
        Via       VIA12SQ_C(rot) :         79
        Via          VIA12BAR2_C :          1
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3859
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        127
        Via        VIA12SQ_C_1x2 :        288
        Via        VIA12SQ_C_2x1 :        372
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
        Weight 1     = 93.01% (6835    vias)
        Un-optimized =  6.99% (514     vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
        Weight 1     = 98.50% (7290    vias)
        Un-optimized =  1.50% (111     vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
        Weight 1     = 99.03% (2973    vias)
        Un-optimized =  0.97% (29      vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
        Weight 1     = 98.94% (1022    vias)
        Un-optimized =  1.06% (11      vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
        Weight 1     = 98.94% (372     vias)
        Un-optimized =  1.06% (4       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 
  Total double via conversion rate    = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
        Weight 1     = 93.01% (6835    vias)
        Un-optimized =  6.99% (514     vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
        Weight 1     = 98.50% (7290    vias)
        Un-optimized =  1.50% (111     vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
        Weight 1     = 99.03% (2973    vias)
        Un-optimized =  0.97% (29      vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
        Weight 1     = 98.94% (1022    vias)
        Un-optimized =  1.06% (11      vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
        Weight 1     = 98.94% (372     vias)
        Un-optimized =  1.06% (4       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 



Begin timing optimization in DR ...


        There were 55 out of 7358 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used    9  Alloctr    9  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2509 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   74  Alloctr   80  Proc 2509 
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   67  Alloctr   74  Proc 2509 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   67  Alloctr   74  Proc 2509 


Finished timing optimization in DR ...


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51446 micron
Total Number of Contacts =             19291
Total Number of Wires =                19741
Total Number of PtConns =              1621
Total Number of Routed Wires =       19741
Total Routed Wire Length =           51330 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10113 micron
        Layer                 M3 :      16054 micron
        Layer                 M4 :      11855 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1183 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via          VIA78SQ_2x1 :         30
        Via     VIA78SQ(rot)_1x2 :          1
        Via       VIA67SQ_C(rot) :          1
        Via     VIA67SQ(rot)_1x2 :         97
        Via            VIA56SQ_C :          4
        Via          VIA56SQ_2x1 :        353
        Via     VIA56SQ(rot)_1x2 :         19
        Via       VIA45SQ_C(rot) :         11
        Via     VIA45SQ(rot)_1x2 :        939
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         29
        Via          VIA34SQ_2x1 :       2554
        Via     VIA34SQ(rot)_1x2 :        413
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :        111
        Via     VIA23SQ(rot)_1x2 :       5616
        Via          VIA23SQ_2x1 :       1593
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        429
        Via       VIA12SQ_C(rot) :         79
        Via          VIA12BAR2_C :          1
        Via              VIA12SQ :          3
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2135
        Via          VIA12SQ_2x1 :       3859
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        127
        Via        VIA12SQ_C_1x2 :        288
        Via        VIA12SQ_C_2x1 :        372
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
        Weight 1     = 93.01% (6835    vias)
        Un-optimized =  6.99% (514     vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
        Weight 1     = 98.50% (7290    vias)
        Un-optimized =  1.50% (111     vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
        Weight 1     = 99.03% (2973    vias)
        Un-optimized =  0.97% (29      vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
        Weight 1     = 98.94% (1022    vias)
        Un-optimized =  1.06% (11      vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
        Weight 1     = 98.94% (372     vias)
        Un-optimized =  1.06% (4       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 
  Total double via conversion rate    = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 96.52% (18620 / 19291 vias)
 
    Layer VIA1       = 93.01% (6835   / 7349    vias)
        Weight 1     = 93.01% (6835    vias)
        Un-optimized =  6.99% (514     vias)
    Layer VIA2       = 98.50% (7290   / 7401    vias)
        Weight 1     = 98.50% (7290    vias)
        Un-optimized =  1.50% (111     vias)
    Layer VIA3       = 99.03% (2973   / 3002    vias)
        Weight 1     = 99.03% (2973    vias)
        Un-optimized =  0.97% (29      vias)
    Layer VIA4       = 98.94% (1022   / 1033    vias)
        Weight 1     = 98.94% (1022    vias)
        Un-optimized =  1.06% (11      vias)
    Layer VIA5       = 98.94% (372    / 376     vias)
        Weight 1     = 98.94% (372     vias)
        Un-optimized =  1.06% (4       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        true                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2509 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 55 out of 7358 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   81  Proc 2509 

Begin Redundant via insertion ...

Routed  1/9 Partitions, Violations =    0
Routed  2/9 Partitions, Violations =    0
Routed  3/9 Partitions, Violations =    0
Routed  4/9 Partitions, Violations =    0
Routed  5/9 Partitions, Violations =    0
Routed  6/9 Partitions, Violations =    0
Routed  7/9 Partitions, Violations =    0
Routed  8/9 Partitions, Violations =    0
Routed  9/9 Partitions, Violations =    0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1603
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51326 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5713
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   83  Alloctr   89  Proc 2509 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:09 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[Dr init] Stage (MB): Used   18  Alloctr   18  Proc    0 
[Dr init] Total (MB): Used   83  Alloctr   89  Proc 2509 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:09 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[Iter 1] Stage (MB): Used   26  Alloctr   26  Proc    0 
[Iter 1] Total (MB): Used   91  Alloctr   97  Proc 2509 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:09 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR] Stage (MB): Used   12  Alloctr   12  Proc    0 
[DR] Total (MB): Used   76  Alloctr   83  Proc 2509 

Nets that have been changed:
Net 1 = test_pe_comp/test_shifter/n159
Net 2 = test_pe_comp/test_mult_add/n762
Net 3 = test_pe_comp/test_mult_add/n763
Net 4 = test_pe_comp/test_mult_add/n765
Net 5 = test_pe_comp/test_mult_add/n780
Net 6 = clk_G1B2I1
Net 7 = CTS_clk_CTO_delay21
Net 8 = test_pe_comp/n323
Net 9 = test_pe_comp/n330
Net 10 = test_pe_comp/n341
Net 11 = test_pe_comp/n343
Net 12 = test_pe_comp/n349
Net 13 = test_pe_comp/n351
Net 14 = n57
Net 15 = n58
Net 16 = n59
Net 17 = n61
Net 18 = test_debug_data/n44
Net 19 = test_pe_comp/n307
Net 20 = n44
Net 21 = n50
Net 22 = n51
Net 23 = n52
Net 24 = n55
Net 25 = n56
Net 26 = n179
Net 27 = n164
Net 28 = n163
Net 29 = n244
Net 30 = n226
Net 31 = test_pe_comp/n355
Net 32 = inp_code[1]
Net 33 = op_b_val[0]
Net 34 = inp_code[6]
Net 35 = op_b_val[12]
Net 36 = test_pe_comp/test_mult_add/n785
Net 37 = test_opt_reg_c/n3
Net 38 = test_pe_comp/test_mult_add/n789
Net 39 = test_pe_comp/n32
Net 40 = test_pe_comp/n16
Net 41 = test_pe_comp/n6
Net 42 = test_pe_comp/n73
Net 43 = test_pe_comp/n71
Net 44 = test_pe_comp/n51
Net 45 = test_pe_comp/n101
Net 46 = test_pe_comp/n102
Net 47 = test_pe_comp/n98
Net 48 = test_pe_comp/n99
Net 49 = test_pe_comp/n95
Net 50 = test_pe_comp/n92
Net 51 = test_pe_comp/n89
Net 52 = test_pe_comp/n82
Net 53 = test_pe_comp/n76
Net 54 = test_pe_comp/n141
Net 55 = test_pe_comp/n124
Net 56 = test_pe_comp/n122
Net 57 = test_pe_comp/n119
Net 58 = test_pe_comp/n114
Net 59 = test_pe_comp/n185
Net 60 = test_pe_comp/n180
Net 61 = test_pe_comp/n174
Net 62 = test_pe_comp/n173
Net 63 = test_pe_comp/n172
Net 64 = test_pe_comp/n165
Net 65 = test_pe_comp/n156
Net 66 = test_pe_comp/n150
Net 67 = test_pe_comp/n152
Net 68 = test_pe_comp/n220
Net 69 = test_pe_comp/n215
Net 70 = test_pe_comp/n212
Net 71 = test_pe_comp/n211
Net 72 = test_pe_comp/n204
Net 73 = test_pe_comp/n203
Net 74 = test_pe_comp/n196
Net 75 = test_pe_comp/n188
Net 76 = test_pe_comp/n254
Net 77 = test_pe_comp/n252
Net 78 = test_pe_comp/n244
Net 79 = test_pe_comp/n238
Net 80 = test_pe_comp/n239
Net 81 = test_pe_comp/n236
Net 82 = test_pe_comp/n235
Net 83 = test_pe_comp/n228
Net 84 = test_pe_comp/n227
Net 85 = test_pe_comp/n277
Net 86 = test_pe_comp/n274
Net 87 = test_pe_comp/n271
Net 88 = test_pe_comp/n268
Net 89 = test_pe_comp/GEN_ADD[0].full_add/n9
Net 90 = test_pe_comp/GEN_ADD[0].full_add/n8
Net 91 = test_pe_comp/GEN_ADD[0].full_add/n7
Net 92 = test_pe_comp/GEN_ADD[0].full_add/n6
Net 93 = test_pe_comp/GEN_ADD[0].full_add/n5
Net 94 = test_pe_comp/GEN_ADD[0].full_add/n2
Net 95 = test_pe_comp/GEN_ADD[0].full_add/n1
Net 96 = test_pe_comp/n304
Net 97 = test_pe_comp/GEN_ADD[1].full_add/n5
Net 98 = test_pe_comp/GEN_ADD[1].full_add/n2
Net 99 = test_pe_comp/GEN_ADD[1].full_add/n1
Net 100 = test_pe_comp/add_c_in[0]
.... and 108 other nets
Total number of changed nets = 208 (out of 2080)

[DR: Done] Elapsed real time: 0:00:09 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DR: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   75  Proc 2509 
[ECO: DR] Elapsed real time: 0:00:11 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[ECO: DR] Stage (MB): Used   65  Alloctr   70  Proc    0 
[ECO: DR] Total (MB): Used   68  Alloctr   75  Proc 2509 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1603
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51326 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5713
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2080
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1603
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51326 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via          VIA56SQ_2x1 :        356
        Via     VIA56SQ(rot)_1x2 :         20
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via     VIA23SQ(rot)_1x2 :       5713
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 208 nets
[ECO: End] Elapsed real time: 0:00:12 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    3  Alloctr    4  Proc 2509 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Postface Eco Route Done             Thu Mar 14 05:14:42 2019

  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:14:56 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25871.12
  Net YLength        :       25939.92
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51811.04


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.65
  -----------------------------------------
  Overall Compile Time:                9.24
  Overall Compile Wall Clock Time:     7.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2080 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   64  Alloctr   70  Proc 2567 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
Removed 5 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   79  Alloctr   86  Proc 2567 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   79  Alloctr   86  Proc 2567 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1606
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51327 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5713
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 33 power ports and 33 ground ports
Create error cell test_pe_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:15:11 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25871.13
  Net YLength        :       25939.92
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51811.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.65
  -----------------------------------------
  Overall Compile Time:                9.24
  Overall Compile Wall Clock Time:     7.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Hold fix                         : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:15:11 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25871.13
  Net YLength        :       25939.92
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51811.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.65
  -----------------------------------------
  Overall Compile Time:                9.24
  Overall Compile Wall Clock Time:     7.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Only Design Rule fix                  : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:15:12 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25871.13
  Net YLength        :       25939.92
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51811.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.65
  -----------------------------------------
  Overall Compile Time:                9.24
  Overall Compile Wall Clock Time:     7.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0


Start checking for open nets ... 

Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 2080 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   64  Alloctr   70  Proc 2564 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    0
Removed 5 internal redundant via violations.
[DRC CHECK] Elapsed real time: 0:00:01 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   79  Alloctr   86  Proc 2564 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   79  Alloctr   86  Proc 2564 

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1606
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51327 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5713
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

Information: connected 0 power ports and 0 ground ports

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe_route. (UIG-5)
1
icc_shell> gui_open
Error: unknown command 'gui_open' (CMD-005)
icc_shell> gui_start
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> lvs
Error: unknown command 'lvs' (CMD-005)
icc_shell> verify_lvs

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> verify_lvs -max_error 200

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U626 CO doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U10 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U194 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U296 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U75 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U153 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U63 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U111 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U206 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U313 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U178 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U162 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U119 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U325 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U319 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U307 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U20 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U140 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U216 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U303 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U134 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U301 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U340 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U166 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U287 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U220 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U338 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U69 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U224 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U348 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U344 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U260 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U352 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U593 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U424 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U420 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U416 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U589 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U585 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U581 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U519 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U515 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U597 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U412 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U356 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U428 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U511 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U503 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U523 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U507 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U499 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U561 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U565 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U432 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U527 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U601 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U605 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U495 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U577 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U360 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U573 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U569 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U436 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U609 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U531 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U613 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U364 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U440 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U241 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U473 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U493 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U329 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U535 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U617 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U444 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U448 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U539 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U543 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U237 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U410 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U368 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U372 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U621 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U281 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U254 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U264 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U452 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U456 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U394 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U376 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U625 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U91 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U460 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U268 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U477 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_pe_comp/test_mult_add/U390 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/U2 C1 doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_debug_bit/debug_val_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst op_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_d/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[9] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[4] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_e/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_f/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst inp_code_reg[1] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_lut/GEN_LUT[0].lut_reg[4] QN doesn't connect to any net.

** Total Floating ports are 185.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> 
Information: Opened "test_pe_lvs.err;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
icc_shell> gui_stop
icc_shell> source ./06_dfm.tcl VA selected:  

ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    1797 placeable cells
    0 cover cells
    145 IO cells/pins
    1942 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 59 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL128_RVT!1
    The last filler cell name is xofiller!SHFILL128_RVT!20
    20 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL64_RVT!1
    The last filler cell name is xofiller!SHFILL64_RVT!58
    58 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!1
    The last filler cell name is xofiller!SHFILL3_RVT!3318
    3318 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL2_RVT!1
    The last filler cell name is xofiller!SHFILL2_RVT!344
    344 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL1_RVT!1
    The last filler cell name is xofiller!SHFILL1_RVT!422
    422 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   64  Alloctr   70  Proc 2565 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 3, Fillers with Violations = 18
Partition 6, Fillers with Violations = 23
Partition 1, Fillers with Violations = 27
Partition 7, Fillers with Violations = 4
Partition 8, Fillers with Violations = 29
Partition 9, Fillers with Violations = 1
Partition 2, Fillers with Violations = 79
Partition 4, Fillers with Violations = 108
Partition 5, Fillers with Violations = 181
[End Removing Filler Cells] Elapsed real time: 0:00:03 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   65  Alloctr   71  Proc 2565 
Updating the database ...
Delete xofiller!SHFILL128_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!9 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!10 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!11 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!14 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!19 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!14 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!15 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!16 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!17 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!18 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!24 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!29 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!30 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!31 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!32 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!33 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!34 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!35 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!41 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!42 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!43 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!44 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!51 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!52 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!53 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!54 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!55 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!57 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!119 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!120 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!131 due to Diff net via-cut spacing violation
Reporting for the first 50 deleted cells
Deleted 470 cell instances
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: Plan group SHFILL128_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL64_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL3_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL2_RVT has RNL_attribute. Skipping. (APLUI-016)
Warning: Plan group SHFILL1_RVT has RNL_attribute. Skipping. (APLUI-016)
Information: Report for STD metal fillers before removal: 
              Number of filler cells with metal: 3692 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 3107.463379 um^2 (APL-087)
Information: decoupling capacitor insertion has fullfilled thepower and area constraints. (APL-061)
Information: Report for STD metal fillers after removal: 
              Number of filler cells with metal: 3692 
             Number of irremovable filler cells with metal: 0 
             Total leakage power of filler cells with metal: 0.000000 pW 
             Total area of filler cells with metal: 3107.463379 um^2 (APL-087)
-->clean up DB after adding filler
Information: PG PORT PUNCHING: Number of ports connected:                7384 (MW-337)
Information: PG PORT PUNCHING: Total number of changes:                  7384 (MW-339)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 40 
ROPT:    ECO Search-Repair loops               : 20 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.18 0.16 (RCEX-011)
Information: Library Derived Res for layer M1 : 2e-06 2e-06 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M2 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M3 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M4 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M5 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M6 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M7 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.16 0.14 (RCEX-011)
Information: Library Derived Res for layer M8 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.11 0.088 (RCEX-011)
Information: Library Derived Res for layer M9 : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Cap for layer MRDL : 0.11 0.11 (RCEX-011)
Information: Library Derived Res for layer MRDL : 1.8e-07 1.8e-07 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Horizontal Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.14 (RCEX-011)
Information: Library Derived Vertical Res : 1.8e-06 1.8e-06 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: End rc update.
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
 
****************************************
Report : qor
Design : test_pe
Version: M-2016.12-SP2
Date   : Thu Mar 14 05:24:12 2019
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          8.04
  Critical Path Slack:          31.86
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'in2reg'
  -----------------------------------
  Levels of Logic:              49.00
  Critical Path Length:          7.21
  Critical Path Slack:          37.75
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2out'
  -----------------------------------
  Levels of Logic:              59.00
  Critical Path Length:          8.97
  Critical Path Slack:          35.72
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'reg2reg'
  -----------------------------------
  Levels of Logic:              52.00
  Critical Path Length:          7.92
  Critical Path Slack:          41.83
  Critical Path Clk Period:     50.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         21
  Hierarchical Port Count:        845
  Leaf Cell Count:               1797
  Buf/Inv Cell Count:             352
  Buf Cell Count:                 160
  Inv Cell Count:                 192
  CT Buf/Inv Cell Count:            9
  Combinational Cell Count:      1683
  Sequential Cell Count:          114
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4407.619388
  Noncombinational Area:  1037.924110
  Buf/Inv Area:            680.089354
  Total Buffer Area:           393.67
  Total Inverter Area:         286.42
  Macro/Black Box Area:      0.000000
  Net Area:               1551.577620
  Net XLength        :       25871.13
  Net YLength        :       25939.92
  -----------------------------------
  Cell Area:              5445.543498
  Design Area:            6997.121118
  Net Length        :        51811.05


  Design Rules
  -----------------------------------
  Total Number of Nets:          2080
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: ee272-tsmc40.stanford.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                8.65
  -----------------------------------------
  Overall Compile Time:                9.24
  Overall Compile Wall Clock Time:     7.81

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
 VA selected:  
ignorePGRail 1 ignoreDpt 1 ignoreBetweenFillers 1
-->clean up DB before adding filler
User specify 5 filler masters



=== Filler Cell Insertion ======
PARAM: respectMacroPadding = FALSE
PARAM: respectPlacementBlockage = TRUE

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 10 routable metal layers
    Top most routable layer is set to be metal7
    This is considered as a 7-metal-layer design
    Reading library information from DB ...
  Reading netlist information from DB ...
    5489 placeable cells
    0 cover cells
    145 IO cells/pins
    5634 cell instances
  Sorting cells, nets, pins ...
    net pin threshold = 33
  Reading misc information ...
    array <unit> has 0 vertical and 59 horizontal rows
    60 pre-routes for map congestion calculation
    Auto Set : first cut = horizontal
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
  Processing std cells for voltage threshold type...
... design style 0
... number of base array 1 0
INFO:... use original rows...
  Preprocessing design ...
    processing macro cells (if any)
    processing preroute blockages (if any)
    processing hard placement blockages (if any)
    processing soft placement blockages (if any)
    Auto Set : first cut = horizontal
    processing std cells
    Pass I: adjust placeable rows
    Pass II: mark placed cells
    split into 59 row segments
  Processing filler cells...
Hierarchical update for new filler cells

INFO: Fillers rules in use ...

  ** LR Filler Rules ** 

  ** VT Filler Rules ** 

Filling cell with master <SHFILL128_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL128_RVT!2
    The last filler cell name is xofiller!SHFILL128_RVT!19
    13 filler cells with master <SHFILL128_RVT> were inserted
Filling cell with master <SHFILL64_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL64_RVT!2
    The last filler cell name is xofiller!SHFILL64_RVT!57
    34 filler cells with master <SHFILL64_RVT> were inserted
Filling cell with master <SHFILL3_RVT> and connecting PG nets...
    The first filler cell name is xofiller!SHFILL3_RVT!119
    The last filler cell name is xofiller!SHFILL3_RVT!3248
    423 filler cells with master <SHFILL3_RVT> were inserted
Filling cell with master <SHFILL2_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL2_RVT> were inserted
Filling cell with master <SHFILL1_RVT> and connecting PG nets...
    0 filler cells with master <SHFILL1_RVT> were inserted
=== End of Filler Cell Insertion ===


Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-turn_off_double_pattern                                :        true                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        false               
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Start Removing Filler Cells] Elapsed real time: 0:00:00 
[Start Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Start Removing Filler Cells] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Start Removing Filler Cells] Total (MB): Used   64  Alloctr   70  Proc 2566 

Begin Filler DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Partition 3, Fillers with Violations = 18
Partition 1, Fillers with Violations = 27
Partition 6, Fillers with Violations = 23
Partition 9, Fillers with Violations = 2
Partition 4, Fillers with Violations = 111
Partition 7, Fillers with Violations = 1
Partition 8, Fillers with Violations = 28
Partition 2, Fillers with Violations = 79
Partition 5, Fillers with Violations = 181
[End Removing Filler Cells] Elapsed real time: 0:00:02 
[End Removing Filler Cells] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End Removing Filler Cells] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End Removing Filler Cells] Total (MB): Used   65  Alloctr   71  Proc 2566 
Updating the database ...
Delete xofiller!SHFILL128_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!9 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!10 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!11 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!14 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL128_RVT!19 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!2 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!3 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!4 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!5 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!6 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!7 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!12 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!13 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!14 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!15 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!16 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!17 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!18 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!24 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!25 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!26 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!29 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!30 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!31 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!32 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!33 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!34 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!35 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!36 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!41 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!42 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!43 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!44 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!51 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!52 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!53 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!54 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!55 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL64_RVT!57 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!119 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!120 due to Diff net via-cut spacing violation
Delete xofiller!SHFILL3_RVT!131 due to Diff net via-cut spacing violation
Reporting for the first 50 deleted cells
Deleted 470 cell instances
Warning: The capability of decoupling capacitance was not activated. (APL-067)
-->clean up DB after adding filler
********** Well Filler (IntraRow) ***********
INFO: maximum spacing = 15.00
      any gap larger than that spacing will NOT be filled
170 well rectangle created
Successful.
************** End of Well Filler ***********
Information: connected 0 power ports and 0 ground ports
Warning: Cell contains tie connections which are not connected to real PG. (MW-349)
Warning: Ignore fat rule on layer M1. (ZRT-007)
Warning: Ignore fat rule on layer M2. (ZRT-007)
Warning: Ignore fat rule on layer M3. (ZRT-007)
Warning: Ignore fat rule on layer M4. (ZRT-007)
Warning: Ignore fat rule on layer M5. (ZRT-007)
Warning: Ignore fat rule on layer M6. (ZRT-007)
Warning: Ignore fat rule on layer M7. (ZRT-007)
Warning: Ignore fat rule on layer M8. (ZRT-007)
Warning: Ignore fat rule on layer M9. (ZRT-007)
Found antenna rule mode 4, diode mode 2:
        metal ratio 1000, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0  metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer M1: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M2: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M3: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M4: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M5: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M6: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M7: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M8: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 400 40000}
        layer M9: max ratio 1000 max pratio 2.14748e+09 max nratio 2.14748e+09  layer M9: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 8000 50000}
        layer VIA1: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA2: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA3: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA4: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA5: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA5: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA6: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA6: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA7: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA7: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
        layer VIA8: max ratio 20 max pratio 2.14748e+09 max nratio 2.14748e+09  layer VIA8: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.06 0 200 1000}
Cell Min-Routing-Layer = M2
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact for layer CO. (ZRT-022)
Information: Multiple default contact VIA12BAR1_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG_C found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12SQ found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR1 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12BAR2 found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA12LG found for layer VIA1. (ZRT-021)
Information: Multiple default contact VIA23BAR1_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG_C found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23SQ found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR1 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23BAR2 found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA23LG found for layer VIA2. (ZRT-021)
Information: Multiple default contact VIA34BAR1_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG_C found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34SQ found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR1 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34BAR2 found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA34LG found for layer VIA3. (ZRT-021)
Information: Multiple default contact VIA45BAR1_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG_C found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45SQ found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR1 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45BAR2 found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA45LG found for layer VIA4. (ZRT-021)
Information: Multiple default contact VIA56BAR1_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG_C found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56SQ found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR1 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56BAR2 found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA56LG found for layer VIA5. (ZRT-021)
Information: Multiple default contact VIA67BAR1_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG_C found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67SQ found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR1 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67BAR2 found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA67LG found for layer VIA6. (ZRT-021)
Information: Multiple default contact VIA78BAR1_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG_C found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78SQ found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR1 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78BAR2 found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA78LG found for layer VIA7. (ZRT-021)
Information: Multiple default contact VIA89 found for layer VIA8. (ZRT-021)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 pitch 0.164 may be too small: wire/via-down 0.114, wire/via-up 0.179. (ZRT-026)
Hier-ant-prop: new = 35, old = 0
[ECO: Extraction] Elapsed real time: 0:00:02 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Extraction] Stage (MB): Used   61  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   65  Alloctr   71  Proc 2508 
Num of eco nets = 2080
Num of open eco nets = 0
[ECO: Init] Elapsed real time: 0:00:02 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[ECO: Init] Stage (MB): Used   61  Alloctr   67  Proc    0 
[ECO: Init] Total (MB): Used   65  Alloctr   72  Proc 2508 

        There were 55 out of 7358 pins with no spots.

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****

Begin ECO DRC check ...

Checked 1/9 Partitions, Violations =    0
Checked 2/9 Partitions, Violations =    0
Checked 3/9 Partitions, Violations =    0
Checked 4/9 Partitions, Violations =    0
Checked 5/9 Partitions, Violations =    0
Checked 6/9 Partitions, Violations =    0
Checked 7/9 Partitions, Violations =    0
Checked 8/9 Partitions, Violations =    0
Checked 9/9 Partitions, Violations =    2

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      65

[DRC CHECK] Elapsed real time: 0:00:02 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   82  Alloctr   88  Proc 2508 

Total Wire Length =                    51441 micron
Total Number of Contacts =             19291
Total Number of Wires =                19745
Total Number of PtConns =              1606
Total Number of Routed Wires =       19745
Total Routed Wire Length =           51327 micron
Total Number of Routed Contacts =       19291
        Layer                 M1 :        240 micron
        Layer                 M2 :      10109 micron
        Layer                 M3 :      16053 micron
        Layer                 M4 :      11854 micron
        Layer                 M5 :       7913 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2579
        Via     VIA34SQ(rot)_1x2 :        417
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          3
        Via          VIA23SQ_2x1 :       1603
        Via     VIA23SQ(rot)_1x2 :       5713
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         17
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        359
        Via       VIA12SQ_C(rot) :         70
        Via              VIA12SQ :          1
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3904
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.75% (18856 / 19291 vias)
 
    Layer VIA1       = 94.12% (6917   / 7349    vias)
        Weight 1     = 94.12% (6917    vias)
        Un-optimized =  5.88% (432     vias)
    Layer VIA2       = 99.96% (7398   / 7401    vias)
        Weight 1     = 99.96% (7398    vias)
        Un-optimized =  0.04% (3       vias)
    Layer VIA3       = 100.00% (3002   / 3002    vias)
        Weight 1     = 100.00% (3002    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
Start net based rule analysis
Found 0 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   82  Alloctr   88  Proc 2508 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 0: non-uniform partition
Routed  1/21 Partitions, Violations =   0
Routed  2/21 Partitions, Violations =   0
Routed  3/21 Partitions, Violations =   0
Routed  4/21 Partitions, Violations =   0
Routed  5/21 Partitions, Violations =   0
Routed  6/21 Partitions, Violations =   0
Routed  7/21 Partitions, Violations =   0
Routed  8/21 Partitions, Violations =   0
Routed  9/21 Partitions, Violations =   0
Routed  10/21 Partitions, Violations =  0
Routed  11/21 Partitions, Violations =  0
Routed  12/21 Partitions, Violations =  0
Routed  13/21 Partitions, Violations =  0
Routed  14/21 Partitions, Violations =  0
Routed  15/21 Partitions, Violations =  0
Routed  16/21 Partitions, Violations =  0
Routed  17/21 Partitions, Violations =  0
Routed  18/21 Partitions, Violations =  0
Routed  19/21 Partitions, Violations =  0
Routed  20/21 Partitions, Violations =  0
Routed  21/21 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 50

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 0] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 0] Total (MB): Used   82  Alloctr   88  Proc 2508 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed  1/18 Partitions, Violations =   0
Routed  2/18 Partitions, Violations =   0
Routed  3/18 Partitions, Violations =   0
Routed  4/18 Partitions, Violations =   0
Routed  5/18 Partitions, Violations =   0
Routed  6/18 Partitions, Violations =   0
Routed  7/18 Partitions, Violations =   0
Routed  8/18 Partitions, Violations =   0
Routed  9/18 Partitions, Violations =   0
Routed  10/18 Partitions, Violations =  0
Routed  11/18 Partitions, Violations =  0
Routed  12/18 Partitions, Violations =  0
Routed  13/18 Partitions, Violations =  0
Routed  14/18 Partitions, Violations =  0
Routed  15/18 Partitions, Violations =  0
Routed  16/18 Partitions, Violations =  0
Routed  17/18 Partitions, Violations =  0
Routed  18/18 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      54
        @@@@ Total number of instance ports with antenna violations =   0

        Internal Soft Spacing types : 54

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   16  Alloctr   16  Proc    0 
[Iter 1] Total (MB): Used   82  Alloctr   88  Proc 2508 

End DR iteration 1 with 18 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 fixable DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51442 micron
Total Number of Contacts =             19282
Total Number of Wires =                19732
Total Number of PtConns =              1616
Total Number of Routed Wires =       19732
Total Routed Wire Length =           51326 micron
Total Number of Routed Contacts =       19282
        Layer                 M1 :        241 micron
        Layer                 M2 :      10116 micron
        Layer                 M3 :      16051 micron
        Layer                 M4 :      11851 micron
        Layer                 M5 :       7912 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1183 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via            VIA78SQ_C :          1
        Via          VIA78SQ_2x1 :         30
        Via     VIA78SQ(rot)_1x2 :          1
        Via       VIA67SQ_C(rot) :          1
        Via     VIA67SQ(rot)_1x2 :         97
        Via            VIA56SQ_C :          3
        Via     VIA56SQ(rot)_1x2 :         19
        Via          VIA56SQ_2x1 :        354
        Via       VIA45SQ_C(rot) :          5
        Via     VIA45SQ(rot)_1x2 :        945
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via            VIA34SQ_C :         18
        Via          VIA34SQ_2x1 :       2558
        Via     VIA34SQ(rot)_1x2 :        416
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :         68
        Via          VIA23SQ_2x1 :       1595
        Via     VIA23SQ(rot)_1x2 :       5652
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         59
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        394
        Via       VIA12SQ_C(rot) :         73
        Via              VIA12SQ :          2
        Via         VIA12SQ(rot) :          3
        Via     VIA12SQ(rot)_1x2 :       2155
        Via          VIA12SQ_2x1 :       3873
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        128
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.05% (18714 / 19282 vias)
 
    Layer VIA1       = 93.58% (6877   / 7349    vias)
        Weight 1     = 93.58% (6877    vias)
        Un-optimized =  6.42% (472     vias)
    Layer VIA2       = 99.08% (7328   / 7396    vias)
        Weight 1     = 99.08% (7328    vias)
        Un-optimized =  0.92% (68      vias)
    Layer VIA3       = 99.40% (2980   / 2998    vias)
        Weight 1     = 99.40% (2980    vias)
        Un-optimized =  0.60% (18      vias)
    Layer VIA4       = 99.52% (1028   / 1033    vias)
        Weight 1     = 99.52% (1028    vias)
        Un-optimized =  0.48% (5       vias)
    Layer VIA5       = 99.20% (373    / 376     vias)
        Weight 1     = 99.20% (373     vias)
        Un-optimized =  0.80% (3       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 
  Total double via conversion rate    = 97.05% (18714 / 19282 vias)
 
    Layer VIA1       = 93.58% (6877   / 7349    vias)
    Layer VIA2       = 99.08% (7328   / 7396    vias)
    Layer VIA3       = 99.40% (2980   / 2998    vias)
    Layer VIA4       = 99.52% (1028   / 1033    vias)
    Layer VIA5       = 99.20% (373    / 376     vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.05% (18714 / 19282 vias)
 
    Layer VIA1       = 93.58% (6877   / 7349    vias)
        Weight 1     = 93.58% (6877    vias)
        Un-optimized =  6.42% (472     vias)
    Layer VIA2       = 99.08% (7328   / 7396    vias)
        Weight 1     = 99.08% (7328    vias)
        Un-optimized =  0.92% (68      vias)
    Layer VIA3       = 99.40% (2980   / 2998    vias)
        Weight 1     = 99.40% (2980    vias)
        Un-optimized =  0.60% (18      vias)
    Layer VIA4       = 99.52% (1028   / 1033    vias)
        Weight 1     = 99.52% (1028    vias)
        Un-optimized =  0.48% (5       vias)
    Layer VIA5       = 99.20% (373    / 376     vias)
        Weight 1     = 99.20% (373     vias)
        Un-optimized =  0.80% (3       vias)
    Layer VIA6       = 98.98% (97     / 98      vias)
        Weight 1     = 98.98% (97      vias)
        Un-optimized =  1.02% (1       vias)
    Layer VIA7       = 96.88% (31     / 32      vias)
        Weight 1     = 96.88% (31      vias)
        Un-optimized =  3.12% (1       vias)
 

Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_effort_level                  :        high                
-concurrent_redundant_via_mode                          :        insert_at_high_cost 
-dbin_list_of_nets                                      :        {}                  
-eco_route_concurrent_redundant_via_effort_level        :        high                
-eco_route_concurrent_redundant_via_mode                :        reserve_space       
-enforce_voltage_areas                                  :        strict              
-extraction_mode                                        :        parallel            
-post_detail_route_fix_soft_violations                  :        true                
-post_detail_route_redundant_via_insertion              :        high                
-route_soft_rule_effort_level                           :        high                
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-check_patchable_drc_from_fixed_shapes                  :        true                
-default_port_external_gate_size                        :        0.004200            
-diode_libcell_names                                    :        {{ANTENNA_HVT} }    
-drc_convergence_effort_level                           :        high                
-insert_diodes_during_routing                           :        true                
-optimize_wire_via_effort_level                         :        high                
-pin_taper_mode                                         :        off                 
-repair_shorts_over_macros_effort_level                 :        high                
-timing_driven                                          :        false               
-use_wide_wire_to_input_pin                             :        true                
-use_wide_wire_to_output_pin                            :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   80  Proc 2508 

Redundant via optimization will attempt to replace the following vias: 

   VIA12SQ_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12SQ_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR1_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

  VIA12BAR2_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12LG_C(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12SQ(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR1(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA12BAR2(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG    -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

     VIA12LG(r) -> VIA12SQ_C_2x1    VIA12SQ_2x1    VIA12SQ_2x1(r) VIA12SQ_C_2x1(r)
                   VIA12SQ_C_1x2    VIA12SQ_1x2    VIA12SQ_1x2(r) VIA12SQ_C_1x2(r)

   VIA23SQ_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23SQ_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR1_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

  VIA23BAR2_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23LG_C(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23SQ(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR1(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA23BAR2(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG    -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

     VIA23LG(r) -> VIA23SQ_C_1x2(r) VIA23SQ_1x2(r) VIA23SQ_1x2    VIA23SQ_C_1x2   
                   VIA23SQ_C_2x1(r) VIA23SQ_2x1(r) VIA23SQ_2x1    VIA23SQ_C_2x1   

   VIA34SQ_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34SQ_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR1_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

  VIA34BAR2_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34LG_C(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34SQ(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR1(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA34BAR2(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG    -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

     VIA34LG(r) -> VIA34SQ_C_2x1    VIA34SQ_2x1    VIA34SQ_2x1(r) VIA34SQ_C_2x1(r)
                   VIA34SQ_C_1x2    VIA34SQ_1x2    VIA34SQ_1x2(r) VIA34SQ_C_1x2(r)

   VIA45SQ_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45SQ_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR1_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

  VIA45BAR2_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45LG_C(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45SQ(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR1(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA45BAR2(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG    -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

     VIA45LG(r) -> VIA45SQ_C_1x2(r) VIA45SQ_1x2(r) VIA45SQ_1x2    VIA45SQ_C_1x2   
                   VIA45SQ_C_2x1(r) VIA45SQ_2x1(r) VIA45SQ_2x1    VIA45SQ_C_2x1   

   VIA56SQ_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56SQ_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR1_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

  VIA56BAR2_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56LG_C(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56SQ(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR1(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA56BAR2(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG    -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

     VIA56LG(r) -> VIA56SQ_C_2x1    VIA56SQ_2x1    VIA56SQ_2x1(r) VIA56SQ_C_2x1(r)
                   VIA56SQ_C_1x2    VIA56SQ_1x2    VIA56SQ_1x2(r) VIA56SQ_C_1x2(r)

   VIA67SQ_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67SQ_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR1_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

  VIA67BAR2_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67LG_C(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67SQ(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR1(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA67BAR2(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG    -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

     VIA67LG(r) -> VIA67SQ_C_1x2(r) VIA67SQ_1x2(r) VIA67SQ_1x2    VIA67SQ_C_1x2   
                   VIA67SQ_C_2x1(r) VIA67SQ_2x1(r) VIA67SQ_2x1    VIA67SQ_C_2x1   

   VIA78SQ_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78SQ_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR1_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

  VIA78BAR2_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78LG_C(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78SQ(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR1(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

   VIA78BAR2(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG    -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA78LG(r) -> VIA78SQ_C_2x1    VIA78SQ_2x1    VIA78SQ_2x1(r) VIA78SQ_C_2x1(r)
                   VIA78SQ_C_1x2    VIA78SQ_1x2    VIA78SQ_1x2(r) VIA78SQ_C_1x2(r)

     VIA89_C    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA89_C(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89    -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

       VIA89(r) -> VIA89_C_1x2(r)  VIA89_1x2(r)  VIA89_1x2    VIA89_C_1x2   
                   VIA89_C_2x1(r)  VIA89_2x1(r)  VIA89_2x1    VIA89_C_2x1   

     VIA9RDL    -> VIA9RDL_2x1    VIA9RDL_1x2   



        There were 55 out of 7358 pins with no spots.

[Technology Processing] Elapsed real time: 0:00:00 
[Technology Processing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Technology Processing] Stage (MB): Used    7  Alloctr    7  Proc    0 
[Technology Processing] Total (MB): Used   75  Alloctr   81  Proc 2508 

Begin Redundant via insertion ...

Routed  1/11 Partitions, Violations =   0
Routed  2/11 Partitions, Violations =   0
Routed  3/11 Partitions, Violations =   0
Routed  4/11 Partitions, Violations =   0
Routed  5/11 Partitions, Violations =   0
Routed  6/11 Partitions, Violations =   0
Routed  7/11 Partitions, Violations =   0
Routed  8/11 Partitions, Violations =   0
Routed  9/11 Partitions, Violations =   0
Routed  10/11 Partitions, Violations =  0
Routed  11/11 Partitions, Violations =  0

RedundantVia finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    51439 micron
Total Number of Contacts =             19282
Total Number of Wires =                19737
Total Number of PtConns =              1603
Total Number of Routed Wires =       19737
Total Routed Wire Length =           51325 micron
Total Number of Routed Contacts =       19282
        Layer                 M1 :        240 micron
        Layer                 M2 :      10114 micron
        Layer                 M3 :      16051 micron
        Layer                 M4 :      11850 micron
        Layer                 M5 :       7911 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2576
        Via     VIA34SQ(rot)_1x2 :        416
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23SQ_2x1 :       1604
        Via     VIA23SQ(rot)_1x2 :       5707
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         61
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        357
        Via       VIA12SQ_C(rot) :         71
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3906
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

[RedundantVia] Elapsed real time: 0:00:01 
[RedundantVia] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[RedundantVia] Stage (MB): Used   15  Alloctr   15  Proc    0 
[RedundantVia] Total (MB): Used   83  Alloctr   89  Proc 2508 

Begin DRC fixing ...

[Dr init] Elapsed real time: 0:00:07 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Dr init] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Dr init] Total (MB): Used   83  Alloctr   89  Proc 2508 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 2080, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)
*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 4; diode mode 2
      Metal lay (M1)0; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA1)1; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M2)1; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA2)2; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M3)2; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA3)3; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M4)3; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M5)4; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M6)5; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA6)6; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M7)6; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA7)7; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M8)7; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 400.000 40000.000 0.000)
      Cut lay (VIA8)8; maxRatio 20.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 200.000 1000.000 0.000)
      Metal lay (M9)8; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.060 0.000 8000.000 50000.000 0.000)
      Cut lay (VIARDL)9; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MRDL)9; maxRatio 1000.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Start DR iteration 1: non-uniform partition

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
        @@@@ Total number of instance ports with antenna violations =   0


[Iter 1] Elapsed real time: 0:00:07 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 1] Stage (MB): Used   25  Alloctr   25  Proc    0 
[Iter 1] Total (MB): Used   91  Alloctr   97  Proc 2508 

End DR iteration 1 with 0 parts

        @@@@ Total nets not meeting constraints =       0

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR] Stage (MB): Used   10  Alloctr   10  Proc    0 
[DR] Total (MB): Used   76  Alloctr   83  Proc 2508 

Nets that have been changed:
Net 1 = test_pe_comp/test_shifter/n159
Net 2 = test_pe_comp/test_mult_add/n762
Net 3 = test_pe_comp/test_mult_add/n765
Net 4 = test_pe_comp/test_mult_add/n780
Net 5 = clk_G1B2I1
Net 6 = CTS_clk_CTO_delay21
Net 7 = n176
Net 8 = test_pe_comp/n321
Net 9 = test_pe_comp/n323
Net 10 = test_pe_comp/n341
Net 11 = test_pe_comp/n343
Net 12 = n57
Net 13 = n58
Net 14 = n59
Net 15 = n61
Net 16 = n50
Net 17 = n51
Net 18 = n52
Net 19 = n54
Net 20 = n55
Net 21 = n56
Net 22 = n179
Net 23 = n215
Net 24 = n244
Net 25 = n232
Net 26 = n231
Net 27 = n226
Net 28 = test_pe_comp/n353
Net 29 = inp_code[1]
Net 30 = op_c_reg[2]
Net 31 = inp_code[6]
Net 32 = op_b_val[12]
Net 33 = test_pe_comp/test_mult_add/n785
Net 34 = op_c_reg[11]
Net 35 = test_pe_comp/test_mult_add/n789
Net 36 = test_pe_comp/n6
Net 37 = test_pe_comp/n51
Net 38 = test_pe_comp/n101
Net 39 = test_pe_comp/n98
Net 40 = test_pe_comp/n99
Net 41 = test_pe_comp/n92
Net 42 = test_pe_comp/n89
Net 43 = test_pe_comp/n76
Net 44 = test_pe_comp/n124
Net 45 = test_pe_comp/n185
Net 46 = test_pe_comp/n180
Net 47 = test_pe_comp/n172
Net 48 = test_pe_comp/n165
Net 49 = test_pe_comp/n156
Net 50 = test_pe_comp/n152
Net 51 = test_pe_comp/n220
Net 52 = test_pe_comp/n215
Net 53 = test_pe_comp/n212
Net 54 = test_pe_comp/n211
Net 55 = test_pe_comp/n196
Net 56 = test_pe_comp/n188
Net 57 = test_pe_comp/n254
Net 58 = test_pe_comp/n252
Net 59 = test_pe_comp/n244
Net 60 = test_pe_comp/n238
Net 61 = test_pe_comp/n239
Net 62 = test_pe_comp/n236
Net 63 = test_pe_comp/n228
Net 64 = test_pe_comp/n227
Net 65 = test_pe_comp/n277
Net 66 = test_pe_comp/n274
Net 67 = test_pe_comp/GEN_ADD[0].full_add/n9
Net 68 = test_pe_comp/GEN_ADD[0].full_add/n8
Net 69 = test_pe_comp/GEN_ADD[0].full_add/n7
Net 70 = test_pe_comp/GEN_ADD[0].full_add/n6
Net 71 = test_pe_comp/GEN_ADD[0].full_add/n5
Net 72 = test_pe_comp/GEN_ADD[0].full_add/n1
Net 73 = test_pe_comp/n304
Net 74 = test_pe_comp/GEN_ADD[1].full_add/n6
Net 75 = test_pe_comp/GEN_ADD[1].full_add/n5
Net 76 = test_pe_comp/GEN_ADD[1].full_add/n1
Net 77 = test_pe_comp/GEN_ADD[0].full_add/n15
Net 78 = test_pe_comp/GEN_ADD[0].full_add/n14
Net 79 = test_pe_comp/GEN_ADD[0].full_add/n13
Net 80 = test_pe_comp/GEN_ADD[0].full_add/n12
Net 81 = test_pe_comp/GEN_ADD[0].full_add/n11
Net 82 = test_pe_comp/GEN_ADD[0].full_add/n10
Net 83 = test_pe_comp/add_a[1][0]
Net 84 = test_pe_comp/GEN_ADD[1].full_add/n15
Net 85 = test_pe_comp/GEN_ADD[1].full_add/n14
Net 86 = test_pe_comp/GEN_ADD[1].full_add/n10
Net 87 = test_pe_comp/GEN_ADD[1].full_add/n9
Net 88 = test_pe_comp/GEN_ADD[1].full_add/n8
Net 89 = test_pe_comp/GEN_ADD[1].full_add/n7
Net 90 = test_pe_comp/test_mult_add/n42
Net 91 = test_pe_comp/test_mult_add/n85
Net 92 = test_pe_comp/test_mult_add/n81
Net 93 = test_pe_comp/test_mult_add/n71
Net 94 = test_pe_comp/test_mult_add/n66
Net 95 = test_pe_comp/test_mult_add/n95
Net 96 = test_pe_comp/test_mult_add/n44
Net 97 = op_b[12]
Net 98 = test_pe_comp/test_mult_add/n113
Net 99 = test_pe_comp/test_mult_add/n149
Net 100 = test_pe_comp/test_mult_add/n171
.... and 56 other nets
Total number of changed nets = 156 (out of 2080)

[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[DR: Done] Stage (MB): Used    2  Alloctr    2  Proc    0 
[DR: Done] Total (MB): Used   68  Alloctr   75  Proc 2508 
[ECO: DR] Elapsed real time: 0:00:09 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:10
[ECO: DR] Stage (MB): Used   64  Alloctr   69  Proc    0 
[ECO: DR] Total (MB): Used   68  Alloctr   75  Proc 2508 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations and 0 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    51439 micron
Total Number of Contacts =             19282
Total Number of Wires =                19737
Total Number of PtConns =              1603
Total Number of Routed Wires =       19737
Total Routed Wire Length =           51325 micron
Total Number of Routed Contacts =       19282
        Layer                 M1 :        240 micron
        Layer                 M2 :      10114 micron
        Layer                 M3 :      16051 micron
        Layer                 M4 :      11850 micron
        Layer                 M5 :       7911 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2576
        Via     VIA34SQ(rot)_1x2 :        416
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23SQ_2x1 :       1604
        Via     VIA23SQ(rot)_1x2 :       5707
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         61
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        357
        Via       VIA12SQ_C(rot) :         71
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3906
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 2080
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = 0
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    51439 micron
Total Number of Contacts =             19282
Total Number of Wires =                19737
Total Number of PtConns =              1603
Total Number of Routed Wires =       19737
Total Routed Wire Length =           51325 micron
Total Number of Routed Contacts =       19282
        Layer                 M1 :        240 micron
        Layer                 M2 :      10114 micron
        Layer                 M3 :      16051 micron
        Layer                 M4 :      11850 micron
        Layer                 M5 :       7911 micron
        Layer                 M6 :       3905 micron
        Layer                 M7 :       1182 micron
        Layer                 M8 :        184 micron
        Layer                 M9 :          0 micron
        Layer               MRDL :          0 micron
        Via          VIA78SQ_2x1 :         31
        Via     VIA78SQ(rot)_1x2 :          1
        Via     VIA67SQ(rot)_1x2 :         98
        Via     VIA56SQ(rot)_1x2 :         20
        Via          VIA56SQ_2x1 :        356
        Via     VIA45SQ(rot)_1x2 :        950
        Via          VIA45SQ_2x1 :         82
        Via   VIA45SQ_C(rot)_2x1 :          1
        Via          VIA34SQ_2x1 :       2576
        Via     VIA34SQ(rot)_1x2 :        416
        Via        VIA34SQ_C_2x1 :          3
        Via   VIA34SQ_C(rot)_1x2 :          1
        Via        VIA34SQ_C_1x2 :          2
        Via       VIA23SQ_C(rot) :          2
        Via          VIA23SQ_2x1 :       1604
        Via     VIA23SQ(rot)_1x2 :       5707
        Via     VIA23SQ(rot)_2x1 :          1
        Via        VIA23SQ_C_1x2 :         16
        Via   VIA23SQ_C(rot)_2x1 :         61
        Via   VIA23SQ_C(rot)_1x2 :          5
        Via            VIA12SQ_C :        357
        Via       VIA12SQ_C(rot) :         71
        Via         VIA12SQ(rot) :          2
        Via     VIA12SQ(rot)_1x2 :       2162
        Via          VIA12SQ_2x1 :       3906
        Via          VIA12SQ_1x2 :          5
        Via     VIA12SQ(rot)_2x1 :         24
        Via   VIA12SQ_C(rot)_2x1 :        130
        Via        VIA12SQ_C_1x2 :        293
        Via        VIA12SQ_C_2x1 :        374
        Via   VIA12SQ_C(rot)_1x2 :         25

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
 
  The optimized via conversion rate based on total routed via count = 97.76% (18850 / 19282 vias)
 
    Layer VIA1       = 94.15% (6919   / 7349    vias)
        Weight 1     = 94.15% (6919    vias)
        Un-optimized =  5.85% (430     vias)
    Layer VIA2       = 99.97% (7394   / 7396    vias)
        Weight 1     = 99.97% (7394    vias)
        Un-optimized =  0.03% (2       vias)
    Layer VIA3       = 100.00% (2998   / 2998    vias)
        Weight 1     = 100.00% (2998    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA4       = 100.00% (1033   / 1033    vias)
        Weight 1     = 100.00% (1033    vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA5       = 100.00% (376    / 376     vias)
        Weight 1     = 100.00% (376     vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA6       = 100.00% (98     / 98      vias)
        Weight 1     = 100.00% (98      vias)
        Un-optimized =  0.00% (0       vias)
    Layer VIA7       = 100.00% (32     / 32      vias)
        Weight 1     = 100.00% (32      vias)
        Un-optimized =  0.00% (0       vias)
 
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 156 nets
[ECO: End] Elapsed real time: 0:00:10 
[ECO: End] Elapsed cpu  time: sys=0:00:00 usr=0:00:10 total=0:00:11
[ECO: End] Stage (MB): Used    0  Alloctr    0  Proc    0 
[ECO: End] Total (MB): Used    4  Alloctr    5  Proc 2508 
Information: RC extraction has been freed. (PSYN-503)
Information: connected 0 power ports and 0 ground ports
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/milkyway/saed32_io_wb. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram/milkyway/SRAM32NM. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/sram_lp/milkyway/saed32sram_lp. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/milkyway/saed32nm_hvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/milkyway/saed32nm_lvt_1p9m. (PSYN-878)
Information: linking reference library : /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/milkyway/saed32nm_rvt_1p9m. (PSYN-878)
Information: Loading local_link_library attribute {saed32hvt_ss0p95v125c.db, saed32rvt_ss0p95v125c.db, saed32lvt_ss0p95v125c.db}. (MWDC-290)

  Linking design 'test_pe'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              test_pe.CEL, etc
  saed32hvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db
  saed32rvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_rvt/db_nldm/saed32rvt_ss0p95v125c.db
  saed32lvt_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p95v125c.db
  saed32sram_ss0p95v125c (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/sram/db_nldm/saed32sram_ss0p95v125c.db
  saed32io_wb_ss0p95v125c_2p25v (library)
                              /cad/synopsys_EDK3/SAED32_EDK/lib/io_std/db_nldm/saed32io_wb_ss0p95v125c_2p25v.db
  dw_foundation.sldb (library)
                              /cad/synopsys/icc/M-2016.12-SP2/libraries/syn/dw_foundation.sldb

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Warning: Layer M3 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Warning: Layer M7 preferred routing direction is defined as H in design(CEL), but in library it's defined as V. (PSYN-485)
Floorplan loading succeeded.
Warning: physcell 'xofiller!SHFILL3_RVT!3214' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1324' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1604' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!759' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL2_RVT!41' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1296' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1719' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!379' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL3_RVT!1717' is of the wrong type. (UID-119)
Warning: physcell 'xofiller!SHFILL1_RVT!390' is of the wrong type. (UID-119)
Warning: ...3682 additional objects are of the wrong type. (UID-119)
Warning: Ignoring 3692 out of 5510 objects in collection '_sel10743' because they are not of type cell. (UID-445)
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[6]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[7]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[1]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[2]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[3]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[4]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[5]' from design 'test_debug_reg_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[25]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[26]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[27]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[28]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[29]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[31]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[16]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[17]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[18]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[19]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[20]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[21]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[22]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[23]' from design 'test_debug_reg_DataWidth16_0'
Removing port 'read_data[30]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[31]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[22]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[23]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[24]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[25]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[26]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[27]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[28]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[29]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[14]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[15]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[16]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[17]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[18]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[19]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[20]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[21]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[8]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[9]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[10]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[11]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[12]' from design 'test_lut_DataWidth1_0'
Removing port 'read_data[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[24]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[25]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[26]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[27]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[28]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[29]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[30]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[31]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[16]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[17]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[18]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[19]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[20]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[21]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[22]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[23]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[8]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[9]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[10]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[11]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[12]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[13]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[14]' from design 'test_lut_DataWidth1_0'
Removing port 'cfg_d[15]' from design 'test_lut_DataWidth1_0'
Removing port 'carry_out[0]' from design 'test_pe_comp_unq1_0'
Removing port 'op_code[7]' from design 'test_pe_comp_unq1_0'
Design has 0 tie high net(s):


Design has 10 tie low net(s):

  net test_opt_reg_file/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_file/data_in_reg_reg[0][15]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SI
      test_opt_reg_file/data_in_reg_reg[0][12]/SE
      test_opt_reg_file/data_in_reg_reg[0][12]/SI
      test_opt_reg_file/data_in_reg_reg[0][13]/SE
      test_opt_reg_file/data_in_reg_reg[0][13]/SI
      test_opt_reg_file/data_in_reg_reg[0][14]/SE
      test_opt_reg_file/data_in_reg_reg[0][14]/SI
      test_opt_reg_file/data_in_reg_reg[0][15]/SE
      test_opt_reg_file/data_in_reg_reg[0][7]/SI
      test_opt_reg_file/data_in_reg_reg[0][8]/SE
      test_opt_reg_file/data_in_reg_reg[0][8]/SI
      test_opt_reg_file/data_in_reg_reg[0][9]/SE
      test_opt_reg_file/data_in_reg_reg[0][9]/SI
      test_opt_reg_file/data_in_reg_reg[0][10]/SE
      test_opt_reg_file/data_in_reg_reg[0][10]/SI
      test_opt_reg_file/data_in_reg_reg[0][11]/SE
      test_opt_reg_file/data_in_reg_reg[0][3]/SI
      test_opt_reg_file/data_in_reg_reg[0][4]/SE
      test_opt_reg_file/data_in_reg_reg[0][4]/SI
      test_opt_reg_file/data_in_reg_reg[0][5]/SE
      test_opt_reg_file/data_in_reg_reg[0][5]/SI
      test_opt_reg_file/data_in_reg_reg[0][6]/SE
      test_opt_reg_file/data_in_reg_reg[0][6]/SI
      test_opt_reg_file/data_in_reg_reg[0][7]/SE
      test_opt_reg_file/clk_gate_data_in_reg_reg[0]/TE
      test_opt_reg_file/data_in_reg_reg[0][0]/SE
      test_opt_reg_file/data_in_reg_reg[0][0]/SI
      test_opt_reg_file/data_in_reg_reg[0][1]/SE
      test_opt_reg_file/data_in_reg_reg[0][1]/SI
      test_opt_reg_file/data_in_reg_reg[0][2]/SE
      test_opt_reg_file/data_in_reg_reg[0][2]/SI
      test_opt_reg_file/data_in_reg_reg[0][3]/SE

  net test_opt_reg_a/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_a/data_in_reg_reg[15]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SI
      test_opt_reg_a/data_in_reg_reg[12]/SE
      test_opt_reg_a/data_in_reg_reg[12]/SI
      test_opt_reg_a/data_in_reg_reg[13]/SE
      test_opt_reg_a/data_in_reg_reg[13]/SI
      test_opt_reg_a/data_in_reg_reg[14]/SE
      test_opt_reg_a/data_in_reg_reg[14]/SI
      test_opt_reg_a/data_in_reg_reg[15]/SE
      test_opt_reg_a/data_in_reg_reg[7]/SI
      test_opt_reg_a/data_in_reg_reg[8]/SE
      test_opt_reg_a/data_in_reg_reg[8]/SI
      test_opt_reg_a/data_in_reg_reg[9]/SE
      test_opt_reg_a/data_in_reg_reg[9]/SI
      test_opt_reg_a/data_in_reg_reg[10]/SE
      test_opt_reg_a/data_in_reg_reg[10]/SI
      test_opt_reg_a/data_in_reg_reg[11]/SE
      test_opt_reg_a/data_in_reg_reg[3]/SI
      test_opt_reg_a/data_in_reg_reg[4]/SE
      test_opt_reg_a/data_in_reg_reg[4]/SI
      test_opt_reg_a/data_in_reg_reg[5]/SE
      test_opt_reg_a/data_in_reg_reg[5]/SI
      test_opt_reg_a/data_in_reg_reg[6]/SE
      test_opt_reg_a/data_in_reg_reg[6]/SI
      test_opt_reg_a/data_in_reg_reg[7]/SE
      test_opt_reg_a/clk_gate_data_in_reg_reg/TE
      test_opt_reg_a/data_in_reg_reg[0]/SE
      test_opt_reg_a/data_in_reg_reg[0]/SI
      test_opt_reg_a/data_in_reg_reg[1]/SE
      test_opt_reg_a/data_in_reg_reg[1]/SI
      test_opt_reg_a/data_in_reg_reg[2]/SE
      test_opt_reg_a/data_in_reg_reg[2]/SI
      test_opt_reg_a/data_in_reg_reg[3]/SE

  net test_opt_reg_c/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_c/data_in_reg_reg[15]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SI
      test_opt_reg_c/data_in_reg_reg[12]/SE
      test_opt_reg_c/data_in_reg_reg[12]/SI
      test_opt_reg_c/data_in_reg_reg[13]/SE
      test_opt_reg_c/data_in_reg_reg[13]/SI
      test_opt_reg_c/data_in_reg_reg[14]/SE
      test_opt_reg_c/data_in_reg_reg[14]/SI
      test_opt_reg_c/data_in_reg_reg[15]/SE
      test_opt_reg_c/data_in_reg_reg[7]/SI
      test_opt_reg_c/data_in_reg_reg[8]/SE
      test_opt_reg_c/data_in_reg_reg[8]/SI
      test_opt_reg_c/data_in_reg_reg[9]/SE
      test_opt_reg_c/data_in_reg_reg[9]/SI
      test_opt_reg_c/data_in_reg_reg[10]/SE
      test_opt_reg_c/data_in_reg_reg[10]/SI
      test_opt_reg_c/data_in_reg_reg[11]/SE
      test_opt_reg_c/data_in_reg_reg[3]/SI
      test_opt_reg_c/data_in_reg_reg[4]/SE
      test_opt_reg_c/data_in_reg_reg[4]/SI
      test_opt_reg_c/data_in_reg_reg[5]/SE
      test_opt_reg_c/data_in_reg_reg[5]/SI
      test_opt_reg_c/data_in_reg_reg[6]/SE
      test_opt_reg_c/data_in_reg_reg[6]/SI
      test_opt_reg_c/data_in_reg_reg[7]/SE
      test_opt_reg_c/clk_gate_data_in_reg_reg/TE
      test_opt_reg_c/data_in_reg_reg[0]/SE
      test_opt_reg_c/data_in_reg_reg[0]/SI
      test_opt_reg_c/data_in_reg_reg[1]/SE
      test_opt_reg_c/data_in_reg_reg[1]/SI
      test_opt_reg_c/data_in_reg_reg[2]/SE
      test_opt_reg_c/data_in_reg_reg[2]/SI
      test_opt_reg_c/data_in_reg_reg[3]/SE

  net test_debug_data/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_data/debug_val_reg[15]/SI
      test_debug_data/debug_val_reg[11]/SI
      test_debug_data/debug_val_reg[12]/SE
      test_debug_data/debug_val_reg[12]/SI
      test_debug_data/debug_val_reg[13]/SE
      test_debug_data/debug_val_reg[13]/SI
      test_debug_data/debug_val_reg[14]/SE
      test_debug_data/debug_val_reg[14]/SI
      test_debug_data/debug_val_reg[15]/SE
      test_debug_data/debug_val_reg[7]/SI
      test_debug_data/debug_val_reg[8]/SE
      test_debug_data/debug_val_reg[8]/SI
      test_debug_data/debug_val_reg[9]/SE
      test_debug_data/debug_val_reg[9]/SI
      test_debug_data/debug_val_reg[10]/SE
      test_debug_data/debug_val_reg[10]/SI
      test_debug_data/debug_val_reg[11]/SE
      test_debug_data/debug_val_reg[3]/SI
      test_debug_data/debug_val_reg[4]/SE
      test_debug_data/debug_val_reg[4]/SI
      test_debug_data/debug_val_reg[5]/SE
      test_debug_data/debug_val_reg[5]/SI
      test_debug_data/debug_val_reg[6]/SE
      test_debug_data/debug_val_reg[6]/SI
      test_debug_data/debug_val_reg[7]/SE
      test_debug_data/clk_gate_debug_val_reg/TE
      test_debug_data/debug_val_reg[0]/SE
      test_debug_data/debug_val_reg[0]/SI
      test_debug_data/debug_val_reg[1]/SE
      test_debug_data/debug_val_reg[1]/SI
      test_debug_data/debug_val_reg[2]/SE
      test_debug_data/debug_val_reg[2]/SI
      test_debug_data/debug_val_reg[3]/SE

  net test_lut/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_lut/GEN_LUT[0].lut_reg[7]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SI
      test_lut/GEN_LUT[0].lut_reg[4]/SE
      test_lut/GEN_LUT[0].lut_reg[4]/SI
      test_lut/GEN_LUT[0].lut_reg[5]/SE
      test_lut/GEN_LUT[0].lut_reg[5]/SI
      test_lut/GEN_LUT[0].lut_reg[6]/SE
      test_lut/GEN_LUT[0].lut_reg[6]/SI
      test_lut/GEN_LUT[0].lut_reg[7]/SE
      test_lut/clk_gate_GEN_LUT[0].lut_reg/TE
      test_lut/GEN_LUT[0].lut_reg[0]/SE
      test_lut/GEN_LUT[0].lut_reg[0]/SI
      test_lut/GEN_LUT[0].lut_reg[1]/SE
      test_lut/GEN_LUT[0].lut_reg[1]/SI
      test_lut/GEN_LUT[0].lut_reg[2]/SE
      test_lut/GEN_LUT[0].lut_reg[2]/SI
      test_lut/GEN_LUT[0].lut_reg[3]/SE

  net SNPS_LOGIC0 connects with following port(s) or pin(s):
      op_code_reg[15]/SE
      op_code_reg[15]/SI
      op_code_reg[11]/SE
      op_code_reg[11]/SI
      op_code_reg[12]/SE
      op_code_reg[12]/SI
      op_code_reg[13]/SE
      op_code_reg[13]/SI
      op_code_reg[14]/SE
      op_code_reg[14]/SI
      op_code_reg[7]/SE
      op_code_reg[7]/SI
      op_code_reg[8]/SE
      op_code_reg[8]/SI
      op_code_reg[9]/SE
      op_code_reg[9]/SI
      op_code_reg[10]/SE
      op_code_reg[10]/SI
      op_code_reg[3]/SE
      op_code_reg[3]/SI
      op_code_reg[4]/SE
      op_code_reg[4]/SI
      op_code_reg[5]/SE
      op_code_reg[5]/SI
      op_code_reg[6]/SE
      op_code_reg[6]/SI
      inp_code_reg[15]/SE
      inp_code_reg[15]/SI
      op_code_reg[0]/SE
      op_code_reg[0]/SI
      op_code_reg[1]/SE
      op_code_reg[1]/SI
      op_code_reg[2]/SE
      op_code_reg[2]/SI
      inp_code_reg[11]/SE
      inp_code_reg[11]/SI
      inp_code_reg[12]/SE
      inp_code_reg[12]/SI
      inp_code_reg[13]/SE
      inp_code_reg[13]/SI
      inp_code_reg[14]/SE
      inp_code_reg[14]/SI
      inp_code_reg[7]/SE
      inp_code_reg[7]/SI
      inp_code_reg[8]/SE
      inp_code_reg[8]/SI
      inp_code_reg[9]/SE
      inp_code_reg[9]/SI
      inp_code_reg[10]/SE
      inp_code_reg[10]/SI
      inp_code_reg[3]/SE
      inp_code_reg[3]/SI
      inp_code_reg[4]/SE
      inp_code_reg[4]/SI
      inp_code_reg[5]/SE
      inp_code_reg[5]/SI
      inp_code_reg[6]/SE
      inp_code_reg[6]/SI
      inp_code_reg[0]/SE
      inp_code_reg[0]/SI
      inp_code_reg[1]/SE
      inp_code_reg[1]/SI
      inp_code_reg[2]/SE
      inp_code_reg[2]/SI
      clk_gate_op_code_reg/TE

  net test_opt_reg_f/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_f/data_in_reg_reg[0]/SE
      test_opt_reg_f/data_in_reg_reg[0]/SI

  net test_opt_reg_e/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_e/data_in_reg_reg[0]/SE
      test_opt_reg_e/data_in_reg_reg[0]/SI

  net test_opt_reg_d/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_opt_reg_d/data_in_reg_reg[0]/SE
      test_opt_reg_d/data_in_reg_reg[0]/SI

  net test_debug_bit/SNPS_LOGIC0 connects with following port(s) or pin(s):
      test_debug_bit/debug_val_reg[0]/SE
      test_debug_bit/debug_val_reg[0]/SI



-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 2 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 3 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 4 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 5 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 6 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 7 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 8 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 9 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 10 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 11 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 12 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 13 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 14 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
Total area error in layer 15 is 0.  Elapsed =    0:00:01, CPU =    0:00:00
ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][5] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][3] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[15] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[10] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_a/data_in_reg_reg[11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][7] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][6] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][2] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][11] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][13] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_file/data_in_reg_reg[0][12] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[14] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[8] QN doesn't connect to any net.

ERROR : OUTPUT PortInst test_opt_reg_c/data_in_reg_reg[0] QN doesn't connect to any net.

ERROR : There are more errors than default Max Error Number 20.
** Total Floating ports are 20.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:01, CPU =    0:00:00
Update error cell ...
1
icc_shell> start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
icc_shell> source ./07_streamout.tcl
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vddpst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_n' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vsspst_s' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vdd' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_vss' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_clk' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_reset' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_a' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('0') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_x' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Warning: No cell objects matched 'bond_pad_y' (SEL-004)
Error: Value for list 'arguments' must have 1 elements. (CMD-036)
Error: Invalid point option value specified ('84.71') (HDUEDIT-011)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Information: Updating database...
Information: Updating top database 'test_pe.CEL;1'. (MWDC-255)
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
Generating description for top level cell.
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_3
Processing module test_opt_reg_DataWidth16_3
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0
Processing module test_opt_reg_file_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0_2
Processing module test_opt_reg_DataWidth16_2
Processing module SNPS_CLOCK_GATE_HIGH_test_pe_0
Processing module test_debug_reg_DataWidth1_0
Processing module SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0
Processing module test_debug_reg_DataWidth16_0
Processing module SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0
Processing module test_lut_DataWidth1_0
Processing module test_shifter_unq1_DataWidth16_0
Processing module test_mult_add_DataWidth16_0
Processing module test_cmpr_0
Processing module test_full_add_DataWidth16_3
Processing module test_full_add_DataWidth16_2
Processing module test_pe_comp_unq1_0
Processing module test_opt_reg_DataWidth1_5
Processing module test_opt_reg_DataWidth1_4
Processing module test_opt_reg_DataWidth1_3
Processing module test_pe
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.

Warning: Pin VSS of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW128x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW16x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x22 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x39 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW32x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x16 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x4 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM2RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW1024x8 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x46 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW128x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x46 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x48 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW256x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW32x50 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW512x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x128 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x32 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x34 has no physical location. (APL-028)
Warning: Pin VDD of reference cell SRAM1RW64x8 has no physical location. (APL-028)
Warning: Pin VSS of reference cell SRAM1RW64x8 has no physical location. (APL-028)
  Loading design 'test_pe'




Information: Library Manufacturing Grid(GridResolution) : 1
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: Layer M1 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M8 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer M9 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MRDL is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: extraction with 2 threads (RCEX-208)
Warning: Net 'SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_c/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_file/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_a/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_bit/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_debug_data/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_lut/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_f/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_e/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Warning: Net 'test_opt_reg_d/SNPS_LOGIC0' is not fully connected and will be estimated. (RCEX-060)
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is -40/25/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: design is either fully routed or in placement stage.
Writing SPEF to ./test_pe.spef.max ...
Writing SPEF to ./test_pe.spef.min ...
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: Input delay ('rise') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Input delay ('fall') on clock port 'clk' will be added to the clock's propagated skew. (TIM-112)
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named test_pe. (UIG-5)
Error: unknown command '1' (CMD-005)


    while executing
"1 {}"
Removing physical design 'test_pe'
Preparing data for query................... 
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Warning: Unit conflict found: Milkyway technology file current unit is mA; main library current unit is uA. (IFS-007)
Warning: Unit conflict found: Milkyway technology file power unit is mW; main library power unit is uW. (IFS-007)
Information: Opened "test_pe.CEL;1" from "/home/akashl/saed32_pnr_pipecleaner/pnr/test_pe_mwlib" library. (MWUI-068)
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
The layer map file </cad/synopsys/SAED_PDK32nm/techfiles/saed32nm_1p9m_gdsout.map> specified through -map_layer is used during stream out!
Warning: Ignore invalid line 1 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 2 : # SAED 32/28nm 1p9m gds mapping file                                                   #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 3 : #                                                                                      #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 4 : # Revision History:                                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 5 : # Rev.         date            what                                                    #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 6 : # -------------------------------------------------------------------------------------        #       
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 7 : # 1.0          02/Feb/2011     (First draft)                                           #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 8 : # 1.1          31/Jan/2012     Added (Mx text) layers                                  #
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 9 : #########################################################################################
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 10 : #layerName    layerPurpose    layerNo.        layerDataType
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 11 : NWELL  drawing        1 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 12 : DNW    drawing        2 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 13 : DIFF   drawing        3 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 14 : PIMP   drawing        4 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 15 : NIMP   drawing        5 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 16 : DIFF_18        drawing        6 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 17 : PAD    drawing        7 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 18 : ESD_25         drawing        8 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 19 : SBLK   drawing        9 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 20 : PO     drawing        10 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 21 : M1     drawing        11 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 22 : VIA1     drawing      12 0 
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 23 : M2     drawing        13 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 24 : VIA2   drawing        14 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 25 : M3     drawing        15 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 26 : VIA3   drawing        16 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 27 : M4     drawing        17 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 28 : VIA4   drawing        18 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 29 : M5     drawing        19 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 30 : VIA5   drawing        20 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 31 : M6     drawing        21 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 32 : VIA6   drawing        22 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 33 : M7     drawing        23 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 34 : VIA7   drawing        24 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 35 : M8     drawing        25 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 36 : VIA8   drawing        26 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 37 : M9     drawing        27 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 38 : CO     drawing        28 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 39 : HVTIMP   drawing      29 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 40 : LVTIMP   drawing      30 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 41 : M1PIN  drawing        31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 42 : M2PIN  drawing        32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 43 : M3PIN  drawing        33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 44 : M4PIN  drawing        34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 45 : M5PIN  drawing        35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 46 : M6PIN  drawing        36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 47 : M7PIN  drawing        37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 48 : M8PIN  drawing        38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 49 : M9PIN  drawing        39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 50 : M1     text           31 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 51 : M2     text           32 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 52 : M3     text           33 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 53 : M4     text           34 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 54 : M5     text           35 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 55 : M6     text           36 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 56 : M7     text           37 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 57 : M8     text           38 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 58 : M9     text           39 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 59 : MRDL     drawing      41 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 60 : VIARDL         drawing        42 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 61 : MRPIN  drawing        43 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 62 : HOTNWL   drawing      44 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 63 : DIOD   drawing        46 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 64 : BJTMY    drawing      47 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 65 : RNW    drawing        48 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 66 : RMARK  drawing        49 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 67 : LOGO   drawing        51 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 68 : IP     drawing        52 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 69 : PrBoundary     drawing        50 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 70 : RM1    drawing        53 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 71 : RM2    drawing        54 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 72 : RM3    drawing        55 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 73 : RM4    drawing        56 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 74 : RM5    drawing        57 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 75 : RM6    drawing        58 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 76 : RM7    drawing        59 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 77 : RM8    drawing        60 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 78 : RM9    drawing        61 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 79 : DM1EXCL        drawing        64 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 80 : DM2EXCL        drawing        65 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 81 : DM3EXCL        drawing        66 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 82 : DM4EXCL        drawing        67 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 83 : DM5EXCL        drawing        68 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 84 : DM6EXCL        drawing        69 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 85 : DM7EXCL        drawing        70 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 86 : DM8EXCL        drawing        71 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 87 : DM9EXCL        drawing        72 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 88 : DIFFEXCL drawing      73 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 89 : POEXCL         drawing        74 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 90 : DIFF_25        drawing        75 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 91 : CBMMARK  drawing   76 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 92 : CTMMARK  drawing   77 0
 in layer mapping file. (MWSTRM-063)
Warning: Ignore invalid line 93 : METDMY   drawing   78 0 in layer mapping file. (MWSTRM-063)
Outputting Cell MUX21X1_LVT.CEL
Outputting Cell NAND2X0_RVT.CEL
Outputting Cell NAND3X0_RVT.CEL
Outputting Cell NBUFFX2_HVT.CEL
Outputting Cell OAI221X1_HVT.CEL
Outputting Cell NBUFFX4_HVT.CEL
Outputting Cell OAI222X1_HVT.CEL
Outputting Cell NBUFFX2_LVT.CEL
Outputting Cell NBUFFX8_HVT.CEL
Outputting Cell NBUFFX4_LVT.CEL
Outputting Cell NBUFFX8_LVT.CEL
Outputting Cell CGLPPRX2_LVT.CEL
Outputting Cell CGLPPRX8_LVT.CEL
Outputting Cell CGLPPRX2_RVT.CEL
Outputting Cell SHFILL1_RVT.CEL
Outputting Cell SHFILL2_RVT.CEL
Outputting Cell SHFILL3_RVT.CEL
Outputting Cell NBUFFX16_LVT.CEL
Outputting Cell SHFILL64_RVT.CEL
Outputting Cell SDFFARX1_HVT.CEL
Outputting Cell SDFFARX2_HVT.CEL
Outputting Cell SDFFARX1_LVT.CEL
Outputting Cell SDFFARX2_LVT.CEL
Outputting Cell SHFILL128_RVT.CEL
Outputting Cell test_pe.CEL
Outputting Cell AO21X1_HVT.CEL
Outputting Cell AO22X1_HVT.CEL
Outputting Cell AO21X2_HVT.CEL
Outputting Cell AO22X2_HVT.CEL
Outputting Cell AO22X1_LVT.CEL
Outputting Cell AO22X2_LVT.CEL
Outputting Cell AO22X1_RVT.CEL
Outputting Cell AND2X1_HVT.CEL
Outputting Cell AND3X1_HVT.CEL
Outputting Cell AND2X2_HVT.CEL
Outputting Cell AND4X1_HVT.CEL
Outputting Cell AND3X2_HVT.CEL
Outputting Cell AND2X4_HVT.CEL
Outputting Cell AND3X4_HVT.CEL
Outputting Cell INVX0_HVT.CEL
Outputting Cell INVX2_HVT.CEL
Outputting Cell INVX4_HVT.CEL
Outputting Cell INVX0_LVT.CEL
Outputting Cell INVX1_LVT.CEL
Outputting Cell INVX2_LVT.CEL
Outputting Cell INVX8_HVT.CEL
Outputting Cell AO221X1_HVT.CEL
Outputting Cell AO222X1_HVT.CEL
Outputting Cell INVX0_RVT.CEL
Outputting Cell AO221X2_HVT.CEL
Outputting Cell OR2X1_HVT.CEL
Outputting Cell INVX1_RVT.CEL
Outputting Cell OR3X1_HVT.CEL
Outputting Cell OR2X2_HVT.CEL
Outputting Cell INVX2_RVT.CEL
Outputting Cell OR4X1_HVT.CEL
Outputting Cell OR2X4_HVT.CEL
Outputting Cell OR3X4_HVT.CEL
Outputting Cell OR2X1_LVT.CEL
Outputting Cell FADDX1_HVT.CEL
Outputting Cell FADDX2_HVT.CEL
Outputting Cell FADDX2_LVT.CEL
Outputting Cell HADDX1_HVT.CEL
Outputting Cell HADDX2_HVT.CEL
Outputting Cell AOI22X1_HVT.CEL
Outputting Cell AOI22X2_HVT.CEL
Outputting Cell HADDX2_LVT.CEL
Outputting Cell OA21X1_HVT.CEL
Outputting Cell OA22X1_HVT.CEL
Outputting Cell OA21X1_LVT.CEL
Outputting Cell INVX32_LVT.CEL
Outputting Cell NOR2X0_HVT.CEL
Outputting Cell AOI222X1_HVT.CEL
Outputting Cell NOR3X0_HVT.CEL
Outputting Cell NOR4X1_HVT.CEL
Outputting Cell NOR2X4_HVT.CEL
Outputting Cell OA221X1_HVT.CEL
Outputting Cell OA222X1_HVT.CEL
Outputting Cell OA222X2_HVT.CEL
Outputting Cell OAI21X1_HVT.CEL
Outputting Cell OAI22X1_HVT.CEL
Outputting Cell NAND2X0_HVT.CEL
Outputting Cell NAND3X0_HVT.CEL
Outputting Cell NAND4X0_HVT.CEL
Outputting Cell NAND2X2_HVT.CEL
Outputting Cell NAND3X2_HVT.CEL
Outputting Cell NAND2X4_HVT.CEL
Outputting Cell NAND2X0_LVT.CEL
Outputting Cell MUX21X1_HVT.CEL
Outputting Cell NAND3X4_HVT.CEL
Outputting Cell NAND3X0_LVT.CEL
Outputting Cell NAND4X0_LVT.CEL
Outputting Cell MUX41X1_HVT.CEL
====> TOTAL CELLS OUTPUT: 93 <====
Outputting Contact $$VIA12SQ_C
Outputting Contact $$VIA12SQ
Outputting Contact $$VIA23SQ_C
Outputting Contact $$VIA9RDL
Outputting Contact $$VIA89_C_250_250_12_12
Outputting Contact $$VIA89_C_250_250_12_24
Outputting Contact $$VIA78SQ_C_120_120_25_1
Outputting Contact $$VIA67SQ_C_120_120_25_1
Outputting Contact $$VIA56SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_25_1
Outputting Contact $$VIA34SQ_C_120_120_25_1
Outputting Contact $$VIA23SQ_C_120_120_25_1
Outputting Contact $$VIA12SQ_C_120_120_25_1
Outputting Contact $$VIA45SQ_C_120_120_1_2
Outputting Contact $$VIA23SQ_120_120_1_2
Outputting Contact $$VIA34SQ_C_120_120_1_2
Outputting Contact $$VIA34SQ_C_120_120_2_1
Outputting Contact $$VIA23SQ_C_120_120_2_1
Outputting Contact $$VIA12SQ_120_120_1_2
Outputting Contact $$VIA12SQ_C_120_120_2_1
Outputting Contact $$VIA23SQ_C_120_120_1_2
Outputting Contact $$VIA12SQ_C_120_120_1_2
Outputting Contact $$VIA56SQ_120_120_2_1
Outputting Contact $$VIA45SQ_120_120_2_1
Outputting Contact $$VIA34SQ_120_120_2_1
Outputting Contact $$VIA23SQ_120_120_2_1
Outputting Contact $$VIA12SQ_120_120_2_1
Outputting Contact $$VIA78SQ_120_120_2_1
Outputting Contact $$VIA67SQ_120_120_2_1
write_gds completed successfully!
icc_shell> quit
icc_shell> gui_stop
icc_shell> quit
Error: unknown command '1' (CMD-005)


    while executing
"1 {}"

Thank you...

