module top_module (
    input clk,
    input [7:0] in,
    output [7:0] anyedge
);reg [7:0]ps;
always@(posedge clk)
    begin
        ps<=in;
        anyedge<=ps^in;
    end
endmodule
