Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Mar 15 19:06:16 2025
| Host         : arch running 64-bit unknown
| Command      : report_control_sets -verbose -file MATRIX_VECTOR_control_sets_placed.rpt
| Design       : MATRIX_VECTOR
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    21 |
|    Minimum number of control sets                        |    21 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    21 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    10 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             164 |           65 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             108 |           31 |
| Yes          | No                    | No                     |              47 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             267 |           81 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|          Clock Signal          |                     Enable Signal                     |                    Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/vector_done_i_1_n_0             | matrix_vector_reset_IBUF                               |                1 |              1 |         1.00 |
|  matrix_vector_clock_IBUF_BUFG | uart_transmitter/uart_transmitter_output_i_2_n_0      | matrix_vector_control/matrix_vector_control_done_reg_0 |                1 |              1 |         1.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | matrix_vector_control/matrix_vector_control_reset_out  |                1 |              4 |         4.00 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/matrix_vector_control_reset_out |                                                        |                3 |              4 |         1.33 |
|  matrix_vector_clock_IBUF_BUFG | cell_1/multiplier/b_btint_b_next                      |                                                        |                2 |              7 |         3.50 |
|  matrix_vector_clock_IBUF_BUFG | cell_2/multiplier/b_btint_b_next                      |                                                        |                1 |              7 |         7.00 |
|  matrix_vector_clock_IBUF_BUFG | cell_3/multiplier/b_btint_b_next                      |                                                        |                2 |              7 |         3.50 |
|  matrix_vector_clock_IBUF_BUFG | cell_0/multiplier/b_btint_b_next                      |                                                        |                1 |              7 |         7.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | matrix_vector_reset_IBUF                               |                4 |              8 |         2.00 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/matrix_vector_control_done_next | matrix_vector_reset_IBUF                               |                8 |             10 |         1.25 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/p_0_in                          |                                                        |                8 |             15 |         1.88 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | cell_0/multiplier/SS[0]                                |                6 |             24 |         4.00 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | cell_2/multiplier/SS[0]                                |                5 |             24 |         4.80 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | cell_1/multiplier/SS[0]                                |                7 |             24 |         3.43 |
|  matrix_vector_clock_IBUF_BUFG |                                                       | cell_3/multiplier/SS[0]                                |                8 |             24 |         3.00 |
|  matrix_vector_clock_IBUF_BUFG | uart_transmitter/j                                    | uart_transmitter/j[30]_i_1_n_0                         |                8 |             28 |         3.50 |
|  matrix_vector_clock_IBUF_BUFG | uart_transmitter/k0                                   | uart_transmitter/k0[31]_i_1_n_0                        |                9 |             32 |         3.56 |
|  matrix_vector_clock_IBUF_BUFG | uart_transmitter/k                                    | uart_transmitter/k[31]_i_1_n_0                         |                9 |             32 |         3.56 |
|  matrix_vector_clock_IBUF_BUFG | uart_transmitter/i                                    | uart_transmitter/i[31]_i_1_n_0                         |                9 |             32 |         3.56 |
|  matrix_vector_clock_IBUF_BUFG | matrix_vector_control/index[127]_i_1_n_0              | matrix_vector_reset_IBUF                               |               36 |            131 |         3.64 |
|  matrix_vector_clock_IBUF_BUFG |                                                       |                                                        |               65 |            164 |         2.52 |
+--------------------------------+-------------------------------------------------------+--------------------------------------------------------+------------------+----------------+--------------+


