

================================================================
== Vitis HLS Report for 'dense'
================================================================
* Date:           Sun Jan 17 13:42:01 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.209 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1996|     1996|  19.960 us|  19.960 us|  1996|  1996|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |       10|       10|         1|          1|          1|    10|       yes|
        |- dense_for_flat   |     1970|     1970|        21|         10|          1|   196|       yes|
        |- VITIS_LOOP_60_2  |       10|       10|         2|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    5|     348|    762|    -|
|Memory           |       20|    -|      64|      5|    -|
|Multiplexer      |        -|    -|       -|    439|    -|
|Register         |        -|    -|     924|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       20|    5|    1336|   1303|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        7|    2|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_full_dsp_1_U66  |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U67   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  321|    0|
    |mul_2ns_9ns_10_1_1_U68              |mul_2ns_9ns_10_1_1              |        0|   0|    0|   51|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   5|  348|  762|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |         Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_array_U      |dense_dense_array      |        0|  64|   5|    0|    10|   32|     1|          320|
    |dense_weights_0_U  |dense_dense_weights_0  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_1_U  |dense_dense_weights_1  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_2_U  |dense_dense_weights_2  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_3_U  |dense_dense_weights_3  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_4_U  |dense_dense_weights_4  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_5_U  |dense_dense_weights_5  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_6_U  |dense_dense_weights_6  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_7_U  |dense_dense_weights_7  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_8_U  |dense_dense_weights_8  |        2|   0|   0|    0|   784|   32|     1|        25088|
    |dense_weights_9_U  |dense_dense_weights_9  |        2|   0|   0|    0|   784|   32|     1|        25088|
    +-------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                       |       20|  64|   5|    0|  7850|  352|    11|       251200|
    +-------------------+-----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_444_p2                 |         +|   0|  0|  15|           8|           1|
    |add_ln60_fu_479_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_21_fu_422_p2                 |         +|   0|  0|  13|           4|           1|
    |empty_24_fu_460_p2                 |         +|   0|  0|  13|          10|          10|
    |ap_block_pp1_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state27_pp2_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_pp1_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |exitcond126_fu_428_p2              |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln49_fu_450_p2                |      icmp|   0|  0|  11|           8|           7|
    |icmp_ln60_fu_485_p2                |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1            |       xor|   0|  0|   2|           2|           1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  97|          50|          37|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  81|         17|    1|         17|
    |ap_enable_reg_pp1_iter2          |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |  14|          3|    1|          3|
    |ap_phi_mux_i_phi_fu_361_p4       |   9|          2|    8|         16|
    |dense_array_address0             |  59|         11|    4|         44|
    |dense_array_address1             |  59|         11|    4|         44|
    |dense_array_d0                   |  14|          3|   32|         96|
    |dense_to_softmax_stream_V_blk_n  |   9|          2|    1|          2|
    |empty_reg_346                    |   9|          2|    4|          8|
    |flat_to_dense_stream_V_blk_n     |   9|          2|    1|          2|
    |grp_fu_379_p0                    |  59|         11|   32|        352|
    |grp_fu_379_p1                    |  31|          6|   32|        192|
    |grp_fu_383_p0                    |  59|         11|   32|        352|
    |i_reg_357                        |   9|          2|    8|         16|
    |j_reg_368                        |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 439|         87|  165|       1154|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln49_reg_572                 |   8|   0|    8|          0|
    |ap_CS_fsm                        |  16|   0|   16|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |dense_array_load_1_reg_691       |  32|   0|   32|          0|
    |dense_array_load_2_reg_696       |  32|   0|   32|          0|
    |dense_array_load_3_reg_701       |  32|   0|   32|          0|
    |dense_array_load_4_reg_706       |  32|   0|   32|          0|
    |dense_array_load_5_reg_711       |  32|   0|   32|          0|
    |dense_array_load_6_reg_716       |  32|   0|   32|          0|
    |dense_array_load_7_reg_721       |  32|   0|   32|          0|
    |dense_array_load_8_reg_726       |  32|   0|   32|          0|
    |dense_array_load_9_reg_731       |  32|   0|   32|          0|
    |dense_array_load_reg_686         |  32|   0|   32|          0|
    |dense_weights_0_load_reg_636     |  32|   0|   32|          0|
    |dense_weights_1_load_reg_641     |  32|   0|   32|          0|
    |dense_weights_2_load_reg_646     |  32|   0|   32|          0|
    |dense_weights_3_load_reg_651     |  32|   0|   32|          0|
    |dense_weights_4_load_reg_656     |  32|   0|   32|          0|
    |dense_weights_5_load_reg_661     |  32|   0|   32|          0|
    |dense_weights_6_load_reg_666     |  32|   0|   32|          0|
    |dense_weights_7_load_reg_671     |  32|   0|   32|          0|
    |dense_weights_8_load_reg_676     |  32|   0|   32|          0|
    |dense_weights_9_load_reg_681     |  32|   0|   32|          0|
    |empty_reg_346                    |   4|   0|    4|          0|
    |filter_cast_reg_496              |   2|   0|   10|          8|
    |i_reg_357                        |   8|   0|    8|          0|
    |icmp_ln49_reg_577                |   1|   0|    1|          0|
    |icmp_ln49_reg_577_pp1_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln60_reg_741                |   1|   0|    1|          0|
    |j_reg_368                        |   4|   0|    4|          0|
    |mul_reg_509                      |  10|   0|   10|          0|
    |reg_387                          |  32|   0|   32|          0|
    |reg_392                          |  32|   0|   32|          0|
    |reg_397                          |  32|   0|   32|          0|
    |reg_402                          |  32|   0|   32|          0|
    |reg_407                          |  32|   0|   32|          0|
    |reg_412                          |  32|   0|   32|          0|
    |tmp_reg_631                      |  32|   0|   32|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 924|   0|  932|          8|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|                      dense|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|                      dense|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|                      dense|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|                      dense|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|                      dense|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|                      dense|  return value|
|flat_to_dense_stream_V_dout       |   in|   32|     ap_fifo|     flat_to_dense_stream_V|       pointer|
|flat_to_dense_stream_V_empty_n    |   in|    1|     ap_fifo|     flat_to_dense_stream_V|       pointer|
|flat_to_dense_stream_V_read       |  out|    1|     ap_fifo|     flat_to_dense_stream_V|       pointer|
|filter                            |   in|    2|     ap_none|                     filter|        scalar|
|dense_to_softmax_stream_V_din     |  out|   32|     ap_fifo|  dense_to_softmax_stream_V|       pointer|
|dense_to_softmax_stream_V_full_n  |   in|    1|     ap_fifo|  dense_to_softmax_stream_V|       pointer|
|dense_to_softmax_stream_V_write   |  out|    1|     ap_fifo|  dense_to_softmax_stream_V|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

