To simulate in Questasim:
  1.  uncomment simulation lines and comment synthesis lines
      here: Bonfire/Software/Plasma/src/NI_test_2x2/src/ni_test.h

  2.  make sure "TRI_PORT_X" is selected in generics
      here: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/network_files/network_2x2_customized_packet_drop_SHMU_credit_based_with_checkers_with_PE_top.vhd

  3.  execute the instruction memory generator script
      this: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/ZedBoard_FPGA/create_ram_vhd_from_C.shell

  4.  run simulation script from this script's directory (vsim -do simulate.do)
      this: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/simulate.do




To synthesize with Vivado:
  1.  uncomment synthesis lines and comment simulation lines
      here: Bonfire/Software/Plasma/src/NI_test_2x2/src/ni_test.h

  2.  make sure "XILINX_16X" is selected in generics
      here: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/ZedBoard_FPGA/toppest_module.vhd

  3.  execute the instruction memory generator script
      this: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/ZedBoard_FPGA/create_ram_vhd_from_C.shell

  4.  execute bitstream generation script
      this: Bonfire/RTL/Chip_Designs/IMMORTAL_Chip_2017/ZedBoard_FPGA/create_proj_build_bit.tcl




Diagram of system:


                              toppest_module.VHD
                           +-----------------------+
                           |                       |
                           |                       |
                           |         NoC           |
                           | +------------------+  |
         4x uart_in(4 bits)| |                  |  |4x uart out (4 bits)
Pmod B  +------------------->+                  +----------------------> Pmod B
                           | |                  |  |
                           | |                  |  |
             IJTAG(5 bits) | |                  |  | IJTAG(3 bits)
Pmod C  +------------------->+                  +----------------------> Pmod C
         (SEL,SI,SE,UE,CE) | |                  |  |  (SO,toF,toC)
                           | |                  |  |
                           | |                  |  |
         GPIO(7 upper bits)| |                  |  | GPIO(8 upper bits)
Pmod D  +------------------->+                  +----------------------> Pmod A
                           | |                  |  |
                           | |                  |  |
         GPIO(8 lower bits)| |                  |  | GPIO(8 lower bits)
Switches +------------------>+                  +----------------------> LEDs
                           | |                  |  |
                           | |                  |  |
            IJTAG reset    | |                  |  |
BTN R   +------------------->+                  |  |
                           | |                  |  |
                           | |                  |  |
             NoC Reset     | |                  |  |
BTN U   +------------------->+                  |  |
                           | +---^-----------^--+  |
                           |     |           |     |
                           |     |           |     |
                           |     |           |     |
                           | +---+-----------+---+ |
                           | | 5mhz        25mhz | |
                           | |(ijtag)      (NoC) | |
                           | |                   | |
          100 mhz CLK      | |      xilinx       | |
CLK     +------------------->+  clock generator  | |
                           | +-------------------+ |
                           +-----------------------+




Mode details on diagram:
  PE_0's uart_read_0  is pin JB1 (W12) on Pmod B.
  PE_0's uart_write_0 is pin JB2 (W11) on Pmod B.

  PE_1's uart_read_1  is pin JB3 (V10) on Pmod B.
  PE_1's uart_write_1 is pin JB4 (W8)  on Pmod B.
  and etc..

  pin JD1_p (W7) on Pmod D is not used
  Pmod E(all 8 bits) is not/cant used (it's connected to zynq Processing System not Programmable Logic)
