// Copyright (C) 2019  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition"

// DATE "01/24/2022 22:49:54"

// 
// Device: Altera EP4CE6E22C6 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TEST_OY (
	clk,
	reset,
	sko,
	sno,
	okay,
	defect,
	finish,
	real_rez,
	true_rez,
	x,
	y);
input 	clk;
input 	reset;
output 	sko;
output 	sno;
output 	okay;
output 	defect;
output 	finish;
output 	[7:0] real_rez;
output 	[7:0] true_rez;
output 	[3:0] x;
output 	[3:0] y;

// Design Ports Information
// sko	=>  Location: PIN_67,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sno	=>  Location: PIN_28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// okay	=>  Location: PIN_73,	 I/O Standard: 2.5 V,	 Current Strength: Default
// defect	=>  Location: PIN_87,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish	=>  Location: PIN_77,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[0]	=>  Location: PIN_34,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[1]	=>  Location: PIN_10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[2]	=>  Location: PIN_39,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[3]	=>  Location: PIN_32,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[4]	=>  Location: PIN_30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[5]	=>  Location: PIN_11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[6]	=>  Location: PIN_33,	 I/O Standard: 2.5 V,	 Current Strength: Default
// real_rez[7]	=>  Location: PIN_31,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[0]	=>  Location: PIN_105,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[1]	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[2]	=>  Location: PIN_129,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[3]	=>  Location: PIN_42,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[4]	=>  Location: PIN_125,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[5]	=>  Location: PIN_111,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[6]	=>  Location: PIN_115,	 I/O Standard: 2.5 V,	 Current Strength: Default
// true_rez[7]	=>  Location: PIN_124,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[0]	=>  Location: PIN_52,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[1]	=>  Location: PIN_110,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[2]	=>  Location: PIN_84,	 I/O Standard: 2.5 V,	 Current Strength: Default
// x[3]	=>  Location: PIN_113,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[0]	=>  Location: PIN_69,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[1]	=>  Location: PIN_136,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[2]	=>  Location: PIN_74,	 I/O Standard: 2.5 V,	 Current Strength: Default
// y[3]	=>  Location: PIN_121,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_24,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \sko~output_o ;
wire \sno~output_o ;
wire \okay~output_o ;
wire \defect~output_o ;
wire \finish~output_o ;
wire \real_rez[0]~output_o ;
wire \real_rez[1]~output_o ;
wire \real_rez[2]~output_o ;
wire \real_rez[3]~output_o ;
wire \real_rez[4]~output_o ;
wire \real_rez[5]~output_o ;
wire \real_rez[6]~output_o ;
wire \real_rez[7]~output_o ;
wire \true_rez[0]~output_o ;
wire \true_rez[1]~output_o ;
wire \true_rez[2]~output_o ;
wire \true_rez[3]~output_o ;
wire \true_rez[4]~output_o ;
wire \true_rez[5]~output_o ;
wire \true_rez[6]~output_o ;
wire \true_rez[7]~output_o ;
wire \x[0]~output_o ;
wire \x[1]~output_o ;
wire \x[2]~output_o ;
wire \x[3]~output_o ;
wire \y[0]~output_o ;
wire \y[1]~output_o ;
wire \y[2]~output_o ;
wire \y[3]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ctl_unit:v_sno~feeder_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \ctl_unit:v_sno~q ;
wire \uut|unit_OA|Add0~0_combout ;
wire \uut|unit_OA|rc[7]~feeder_combout ;
wire \uut|unit_OA|Add0~12_combout ;
wire \uut|unit_OA|Add0~10_combout ;
wire \uut|unit_OA|Add0~8_combout ;
wire \uut|unit_OA|Add0~6_combout ;
wire \uut|unit_OA|Add0~4_combout ;
wire \uut|unit_OA|Add0~2_combout ;
wire \uut|unit_YA|Selector9~0_combout ;
wire \uut|unit_OA|rc[0]~10_combout ;
wire \uut|unit_OA|i~1_combout ;
wire \uut|unit_OA|i~0_combout ;
wire \uut|unit_YA|Selector11~0_combout ;
wire \uut|unit_YA|Selector11~0clkctrl_outclk ;
wire \uut|unit_YA|Selector10~0_combout ;
wire \uut|unit_YA|next_state.s0_251~combout ;
wire \uut|unit_YA|state.s0~0_combout ;
wire \uut|unit_YA|state.s0~q ;
wire \uut|unit_YA|Selector9~1_combout ;
wire \uut|unit_YA|next_state.s1_242~combout ;
wire \uut|unit_YA|state.s1~q ;
wire \uut|unit_YA|state.s2~q ;
wire \uut|unit_OA|Equal10~0_combout ;
wire \uut|unit_OA|Equal4~0_combout ;
wire [7:0] \uut|unit_OA|rc ;
wire [1:0] \uut|unit_OA|i ;
wire [9:0] \uut|unit_YA|y ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X30_Y0_N23
cycloneive_io_obuf \sko~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sko~output_o ),
	.obar());
// synopsys translate_off
defparam \sko~output .bus_hold = "false";
defparam \sko~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N9
cycloneive_io_obuf \sno~output (
	.i(!\ctl_unit:v_sno~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sno~output_o ),
	.obar());
// synopsys translate_off
defparam \sno~output .bus_hold = "false";
defparam \sno~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N23
cycloneive_io_obuf \okay~output (
	.i(vcc),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\okay~output_o ),
	.obar());
// synopsys translate_off
defparam \okay~output .bus_hold = "false";
defparam \okay~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y10_N9
cycloneive_io_obuf \defect~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\defect~output_o ),
	.obar());
// synopsys translate_off
defparam \defect~output .bus_hold = "false";
defparam \defect~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y4_N16
cycloneive_io_obuf \finish~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\finish~output_o ),
	.obar());
// synopsys translate_off
defparam \finish~output .bus_hold = "false";
defparam \finish~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y5_N16
cycloneive_io_obuf \real_rez[0]~output (
	.i(\uut|unit_OA|rc [0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[0]~output .bus_hold = "false";
defparam \real_rez[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N16
cycloneive_io_obuf \real_rez[1]~output (
	.i(\uut|unit_OA|rc [1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[1]~output .bus_hold = "false";
defparam \real_rez[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N16
cycloneive_io_obuf \real_rez[2]~output (
	.i(\uut|unit_OA|rc [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[2]~output .bus_hold = "false";
defparam \real_rez[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N16
cycloneive_io_obuf \real_rez[3]~output (
	.i(\uut|unit_OA|rc [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[3]~output .bus_hold = "false";
defparam \real_rez[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y8_N16
cycloneive_io_obuf \real_rez[4]~output (
	.i(\uut|unit_OA|rc [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[4]~output .bus_hold = "false";
defparam \real_rez[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N23
cycloneive_io_obuf \real_rez[5]~output (
	.i(\uut|unit_OA|rc [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[5]~output .bus_hold = "false";
defparam \real_rez[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y6_N23
cycloneive_io_obuf \real_rez[6]~output (
	.i(\uut|unit_OA|rc [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[6]~output .bus_hold = "false";
defparam \real_rez[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y7_N2
cycloneive_io_obuf \real_rez[7]~output (
	.i(\uut|unit_OA|rc [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\real_rez[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \real_rez[7]~output .bus_hold = "false";
defparam \real_rez[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y19_N16
cycloneive_io_obuf \true_rez[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[0]~output .bus_hold = "false";
defparam \true_rez[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \true_rez[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[1]~output .bus_hold = "false";
defparam \true_rez[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y24_N23
cycloneive_io_obuf \true_rez[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[2]~output .bus_hold = "false";
defparam \true_rez[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N2
cycloneive_io_obuf \true_rez[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[3]~output .bus_hold = "false";
defparam \true_rez[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N23
cycloneive_io_obuf \true_rez[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[4]~output .bus_hold = "false";
defparam \true_rez[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N23
cycloneive_io_obuf \true_rez[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[5]~output .bus_hold = "false";
defparam \true_rez[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N23
cycloneive_io_obuf \true_rez[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[6]~output .bus_hold = "false";
defparam \true_rez[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y24_N16
cycloneive_io_obuf \true_rez[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\true_rez[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \true_rez[7]~output .bus_hold = "false";
defparam \true_rez[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
cycloneive_io_obuf \x[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \x[0]~output .bus_hold = "false";
defparam \x[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y24_N2
cycloneive_io_obuf \x[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \x[1]~output .bus_hold = "false";
defparam \x[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y9_N16
cycloneive_io_obuf \x[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \x[2]~output .bus_hold = "false";
defparam \x[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y24_N9
cycloneive_io_obuf \x[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\x[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \x[3]~output .bus_hold = "false";
defparam \x[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cycloneive_io_obuf \y[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \y[0]~output .bus_hold = "false";
defparam \y[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X9_Y24_N9
cycloneive_io_obuf \y[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \y[1]~output .bus_hold = "false";
defparam \y[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y2_N16
cycloneive_io_obuf \y[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \y[2]~output .bus_hold = "false";
defparam \y[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y24_N16
cycloneive_io_obuf \y[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\y[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \y[3]~output .bus_hold = "false";
defparam \y[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N14
cycloneive_lcell_comb \ctl_unit:v_sno~feeder (
// Equation(s):
// \ctl_unit:v_sno~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\ctl_unit:v_sno~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ctl_unit:v_sno~feeder .lut_mask = 16'hFFFF;
defparam \ctl_unit:v_sno~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X1_Y11_N15
dffeas \ctl_unit:v_sno (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ctl_unit:v_sno~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ctl_unit:v_sno~q ),
	.prn(vcc));
// synopsys translate_off
defparam \ctl_unit:v_sno .is_wysiwyg = "true";
defparam \ctl_unit:v_sno .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N8
cycloneive_lcell_comb \uut|unit_OA|Add0~0 (
// Equation(s):
// \uut|unit_OA|Add0~0_combout  = \uut|unit_OA|rc [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\uut|unit_OA|rc [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~0 .lut_mask = 16'hF0F0;
defparam \uut|unit_OA|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N14
cycloneive_lcell_comb \uut|unit_OA|rc[7]~feeder (
// Equation(s):
// \uut|unit_OA|rc[7]~feeder_combout  = \uut|unit_OA|rc [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [7]),
	.cin(gnd),
	.combout(\uut|unit_OA|rc[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|rc[7]~feeder .lut_mask = 16'hFF00;
defparam \uut|unit_OA|rc[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N4
cycloneive_lcell_comb \uut|unit_OA|Add0~12 (
// Equation(s):
// \uut|unit_OA|Add0~12_combout  = \uut|unit_OA|rc [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [6]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~12 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N26
cycloneive_lcell_comb \uut|unit_OA|Add0~10 (
// Equation(s):
// \uut|unit_OA|Add0~10_combout  = \uut|unit_OA|rc [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [5]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~10 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N28
cycloneive_lcell_comb \uut|unit_OA|Add0~8 (
// Equation(s):
// \uut|unit_OA|Add0~8_combout  = \uut|unit_OA|rc [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [4]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~8 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N22
cycloneive_lcell_comb \uut|unit_OA|Add0~6 (
// Equation(s):
// \uut|unit_OA|Add0~6_combout  = \uut|unit_OA|rc [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [3]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~6 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N24
cycloneive_lcell_comb \uut|unit_OA|Add0~4 (
// Equation(s):
// \uut|unit_OA|Add0~4_combout  = \uut|unit_OA|rc [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [2]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~4 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X2_Y11_N30
cycloneive_lcell_comb \uut|unit_OA|Add0~2 (
// Equation(s):
// \uut|unit_OA|Add0~2_combout  = \uut|unit_OA|rc [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\uut|unit_OA|rc [1]),
	.cin(gnd),
	.combout(\uut|unit_OA|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Add0~2 .lut_mask = 16'hFF00;
defparam \uut|unit_OA|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N20
cycloneive_lcell_comb \uut|unit_YA|Selector9~0 (
// Equation(s):
// \uut|unit_YA|Selector9~0_combout  = (!\uut|unit_YA|state.s0~q  & !\ctl_unit:v_sno~q )

	.dataa(gnd),
	.datab(\uut|unit_YA|state.s0~q ),
	.datac(\ctl_unit:v_sno~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uut|unit_YA|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|Selector9~0 .lut_mask = 16'h0303;
defparam \uut|unit_YA|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N24
cycloneive_lcell_comb \uut|unit_YA|y[0] (
// Equation(s):
// \uut|unit_YA|y [0] = (GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & ((\uut|unit_YA|Selector9~0_combout ))) # (!GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & (\uut|unit_YA|y [0]))

	.dataa(\uut|unit_YA|y [0]),
	.datab(gnd),
	.datac(\uut|unit_YA|Selector11~0clkctrl_outclk ),
	.datad(\uut|unit_YA|Selector9~0_combout ),
	.cin(gnd),
	.combout(\uut|unit_YA|y [0]),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|y[0] .lut_mask = 16'hFA0A;
defparam \uut|unit_YA|y[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N16
cycloneive_lcell_comb \uut|unit_OA|rc[0]~10 (
// Equation(s):
// \uut|unit_OA|rc[0]~10_combout  = (!\uut|unit_YA|y [7] & (\uut|unit_YA|y [4] $ (\uut|unit_YA|y [0])))

	.dataa(gnd),
	.datab(\uut|unit_YA|y [4]),
	.datac(\uut|unit_YA|y [7]),
	.datad(\uut|unit_YA|y [0]),
	.cin(gnd),
	.combout(\uut|unit_OA|rc[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|rc[0]~10 .lut_mask = 16'h030C;
defparam \uut|unit_OA|rc[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N12
cycloneive_lcell_comb \uut|unit_OA|i~1 (
// Equation(s):
// \uut|unit_OA|i~1_combout  = (\uut|unit_YA|y [0] & (\uut|unit_OA|i [0] & ((\uut|unit_YA|y [7]) # (\uut|unit_YA|y [4])))) # (!\uut|unit_YA|y [0] & (\uut|unit_OA|i [0] $ (((!\uut|unit_YA|y [7] & \uut|unit_YA|y [4])))))

	.dataa(\uut|unit_YA|y [0]),
	.datab(\uut|unit_YA|y [7]),
	.datac(\uut|unit_OA|i [0]),
	.datad(\uut|unit_YA|y [4]),
	.cin(gnd),
	.combout(\uut|unit_OA|i~1_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|i~1 .lut_mask = 16'hE1D0;
defparam \uut|unit_OA|i~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N13
dffeas \uut|unit_OA|i[0] (
	.clk(\clk~input_o ),
	.d(\uut|unit_OA|i~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|i [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|i[0] .is_wysiwyg = "true";
defparam \uut|unit_OA|i[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N0
cycloneive_lcell_comb \uut|unit_OA|i~0 (
// Equation(s):
// \uut|unit_OA|i~0_combout  = (\uut|unit_OA|i [1] & (((\uut|unit_OA|Equal4~0_combout  & \uut|unit_OA|i [0])) # (!\uut|unit_OA|rc[0]~10_combout ))) # (!\uut|unit_OA|i [1] & (\uut|unit_OA|Equal4~0_combout  & ((!\uut|unit_OA|i [0]))))

	.dataa(\uut|unit_OA|Equal4~0_combout ),
	.datab(\uut|unit_OA|rc[0]~10_combout ),
	.datac(\uut|unit_OA|i [1]),
	.datad(\uut|unit_OA|i [0]),
	.cin(gnd),
	.combout(\uut|unit_OA|i~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|i~0 .lut_mask = 16'hB03A;
defparam \uut|unit_OA|i~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N1
dffeas \uut|unit_OA|i[1] (
	.clk(\clk~input_o ),
	.d(\uut|unit_OA|i~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|i [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|i[1] .is_wysiwyg = "true";
defparam \uut|unit_OA|i[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N2
cycloneive_lcell_comb \uut|unit_YA|Selector11~0 (
// Equation(s):
// \uut|unit_YA|Selector11~0_combout  = ((\uut|unit_OA|i [1] & !\uut|unit_OA|i [0])) # (!\uut|unit_YA|state.s2~q )

	.dataa(gnd),
	.datab(\uut|unit_OA|i [1]),
	.datac(\uut|unit_YA|state.s2~q ),
	.datad(\uut|unit_OA|i [0]),
	.cin(gnd),
	.combout(\uut|unit_YA|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|Selector11~0 .lut_mask = 16'h0FCF;
defparam \uut|unit_YA|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneive_clkctrl \uut|unit_YA|Selector11~0clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\uut|unit_YA|Selector11~0_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\uut|unit_YA|Selector11~0clkctrl_outclk ));
// synopsys translate_off
defparam \uut|unit_YA|Selector11~0clkctrl .clock_type = "global clock";
defparam \uut|unit_YA|Selector11~0clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N18
cycloneive_lcell_comb \uut|unit_YA|Selector10~0 (
// Equation(s):
// \uut|unit_YA|Selector10~0_combout  = (\uut|unit_YA|state.s0~q ) # (!\ctl_unit:v_sno~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ctl_unit:v_sno~q ),
	.datad(\uut|unit_YA|state.s0~q ),
	.cin(gnd),
	.combout(\uut|unit_YA|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|Selector10~0 .lut_mask = 16'hFF0F;
defparam \uut|unit_YA|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N10
cycloneive_lcell_comb \uut|unit_YA|next_state.s0_251 (
// Equation(s):
// \uut|unit_YA|next_state.s0_251~combout  = (GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & ((!\uut|unit_YA|Selector10~0_combout ))) # (!GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & (\uut|unit_YA|next_state.s0_251~combout ))

	.dataa(\uut|unit_YA|next_state.s0_251~combout ),
	.datab(gnd),
	.datac(\uut|unit_YA|Selector11~0clkctrl_outclk ),
	.datad(\uut|unit_YA|Selector10~0_combout ),
	.cin(gnd),
	.combout(\uut|unit_YA|next_state.s0_251~combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|next_state.s0_251 .lut_mask = 16'h0AFA;
defparam \uut|unit_YA|next_state.s0_251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N28
cycloneive_lcell_comb \uut|unit_YA|state.s0~0 (
// Equation(s):
// \uut|unit_YA|state.s0~0_combout  = !\uut|unit_YA|next_state.s0_251~combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\uut|unit_YA|next_state.s0_251~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\uut|unit_YA|state.s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|state.s0~0 .lut_mask = 16'h0F0F;
defparam \uut|unit_YA|state.s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N29
dffeas \uut|unit_YA|state.s0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_YA|state.s0~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_YA|state.s0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_YA|state.s0 .is_wysiwyg = "true";
defparam \uut|unit_YA|state.s0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N22
cycloneive_lcell_comb \uut|unit_YA|Selector9~1 (
// Equation(s):
// \uut|unit_YA|Selector9~1_combout  = (\uut|unit_YA|state.s2~q ) # ((!\ctl_unit:v_sno~q  & !\uut|unit_YA|state.s0~q ))

	.dataa(gnd),
	.datab(\ctl_unit:v_sno~q ),
	.datac(\uut|unit_YA|state.s2~q ),
	.datad(\uut|unit_YA|state.s0~q ),
	.cin(gnd),
	.combout(\uut|unit_YA|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|Selector9~1 .lut_mask = 16'hF0F3;
defparam \uut|unit_YA|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N4
cycloneive_lcell_comb \uut|unit_YA|next_state.s1_242 (
// Equation(s):
// \uut|unit_YA|next_state.s1_242~combout  = (GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & (\uut|unit_YA|Selector9~1_combout )) # (!GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & ((\uut|unit_YA|next_state.s1_242~combout )))

	.dataa(gnd),
	.datab(\uut|unit_YA|Selector9~1_combout ),
	.datac(\uut|unit_YA|next_state.s1_242~combout ),
	.datad(\uut|unit_YA|Selector11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\uut|unit_YA|next_state.s1_242~combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|next_state.s1_242 .lut_mask = 16'hCCF0;
defparam \uut|unit_YA|next_state.s1_242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N27
dffeas \uut|unit_YA|state.s1 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uut|unit_YA|next_state.s1_242~combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_YA|state.s1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_YA|state.s1 .is_wysiwyg = "true";
defparam \uut|unit_YA|state.s1 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N8
cycloneive_lcell_comb \uut|unit_YA|y[7] (
// Equation(s):
// \uut|unit_YA|y [7] = (GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & ((\uut|unit_YA|state.s1~q ))) # (!GLOBAL(\uut|unit_YA|Selector11~0clkctrl_outclk ) & (\uut|unit_YA|y [7]))

	.dataa(gnd),
	.datab(\uut|unit_YA|y [7]),
	.datac(\uut|unit_YA|state.s1~q ),
	.datad(\uut|unit_YA|Selector11~0clkctrl_outclk ),
	.cin(gnd),
	.combout(\uut|unit_YA|y [7]),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|y[7] .lut_mask = 16'hF0CC;
defparam \uut|unit_YA|y[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y11_N31
dffeas \uut|unit_YA|state.s2 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\uut|unit_YA|y [7]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_YA|state.s2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_YA|state.s2 .is_wysiwyg = "true";
defparam \uut|unit_YA|state.s2 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N30
cycloneive_lcell_comb \uut|unit_OA|Equal10~0 (
// Equation(s):
// \uut|unit_OA|Equal10~0_combout  = (!\uut|unit_OA|i [0] & \uut|unit_OA|i [1])

	.dataa(gnd),
	.datab(\uut|unit_OA|i [0]),
	.datac(gnd),
	.datad(\uut|unit_OA|i [1]),
	.cin(gnd),
	.combout(\uut|unit_OA|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Equal10~0 .lut_mask = 16'h3300;
defparam \uut|unit_OA|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N26
cycloneive_lcell_comb \uut|unit_YA|y[4] (
// Equation(s):
// \uut|unit_YA|y [4] = (\uut|unit_YA|state.s2~q  & ((\uut|unit_OA|Equal10~0_combout ) # (\uut|unit_YA|y [4])))

	.dataa(\uut|unit_YA|state.s2~q ),
	.datab(\uut|unit_OA|Equal10~0_combout ),
	.datac(gnd),
	.datad(\uut|unit_YA|y [4]),
	.cin(gnd),
	.combout(\uut|unit_YA|y [4]),
	.cout());
// synopsys translate_off
defparam \uut|unit_YA|y[4] .lut_mask = 16'hAA88;
defparam \uut|unit_YA|y[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y11_N6
cycloneive_lcell_comb \uut|unit_OA|Equal4~0 (
// Equation(s):
// \uut|unit_OA|Equal4~0_combout  = (\uut|unit_YA|y [4] & (!\uut|unit_YA|y [7] & !\uut|unit_YA|y [0]))

	.dataa(gnd),
	.datab(\uut|unit_YA|y [4]),
	.datac(\uut|unit_YA|y [7]),
	.datad(\uut|unit_YA|y [0]),
	.cin(gnd),
	.combout(\uut|unit_OA|Equal4~0_combout ),
	.cout());
// synopsys translate_off
defparam \uut|unit_OA|Equal4~0 .lut_mask = 16'h000C;
defparam \uut|unit_OA|Equal4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X2_Y11_N31
dffeas \uut|unit_OA|rc[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~2_combout ),
	.asdata(\uut|unit_OA|rc [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [1]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[1] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N25
dffeas \uut|unit_OA|rc[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~4_combout ),
	.asdata(\uut|unit_OA|rc [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[2] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N23
dffeas \uut|unit_OA|rc[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~6_combout ),
	.asdata(\uut|unit_OA|rc [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[3] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N29
dffeas \uut|unit_OA|rc[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~8_combout ),
	.asdata(\uut|unit_OA|rc [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[4] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N27
dffeas \uut|unit_OA|rc[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~10_combout ),
	.asdata(\uut|unit_OA|rc [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[5] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N5
dffeas \uut|unit_OA|rc[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~12_combout ),
	.asdata(\uut|unit_OA|rc [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[6] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N15
dffeas \uut|unit_OA|rc[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|rc[7]~feeder_combout ),
	.asdata(\uut|unit_OA|rc [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[7] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X2_Y11_N9
dffeas \uut|unit_OA|rc[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\uut|unit_OA|Add0~0_combout ),
	.asdata(\uut|unit_OA|rc [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uut|unit_OA|Equal4~0_combout ),
	.sload(\uut|unit_OA|Equal4~0_combout ),
	.ena(\uut|unit_OA|rc[0]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uut|unit_OA|rc [0]),
	.prn(vcc));
// synopsys translate_off
defparam \uut|unit_OA|rc[0] .is_wysiwyg = "true";
defparam \uut|unit_OA|rc[0] .power_up = "low";
// synopsys translate_on

assign sko = \sko~output_o ;

assign sno = \sno~output_o ;

assign okay = \okay~output_o ;

assign defect = \defect~output_o ;

assign finish = \finish~output_o ;

assign real_rez[0] = \real_rez[0]~output_o ;

assign real_rez[1] = \real_rez[1]~output_o ;

assign real_rez[2] = \real_rez[2]~output_o ;

assign real_rez[3] = \real_rez[3]~output_o ;

assign real_rez[4] = \real_rez[4]~output_o ;

assign real_rez[5] = \real_rez[5]~output_o ;

assign real_rez[6] = \real_rez[6]~output_o ;

assign real_rez[7] = \real_rez[7]~output_o ;

assign true_rez[0] = \true_rez[0]~output_o ;

assign true_rez[1] = \true_rez[1]~output_o ;

assign true_rez[2] = \true_rez[2]~output_o ;

assign true_rez[3] = \true_rez[3]~output_o ;

assign true_rez[4] = \true_rez[4]~output_o ;

assign true_rez[5] = \true_rez[5]~output_o ;

assign true_rez[6] = \true_rez[6]~output_o ;

assign true_rez[7] = \true_rez[7]~output_o ;

assign x[0] = \x[0]~output_o ;

assign x[1] = \x[1]~output_o ;

assign x[2] = \x[2]~output_o ;

assign x[3] = \x[3]~output_o ;

assign y[0] = \y[0]~output_o ;

assign y[1] = \y[1]~output_o ;

assign y[2] = \y[2]~output_o ;

assign y[3] = \y[3]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
