test_fmadds_1_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_1_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_2_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_2_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_3_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_3_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_4_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_4_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_5_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_5_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_6_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_6_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_7_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_7_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_8_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_8_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_9_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_9_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_10_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_10_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_11_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_11_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_12_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_12_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_13_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_13_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_14_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_14_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_15_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_15_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_16_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_16_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_17_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_17_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_18_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_18_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_19_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_19_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_20_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_20_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_21_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_21_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_22_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_22_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_23_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_23_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_24_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_24_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_25_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_25_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_26_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_26_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_27_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_27_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_28_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_28_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_29_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_29_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_30_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_30_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_31_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_31_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_32_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_32_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_33_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_33_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_34_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_34_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_35_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_35_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_36_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_36_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_37_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_37_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_38_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_38_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_39_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_39_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_40_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_40_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_41_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_41_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_42_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_42_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_43_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_43_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_44_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_44_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_45_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_45_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_46_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_46_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_47_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_47_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_48_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_48_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_49_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_49_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_50_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_50_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_51_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_51_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_52_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_52_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_53_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_53_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_54_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_54_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_55_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_55_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_56_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_56_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_57_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_57_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_58_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_58_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_59_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_59_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_60_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_60_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_61_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_61_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_62_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_62_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_63_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_63_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_64_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_64_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_65_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_65_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_66_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_66_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_67_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_67_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_68_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_68_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_69_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_69_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_70_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_70_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_71_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_71_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_72_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_72_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_73_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_73_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_74_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_74_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_75_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_75_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_76_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_76_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_77_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_77_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_78_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_78_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_79_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_79_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_80_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_80_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_81_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_81_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_82_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_82_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_83_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_83_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_84_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_84_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_85_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_85_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_86_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_86_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_87_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_87_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_88_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_88_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_89_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_89_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_90_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_90_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_91_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_91_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_92_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_92_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_93_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_93_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_94_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_94_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_95_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_95_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_96_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_96_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_97_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_97_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_98_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_98_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_99_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_99_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_100_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_100_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_101_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_101_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_102_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_102_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_103_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_103_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_104_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_104_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_105_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_105_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_106_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_106_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_107_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_107_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_108_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_108_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_109_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_109_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_110_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_110_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_111_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_111_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_112_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_112_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_113_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_113_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_114_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_114_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_115_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_115_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_116_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_116_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_117_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_117_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_118_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_118_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_119_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_119_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_120_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_120_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_121_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_121_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_122_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_122_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_123_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_123_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_124_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_124_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_125_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_125_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_126_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_126_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_127_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_127_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_128_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_128_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_129_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_129_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_130_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_130_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_131_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_131_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_132_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_132_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_133_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_133_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_134_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_134_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_135_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_135_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_136_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_136_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_137_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_137_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_138_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_138_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_139_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_139_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_140_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_140_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_141_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_141_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_142_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_142_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_143_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_143_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_144_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_144_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_145_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_145_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_146_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_146_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_147_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_147_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_148_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_148_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_149_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_149_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_150_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_150_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_151_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_151_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_152_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_152_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_153_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_153_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_154_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_154_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_155_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_155_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_156_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_156_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_157_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_157_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_158_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_158_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_159_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_159_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_160_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_160_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_161_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_161_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_162_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_162_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_163_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_163_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_164_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_164_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_165_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_165_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_166_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_166_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_167_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_167_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_168_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_168_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_169_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_169_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_170_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_170_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_171_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_171_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_172_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_172_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_173_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_173_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_174_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_174_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_175_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_175_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_176_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_176_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_177_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_177_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_178_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_178_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_179_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_179_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_180_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_180_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_181_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_181_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_182_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_182_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_183_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_183_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_184_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_184_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_185_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_185_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_186_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_186_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_187_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_187_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_188_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_188_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_189_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_189_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_190_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_190_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_191_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_191_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_192_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_192_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_193_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_193_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_194_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_194_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_195_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_195_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_196_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_196_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_197_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_197_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_198_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_198_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_199_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_199_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_200_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_200_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_201_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_201_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_202_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_202_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_203_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_203_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_204_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_204_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_205_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_205_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_206_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_206_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_207_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_207_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_208_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_208_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_209_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_209_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_210_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_210_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_211_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_211_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_212_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_212_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_213_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_213_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_214_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_214_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_215_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_215_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_216_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_216_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_217_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_217_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_218_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_218_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_219_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_219_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_220_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_220_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_221_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_221_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_222_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_222_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_223_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_223_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_224_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_224_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_225_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_225_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_226_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_226_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_227_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_227_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_228_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_228_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_229_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_229_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_230_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_230_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_231_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_231_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_232_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_232_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_233_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_233_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_234_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_234_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_235_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_235_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_236_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_236_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_237_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_237_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_238_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_238_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_239_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_239_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_240_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_240_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_241_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_241_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_242_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_242_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_243_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_243_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_244_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_244_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_245_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_245_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_246_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_246_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_247_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_247_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_248_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_248_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_249_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_249_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_250_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_250_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_251_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_251_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_252_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_252_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_253_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_253_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_254_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_254_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_255_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_255_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_256_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_256_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_257_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_257_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_258_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_258_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_259_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_259_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_260_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_260_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_261_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_261_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_262_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_262_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_263_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_263_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_264_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_264_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_265_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_265_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_266_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_266_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_267_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_267_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_268_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_268_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_269_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_269_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_270_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_270_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_271_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_271_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_272_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_272_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_273_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_273_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_274_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_274_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_275_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_275_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_276_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_276_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_277_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_277_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_278_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_278_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_279_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_279_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_280_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_280_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_281_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_281_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_282_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_282_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_283_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_283_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_284_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_284_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_285_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_285_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_286_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_286_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_287_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_287_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_288_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_288_cr_GEN:
  #_ REGISTER_IN f1 0x8000000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x8000000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_289_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_289_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_290_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_290_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_291_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_291_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_292_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_292_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_293_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_293_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_294_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_294_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_295_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_295_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_296_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_296_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_297_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_297_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_298_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_298_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_299_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_299_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_300_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_300_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_301_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_301_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_302_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_302_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_303_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_303_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_304_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_304_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_305_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_305_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_306_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_306_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_307_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_307_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_308_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_308_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_309_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_309_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_310_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_310_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_311_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_311_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_312_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_312_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_313_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_313_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_314_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_314_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_315_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_315_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_316_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_316_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_317_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_317_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_318_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_318_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_319_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_319_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_320_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_320_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_321_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_321_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_322_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_322_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_323_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_323_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_324_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_324_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_325_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_325_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_326_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_326_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_327_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_327_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_328_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_328_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_329_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_329_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_330_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_330_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_331_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_331_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_332_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_332_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_333_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_333_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_334_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_334_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_335_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_335_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_336_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_336_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_337_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_337_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_338_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_338_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_339_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_339_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_340_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_340_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_341_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_341_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_342_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_342_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_343_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_343_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_344_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_344_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_345_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_345_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_346_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_346_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_347_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_347_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_348_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_348_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_349_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_349_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_350_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_350_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_351_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_351_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_352_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_352_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_353_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_353_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_354_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_354_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_355_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_355_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_356_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_356_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_357_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_357_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_358_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_358_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_359_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_359_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_360_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_360_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_361_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_361_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_362_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_362_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_363_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_363_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_364_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_364_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_365_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_365_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_366_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_366_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_367_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_367_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_368_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_368_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_369_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_369_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_370_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_370_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_371_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_371_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_372_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_372_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_373_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_373_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_374_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_374_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_375_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_375_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_376_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_376_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_377_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_377_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_378_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_378_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_379_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_379_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_380_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_380_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_381_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_381_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_382_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_382_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_383_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_383_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_384_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_384_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_385_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_385_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_386_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_386_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_387_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_387_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_388_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_388_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_389_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_389_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_390_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_390_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_391_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_391_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_392_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_392_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_393_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_393_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_394_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_394_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_395_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_395_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_396_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_396_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_397_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_397_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_398_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_398_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_399_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_399_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_400_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_400_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_401_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_401_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_402_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_402_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_403_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_403_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_404_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_404_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_405_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_405_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_406_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_406_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_407_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_407_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_408_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_408_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_409_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_409_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_410_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_410_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_411_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_411_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_412_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_412_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_413_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_413_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_414_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_414_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_415_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_415_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_416_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_416_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_417_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_417_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_418_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_418_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_419_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_419_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_420_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_420_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_421_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_421_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_422_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_422_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_423_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_423_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_424_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_424_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_425_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_425_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_426_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_426_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_427_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_427_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_428_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_428_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_429_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_429_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_430_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_430_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_431_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_431_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_432_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_432_cr_GEN:
  #_ REGISTER_IN f1 0x0000000000000001
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x0000000000000001
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_433_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_433_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_434_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_434_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_435_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_435_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_436_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_436_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_437_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_437_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_438_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_438_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_439_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_439_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_440_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_440_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_441_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_441_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_442_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_442_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_443_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_443_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_444_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_444_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_445_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_445_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_446_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_446_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_447_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_447_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_448_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_448_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_449_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_449_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_450_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_450_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_451_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_451_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_452_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_452_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_453_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_453_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_454_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_454_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_455_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_455_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_456_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_456_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_457_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_457_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_458_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_458_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_459_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_459_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_460_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_460_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_461_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_461_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_462_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_462_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_463_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_463_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_464_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_464_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_465_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_465_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_466_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_466_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_467_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_467_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_468_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_468_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_469_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_469_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_470_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_470_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_471_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_471_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_472_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_472_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_473_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_473_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_474_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_474_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_475_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_475_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_476_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_476_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_477_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_477_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_478_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_478_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_479_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_479_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_480_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_480_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_481_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_481_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_482_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_482_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_483_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_483_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_484_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_484_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_485_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_485_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_486_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_486_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_487_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_487_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_488_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_488_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_489_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_489_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_490_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_490_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_491_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_491_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_492_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_492_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_493_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_493_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_494_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_494_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_495_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_495_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_496_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_496_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_497_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_497_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_498_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_498_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_499_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_499_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_500_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_500_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_501_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_501_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_502_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_502_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_503_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_503_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_504_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_504_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_505_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_505_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_506_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_506_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_507_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_507_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_508_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_508_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_509_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_509_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_510_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_510_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_511_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_511_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_512_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_512_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_513_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_513_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_514_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_514_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_515_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_515_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_516_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_516_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_517_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_517_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_518_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_518_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_519_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_519_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_520_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_520_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_521_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_521_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_522_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_522_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_523_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_523_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_524_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_524_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_525_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_525_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_526_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_526_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_527_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_527_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_528_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_528_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_529_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_529_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_530_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_530_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_531_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_531_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_532_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_532_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_533_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_533_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_534_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_534_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_535_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_535_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_536_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_536_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_537_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_537_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_538_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_538_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_539_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_539_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_540_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_540_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_541_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_541_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_542_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_542_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_543_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_543_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_544_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_544_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_545_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_545_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_546_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_546_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_547_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_547_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_548_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_548_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_549_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_549_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_550_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_550_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_551_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_551_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_552_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_552_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_553_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_553_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_554_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_554_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_555_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_555_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_556_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_556_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_557_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_557_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_558_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_558_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_559_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_559_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_560_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_560_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_561_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_561_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_562_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_562_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_563_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_563_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_564_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_564_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_565_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_565_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_566_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_566_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_567_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_567_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_568_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_568_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_569_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_569_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_570_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_570_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_571_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_571_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_572_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_572_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_573_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_573_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_574_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_574_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_575_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_575_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_576_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_576_cr_GEN:
  #_ REGISTER_IN f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_577_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_577_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_578_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_578_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_579_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_579_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_580_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_580_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_581_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_581_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_582_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_582_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_583_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_583_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_584_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_584_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_585_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_585_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_586_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_586_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_587_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_587_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_588_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_588_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_589_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_589_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_590_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_590_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_591_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_591_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_592_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_592_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_593_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_593_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_594_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_594_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_595_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_595_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_596_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_596_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_597_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_597_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_598_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_598_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_599_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_599_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_600_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_600_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_601_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_601_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_602_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_602_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_603_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_603_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_604_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_604_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_605_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_605_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_606_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_606_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_607_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_607_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_608_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_608_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_609_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_609_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_610_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_610_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_611_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_611_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_612_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_612_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_613_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_613_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_614_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_614_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_615_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_615_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_616_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_616_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_617_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_617_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_618_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_618_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_619_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_619_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_620_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_620_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_621_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_621_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_622_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_622_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_623_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_623_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_624_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_624_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_625_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_625_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_626_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_626_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_627_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_627_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_628_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_628_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_629_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000

test_fmadds_629_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_630_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_630_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_631_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_631_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_632_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_632_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_633_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_633_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_634_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_634_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_635_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_635_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_636_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_636_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_637_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_637_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_638_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_638_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_639_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_639_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_640_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_640_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_641_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_641_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_642_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000

test_fmadds_642_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_643_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_643_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_644_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_644_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_645_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_645_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_646_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_646_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_647_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_647_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_648_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_648_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_649_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_649_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_650_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_650_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_651_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_651_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_652_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_652_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_653_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_653_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_654_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_654_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_655_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmadds_655_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_656_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_656_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_657_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_657_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_658_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_658_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_659_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_659_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_660_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_660_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_661_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_661_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_662_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_662_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_663_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_663_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_664_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_664_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_665_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_665_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_666_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_666_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_667_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_667_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_668_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmadds_668_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_669_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_669_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_670_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_670_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_671_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_671_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_672_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_672_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_673_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_673_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_674_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_674_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_675_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_675_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_676_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_676_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_677_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_677_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_678_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_678_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_679_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_679_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_680_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_680_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_681_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_681_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_682_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_682_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_683_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_683_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_684_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_684_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_685_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_685_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_686_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_686_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_687_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_687_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_688_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_688_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_689_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_689_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_690_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_690_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_691_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_691_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_692_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_692_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_693_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_693_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_694_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_694_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_695_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_695_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_696_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_696_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_697_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_697_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_698_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_698_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_699_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_699_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_700_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_700_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_701_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_701_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_702_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_702_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_703_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_703_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_704_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_704_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_705_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_705_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_706_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_706_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_707_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_707_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_708_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_708_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_709_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_709_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_710_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_710_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_711_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_711_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_712_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_712_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_713_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_713_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_714_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_714_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_715_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_715_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_716_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_716_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_717_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_717_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_718_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_718_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_719_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_719_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_720_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_720_cr_GEN:
  #_ REGISTER_IN f1 0x3FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x3FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_721_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_721_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_722_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_722_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_723_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_723_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_724_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_724_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_725_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_725_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_726_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_726_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_727_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_727_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_728_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_728_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_729_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_729_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_730_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_730_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_731_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_731_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_732_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_732_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_733_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_733_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_734_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_734_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_735_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_735_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_736_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_736_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_737_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_737_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_738_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_738_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_739_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_739_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_740_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_740_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_741_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_741_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_742_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_742_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_743_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_743_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_744_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_744_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_745_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_745_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_746_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_746_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_747_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_747_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_748_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_748_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_749_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_749_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_750_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_750_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_751_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_751_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_752_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_752_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_753_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_753_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_754_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_754_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_755_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_755_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_756_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_756_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_757_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_757_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_758_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_758_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_759_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_759_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_760_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_760_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_761_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_761_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_762_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_762_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_763_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_763_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_764_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_764_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_765_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_765_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_766_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_766_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_767_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_767_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_768_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_768_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_769_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_769_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_770_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_770_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_771_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_771_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_772_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_772_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_773_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_773_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_774_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000

test_fmadds_774_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_775_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_775_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_776_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_776_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_777_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_777_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_778_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_778_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_779_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_779_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_780_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_780_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_781_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_781_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_782_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_782_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_783_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_783_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_784_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_784_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_785_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000

test_fmadds_785_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x4000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_786_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_786_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_787_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_787_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_788_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_788_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_789_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_789_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_790_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_790_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_791_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_791_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_792_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_792_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_793_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_793_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_794_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_794_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_795_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_795_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_796_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_796_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_797_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_797_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_798_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_798_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_799_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_799_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_800_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmadds_800_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_801_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_801_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_802_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_802_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_803_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_803_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_804_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_804_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_805_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_805_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_806_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_806_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_807_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_807_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_808_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_808_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_809_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_809_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_810_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_810_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_811_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmadds_811_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_812_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_812_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_813_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_813_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_814_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_814_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_815_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_815_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_816_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_816_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_817_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_817_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_818_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_818_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_819_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_819_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_820_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_820_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_821_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_821_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_822_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_822_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_823_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_823_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_824_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_824_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_825_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_825_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_826_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_826_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_827_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_827_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_828_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_828_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_829_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_829_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_830_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_830_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_831_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_831_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_832_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_832_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_833_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_833_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_834_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_834_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_835_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_835_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_836_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_836_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_837_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_837_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_838_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_838_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_839_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_839_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_840_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_840_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_841_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_841_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_842_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_842_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_843_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_843_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_844_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_844_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_845_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_845_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_846_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_846_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_847_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_847_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_848_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_848_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_849_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_849_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_850_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_850_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_851_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_851_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_852_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_852_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_853_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_853_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_854_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_854_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_855_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_855_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_856_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_856_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_857_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_857_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_858_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_858_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_859_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_859_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_860_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_860_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_861_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_861_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_862_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_862_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_863_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_863_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_864_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_864_cr_GEN:
  #_ REGISTER_IN f1 0xBFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xBFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_865_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_865_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_866_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_866_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_867_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_867_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_868_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_868_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_869_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_869_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_870_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_870_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_871_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_871_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_872_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_872_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_873_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_873_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_874_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_874_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_875_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_875_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_876_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_876_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_877_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_877_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_878_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_878_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_879_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_879_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_880_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_880_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_881_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_881_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_882_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_882_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_883_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_883_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_884_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_884_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_885_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_885_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_886_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_886_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_887_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_887_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_888_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_888_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_889_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_889_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_890_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_890_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_891_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_891_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_892_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_892_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_893_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_893_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_894_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_894_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_895_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_895_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_896_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_896_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_897_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_897_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_898_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_898_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_899_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_899_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_900_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_900_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_901_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_901_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_902_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_902_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_903_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_903_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_904_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_904_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_905_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_905_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_906_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_906_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_907_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_907_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_908_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_908_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_909_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_909_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_910_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_910_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_911_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_911_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_912_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_912_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_913_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_913_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_914_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_914_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_915_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_915_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_916_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_916_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_917_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_917_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_918_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_918_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_919_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmadds_919_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_920_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_920_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_921_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_921_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_922_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_922_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_923_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_923_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_924_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_924_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_925_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_925_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_926_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_926_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_927_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_927_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_928_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_928_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_929_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_929_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_930_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_930_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_931_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_931_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_932_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmadds_932_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_933_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_933_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_934_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_934_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_935_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_935_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_936_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_936_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_937_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_937_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_938_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_938_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_939_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_939_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_940_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_940_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_941_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_941_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_942_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_942_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_943_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_943_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_944_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_944_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_945_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_945_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_946_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_946_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_947_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_947_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_948_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_948_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_949_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_949_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_950_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_950_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_951_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_951_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_952_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_952_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_953_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_953_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_954_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_954_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_955_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_955_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_956_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_956_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_957_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_957_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_958_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_958_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_959_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_959_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_960_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_960_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_961_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_961_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_962_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_962_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_963_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_963_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_964_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_964_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_965_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_965_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_966_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_966_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_967_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_967_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_968_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_968_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_969_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_969_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_970_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_970_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_971_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_971_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_972_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_972_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_973_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_973_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_974_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_974_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_975_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_975_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_976_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_976_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_977_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_977_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_978_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_978_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_979_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_979_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_980_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_980_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_981_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_981_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_982_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_982_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_983_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_983_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_984_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_984_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_985_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_985_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_986_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_986_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_987_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_987_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_988_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_988_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_989_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_989_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_990_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_990_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_991_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_991_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_992_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_992_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_993_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_993_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_994_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_994_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_995_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_995_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_996_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_996_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_997_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_997_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_998_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_998_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_999_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_999_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1000_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1000_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1001_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1001_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1002_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1002_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1003_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1003_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1004_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1004_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1005_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1005_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1006_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1006_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1007_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1007_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1008_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1008_cr_GEN:
  #_ REGISTER_IN f1 0xC1E0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xC1E0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1009_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_1009_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1010_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_1010_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1011_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1011_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1012_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1012_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1013_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_1013_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1014_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_1014_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1015_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1015_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1016_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1016_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1017_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1017_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1018_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1018_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1019_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1019_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1020_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1020_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1021_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_1021_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1022_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000

test_fmadds_1022_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x8000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1023_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1023_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1024_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1024_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1025_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000

test_fmadds_1025_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x3FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1026_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_1026_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1027_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1027_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1028_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1028_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1029_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1029_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1030_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1030_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1031_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1031_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1032_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1032_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1033_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1033_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1034_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1034_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1035_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1035_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1036_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1036_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1037_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1037_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1038_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1038_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1039_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1039_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1040_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1040_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1041_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1041_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1042_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1042_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1043_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1043_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1044_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1044_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1045_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1045_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1046_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1046_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1047_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1047_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1048_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1048_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1049_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1049_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1050_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1050_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1051_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1051_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1052_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1052_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1053_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1053_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1054_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1054_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1055_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1055_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1056_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1056_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1057_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1057_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1058_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1058_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1059_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1059_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1060_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1060_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1061_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1061_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1062_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000

test_fmadds_1062_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x41E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1063_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000

test_fmadds_1063_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xBFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1064_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000

test_fmadds_1064_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x41F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1065_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1065_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1066_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1066_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1067_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1067_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1068_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1068_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1069_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1069_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1070_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1070_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1071_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1071_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1072_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1072_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1073_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1073_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1074_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000

test_fmadds_1074_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC1E0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1075_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000

test_fmadds_1075_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC1F0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1076_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000

test_fmadds_1076_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x0000000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1077_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1077_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1078_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1078_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1079_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1079_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1080_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1080_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1081_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1081_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1082_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1082_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1083_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1083_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1084_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1084_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1085_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1085_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1086_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1086_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1087_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1087_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1088_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000

test_fmadds_1088_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xC3D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1089_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1089_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1090_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1090_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1091_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1091_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1092_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1092_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1093_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1093_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1094_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1094_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1095_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1095_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1096_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1096_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1097_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1097_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1098_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1098_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1099_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1099_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1100_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000

test_fmadds_1100_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x43D0000000000000
  #_ REGISTER_OUT cr 0x08000000

test_fmadds_1101_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1101_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1102_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1102_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1103_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1103_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1104_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1104_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1105_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1105_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1106_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1106_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1107_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1107_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1108_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1108_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1109_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1109_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1110_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1110_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1111_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1111_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1112_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1112_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1113_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1113_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1114_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1114_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1115_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1115_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1116_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1116_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1117_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1117_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1118_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1118_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1119_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1119_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1120_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1120_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1121_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1121_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1122_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1122_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1123_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1123_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1124_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1124_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1125_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1125_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1126_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1126_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1127_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1127_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1128_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1128_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1129_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1129_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1130_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1130_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1131_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1131_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1132_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1132_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1133_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1133_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1134_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1134_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1135_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1135_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1136_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1136_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1137_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1137_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1138_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1138_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1139_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1139_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1140_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1140_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1141_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1141_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1142_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1142_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1143_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1143_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1144_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1144_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1145_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1145_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1146_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1146_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1147_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1147_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1148_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1148_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1149_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1149_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1150_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1150_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1151_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1151_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1152_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1152_cr_GEN:
  #_ REGISTER_IN f1 0x41DFFFFFFFC00000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1153_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1153_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1154_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1154_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1155_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1155_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1156_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1156_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1157_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1157_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1158_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1158_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1159_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1159_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1160_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1160_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1161_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1161_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1162_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1162_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1163_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1163_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1164_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1164_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1165_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1165_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1166_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1166_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1167_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1167_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1168_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1168_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1169_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1169_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1170_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1170_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1171_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1171_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1172_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1172_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1173_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1173_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1174_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1174_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1175_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1175_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1176_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1176_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1177_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1177_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1178_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1178_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1179_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1179_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1180_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1180_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1181_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1181_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1182_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1182_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1183_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1183_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1184_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1184_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1185_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1185_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1186_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1186_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1187_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1187_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1188_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1188_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1189_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1189_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1190_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1190_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1191_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1191_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1192_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1192_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1193_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1193_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1194_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1194_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1195_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1195_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1196_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1196_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1197_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1197_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1198_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1198_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1199_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1199_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1200_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1200_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1201_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1201_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1202_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1202_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1203_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1203_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1204_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1204_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1205_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1205_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1206_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1206_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1207_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1207_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1208_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1208_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1209_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1209_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1210_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1210_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1211_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1211_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1212_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1212_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1213_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1213_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1214_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1214_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1215_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1215_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1216_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1216_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1217_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1217_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1218_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1218_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1219_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1219_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1220_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1220_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1221_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1221_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1222_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1222_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1223_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1223_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1224_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1224_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1225_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1225_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1226_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1226_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1227_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1227_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1228_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1228_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1229_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1229_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1230_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1230_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1231_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1231_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1232_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1232_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1233_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1233_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1234_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1234_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1235_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1235_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1236_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1236_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1237_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1237_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1238_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1238_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1239_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1239_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1240_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1240_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1241_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1241_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1242_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1242_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1243_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1243_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1244_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1244_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1245_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1245_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1246_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1246_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1247_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1247_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1248_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1248_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1249_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1249_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1250_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1250_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1251_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1251_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1252_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1252_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1253_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1253_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1254_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1254_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1255_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1255_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1256_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1256_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1257_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1257_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1258_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1258_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1259_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1259_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1260_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1260_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1261_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1261_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1262_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1262_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1263_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1263_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1264_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1264_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1265_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1265_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1266_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1266_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1267_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1267_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1268_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1268_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1269_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1269_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1270_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1270_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1271_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1271_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1272_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1272_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1273_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1273_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1274_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1274_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1275_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1275_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1276_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1276_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1277_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1277_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1278_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1278_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1279_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1279_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1280_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1280_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1281_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1281_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1282_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1282_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1283_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1283_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1284_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1284_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1285_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1285_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1286_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1286_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1287_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1287_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1288_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1288_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1289_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1289_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1290_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1290_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1291_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1291_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1292_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1292_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1293_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1293_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1294_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1294_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1295_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1295_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1296_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1296_cr_GEN:
  #_ REGISTER_IN f1 0x7FF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0x7FF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1297_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1297_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1298_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1298_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1299_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1299_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1300_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1300_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1301_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1301_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1302_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1302_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1303_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1303_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1304_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1304_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1305_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1305_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1306_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1306_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1307_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1307_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1308_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1308_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1309_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1309_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1310_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1310_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1311_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1311_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1312_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1312_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1313_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1313_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1314_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1314_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1315_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1315_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1316_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1316_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1317_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1317_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1318_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1318_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1319_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1319_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1320_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1320_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1321_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1321_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1322_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1322_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1323_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1323_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1324_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1324_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1325_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1325_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1326_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1326_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1327_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1327_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1328_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1328_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1329_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1329_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1330_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1330_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1331_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1331_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1332_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1332_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1333_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1333_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1334_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1334_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1335_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1335_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1336_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1336_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1337_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1337_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1338_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1338_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1339_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1339_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1340_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1340_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1341_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1341_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1342_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1342_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1343_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1343_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1344_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1344_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1345_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1345_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1346_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1346_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1347_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1347_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1348_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1348_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1349_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1349_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1350_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1350_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1351_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1351_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1352_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1352_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1353_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1353_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1354_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1354_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1355_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1355_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1356_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1356_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1357_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1357_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1358_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1358_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1359_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1359_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1360_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1360_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1361_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1361_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1362_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1362_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1363_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1363_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1364_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1364_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1365_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1365_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1366_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1366_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1367_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1367_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1368_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1368_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1369_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1369_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1370_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1370_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1371_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1371_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1372_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1372_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1373_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1373_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1374_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1374_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1375_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1375_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1376_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1376_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1377_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1377_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1378_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1378_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1379_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1379_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1380_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1380_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1381_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1381_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1382_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1382_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1383_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1383_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1384_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1384_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1385_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1385_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1386_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1386_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1387_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1387_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1388_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1388_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1389_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1389_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1390_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1390_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1391_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1391_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1392_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1392_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1393_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1393_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1394_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1394_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1395_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1395_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1396_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1396_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1397_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1397_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1398_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1398_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1399_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1399_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1400_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1400_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1401_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1401_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1402_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000

test_fmadds_1402_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1403_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1403_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1404_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1404_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1405_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1405_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1406_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1406_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1407_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1407_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1408_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1408_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1409_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1409_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1410_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1410_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1411_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1411_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1412_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1412_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1413_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000

test_fmadds_1413_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0x7FF0000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1414_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000

test_fmadds_1414_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0x7FF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1415_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1415_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1416_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1416_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1417_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1417_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1418_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1418_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1419_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1419_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1420_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1420_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1421_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1421_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1422_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1422_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1423_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1423_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1424_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1424_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1425_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1425_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1426_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1426_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1427_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1427_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1428_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1428_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1429_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1429_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1430_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1430_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1431_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1431_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1432_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1432_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1433_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1433_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1434_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1434_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1435_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1435_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1436_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1436_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1437_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1437_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1438_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1438_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1439_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1439_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1440_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1440_cr_GEN:
  #_ REGISTER_IN f1 0xFFF0000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF0000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1441_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1441_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1442_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1442_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1443_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1443_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1444_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1444_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1445_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1445_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1446_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1446_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1447_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1447_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1448_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1448_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1449_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1449_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1450_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1450_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1451_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1451_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1452_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1452_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1453_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1453_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1454_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1454_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1455_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1455_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1456_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1456_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1457_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1457_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1458_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1458_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1459_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1459_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1460_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1460_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1461_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1461_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1462_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1462_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1463_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1463_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1464_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1464_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1465_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1465_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1466_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1466_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1467_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1467_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1468_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1468_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1469_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1469_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1470_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1470_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1471_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1471_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1472_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1472_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1473_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1473_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1474_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1474_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1475_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1475_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1476_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1476_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1477_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1477_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1478_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1478_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1479_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1479_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1480_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1480_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1481_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1481_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1482_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1482_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1483_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1483_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1484_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1484_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1485_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1485_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1486_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1486_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1487_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1487_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1488_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1488_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1489_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1489_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1490_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1490_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1491_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1491_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1492_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1492_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1493_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1493_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1494_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1494_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1495_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1495_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1496_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1496_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1497_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1497_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1498_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1498_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1499_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1499_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1500_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1500_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1501_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1501_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1502_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1502_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1503_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1503_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1504_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1504_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1505_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1505_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1506_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1506_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1507_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1507_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1508_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1508_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1509_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1509_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1510_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1510_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1511_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1511_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1512_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1512_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1513_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1513_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1514_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1514_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1515_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1515_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1516_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1516_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1517_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1517_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1518_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1518_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1519_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1519_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1520_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1520_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1521_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1521_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1522_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1522_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1523_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1523_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1524_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1524_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1525_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1525_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1526_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1526_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1527_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1527_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1528_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1528_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1529_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1529_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1530_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1530_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1531_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1531_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1532_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1532_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1533_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1533_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1534_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1534_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1535_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1535_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1536_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1536_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1537_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1537_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1538_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1538_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1539_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1539_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1540_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1540_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1541_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1541_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1542_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1542_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1543_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1543_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1544_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1544_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1545_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1545_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1546_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1546_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1547_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1547_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1548_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1548_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1549_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1549_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1550_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1550_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1551_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1551_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1552_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1552_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1553_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1553_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1554_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1554_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1555_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1555_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1556_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1556_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1557_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1557_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1558_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1558_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1559_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1559_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1560_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1560_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1561_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1561_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1562_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1562_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1563_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1563_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1564_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1564_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1565_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1565_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1566_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1566_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1567_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1567_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1568_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1568_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1569_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1569_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1570_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1570_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1571_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1571_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x00000000

test_fmadds_1572_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1572_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1573_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1573_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1574_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1574_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1575_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1575_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1576_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1576_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1577_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1577_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1578_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1578_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1579_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1579_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1580_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1580_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1581_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1581_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1582_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1582_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1583_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1583_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1584_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000

test_fmadds_1584_cr_GEN:
  #_ REGISTER_IN f1 0xFFF8000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF8000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFF8000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1585_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1585_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1586_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1586_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1587_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1587_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1588_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1588_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1589_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1589_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1590_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1590_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1591_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1591_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1592_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1592_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1593_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1593_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1594_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1594_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1595_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1595_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1596_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1596_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1597_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1597_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1598_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1598_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1599_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1599_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1600_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1600_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1601_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1601_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1602_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1602_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1603_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1603_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1604_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1604_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1605_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1605_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1606_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1606_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1607_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1607_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1608_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1608_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x8000000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x8000000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1609_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1609_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1610_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1610_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1611_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1611_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1612_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1612_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1613_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1613_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1614_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1614_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1615_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1615_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1616_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1616_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1617_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1617_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1618_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1618_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1619_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1619_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1620_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1620_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x0000000000000001
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x0000000000000001
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1621_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1621_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1622_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1622_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1623_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1623_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1624_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1624_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1625_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1625_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1626_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1626_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1627_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1627_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1628_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1628_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1629_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1629_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1630_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1630_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1631_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1631_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1632_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1632_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1633_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1633_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1634_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1634_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1635_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1635_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1636_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1636_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1637_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1637_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1638_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1638_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1639_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1639_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1640_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1640_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1641_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1641_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1642_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1642_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1643_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1643_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1644_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1644_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x3FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x3FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1645_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1645_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1646_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1646_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1647_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1647_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1648_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1648_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1649_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1649_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1650_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1650_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1651_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1651_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1652_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1652_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1653_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1653_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1654_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1654_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1655_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1655_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1656_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1656_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xBFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xBFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1657_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1657_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1658_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1658_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1659_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1659_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1660_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1660_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1661_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1661_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1662_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1662_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1663_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1663_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1664_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1664_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1665_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1665_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1666_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1666_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1667_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1667_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1668_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1668_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xC1E0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xC1E0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1669_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1669_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1670_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1670_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1671_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1671_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1672_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1672_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1673_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1673_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1674_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1674_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1675_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1675_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1676_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1676_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1677_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1677_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1678_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1678_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1679_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1679_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1680_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1680_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x41DFFFFFFFC00000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1681_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1681_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1682_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1682_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1683_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1683_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1684_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1684_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1685_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1685_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1686_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1686_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1687_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1687_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1688_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1688_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1689_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1689_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1690_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1690_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1691_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1691_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1692_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1692_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0x7FF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0x7FF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1693_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1693_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1694_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1694_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1695_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1695_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1696_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1696_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1697_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1697_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1698_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1698_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1699_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1699_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1700_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1700_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1701_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1701_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1702_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1702_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1703_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1703_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1704_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1704_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF0000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF0000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1705_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1705_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1706_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1706_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1707_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1707_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1708_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1708_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1709_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1709_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1710_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1710_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1711_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1711_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1712_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1712_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1713_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1713_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1714_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1714_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1715_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1715_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1716_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1716_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF8000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF8000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1717_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1717_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1718_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1718_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x8000000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x8000000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1719_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1719_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x0000000000000001
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x0000000000000001
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1720_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1720_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x000FFFFFFFFFFFFF
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x000FFFFFFFFFFFFF
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1721_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1721_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x3FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x3FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1722_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1722_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xBFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xBFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1723_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1723_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xC1E0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xC1E0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1724_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1724_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x41DFFFFFFFC00000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x41DFFFFFFFC00000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1725_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1725_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0x7FF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0x7FF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1726_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1726_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF0000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF0000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1727_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1727_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF8000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF8000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

test_fmadds_1728_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000

test_fmadds_1728_cr_GEN:
  #_ REGISTER_IN f1 0xFFF4000000000000
  #_ REGISTER_IN f2 0xFFF4000000000000
  #_ REGISTER_IN f3 0xFFF4000000000000
  fmadds. f4, f1, f2, f3
  blr
  #_ REGISTER_OUT f1 0xFFF4000000000000
  #_ REGISTER_OUT f2 0xFFF4000000000000
  #_ REGISTER_OUT f3 0xFFF4000000000000
  #_ REGISTER_OUT f4 0xFFFC000000000000
  #_ REGISTER_OUT cr 0x0A000000

