[
	{
		"original_line": "parameter real vto=-2;", 
		"bug_line": "parameter real vto:-2;",
		"error_description": "Syntax error: Used colon ':' instead of equals '=' for parameter assignment"
	},
	{
		"original_line": "      end else begin", 
		"bug_line": "      end elsee begin",
		"error_description": "Misspelled 'else' keyword as 'elsee' causing unrecognized conditional structure"
	},
	{
		"original_line": "      if (Vgd < fcp) begin", 
		"bug_line": "      iff (Vgd < fcp) begin",
		"error_description": "Misspelled 'if' keyword as 'iff', which is not a valid Verilog-A keyword. The compiler will fail to recognize this conditional statement syntax."
	},
	{
		"original_line": "   analog begin", 
		"bug_line": "   analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn'. VerilogA requires exact keyword spelling for block initiation."
	},
	{
		"original_line": "      Vds = V(vdrain, vsource);", 
		"bug_line": "      Vds = V(vdrain vsource);",
		"error_description": "Missing comma between function arguments 'vdrain' and 'vsource', resulting in invalid function call syntax."
	},
	{
		"original_line": "      analog begin", 
		"bug_line": "      analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn', causing invalid syntax for analog block declaration"
	},
	{
		"original_line": "      Igd = is*(exp(Vgd/$vt) - 1) + Vgd*gmin;", 
		"bug_line": "      Igd = is*(exp(Vgd/$vt) - 1) + Vgd*gmin",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "parameter real lambda=0;", 
		"bug_line": "parameter real lambda=0",
		"error_description": "Missing semicolon at the end of the parameter declaration, causing a syntax error as subsequent parameters cannot be parsed correctly."
	},
	{
		"original_line": "      Vgs = V(vgate, vsource);", 
		"bug_line": "      Vgs = V(vgate, vsource;",
		"error_description": "Missing closing parenthesis for the voltage function call, creating unbalanced parentheses."
	},
	{
		"original_line": "      Vds = V(vdrain, vsource);", 
		"bug_line": "      Vds = V(vdrain vsource);",
		"error_description": "Missing comma between function arguments 'vdrain' and 'vsource', resulting in invalid syntax for the function call"
	},
	{
		"original_line": "      Igd = is*(exp(Vgd/$vt) - 1) + Vgd*gmin;", 
		"bug_line": "      Igd = is*(exp(Vgd/$vt) - 1) + Vgd*gmin",
		"error_description": "Missing semicolon at end of statement"
	},
	{
		"original_line": "parameter real gmin=1p from (0:inf);", 
		"bug_line": "parameter real gmin=1p from (0:inf;",
		"error_description": "Missing closing parenthesis in the range specification, causing unmatched parentheses syntax error."
	},
	{
		"original_line": "parameter real is=1e-16 from [0:inf);", 
		"bug_line": "parameter real is=1e-16 from {0:inf);",
		"error_description": "Used curly brace '{' instead of square bracket '[' for range specification. VerilogA requires parentheses or square brackets for interval bounds, not curly braces."
	},
	{
		"original_line": "inout vdrain, vgate, vsource;", 
		"bug_line": "inout vdrain vgate, vsource;",
		"error_description": "Missing comma between port identifiers 'vdrain' and 'vgate' in the port list declaration"
	},
	{
		"original_line": "Qgs = area*2*phi*cjs*(1 - sqrt(1 - Vgs/phi));", 
		"bug_line": "Qgs = area*2*phi*cjs*(1 - sqrt(1 - Vgs/phi]));",
		"error_description": "Mismatched bracket: replaced closing parenthesis with ']' for the sqrt argument, creating unbalanced parentheses."
	},
	{
		"original_line": "module n_jfet(vdrain, vgate, vsource);", 
		"bug_line": "module n_jfet(vdrain vgate, vsource);",
		"error_description": "Missing comma between port identifiers 'vdrain' and 'vgate' in the port list, violating Verilog-A's port declaration syntax."
	},
	{
		"original_line": "      analog begin", 
		"bug_line": "      analog begn",
		"error_description": "Misspelled 'begin' keyword as 'begn'"
	},
	{
		"original_line": "      Vds = V(vdrain, vsource);", 
		"bug_line": "      Vds = V(vdrain, vsource;",
		"error_description": "Missing closing parenthesis for the voltage function call, resulting in unmatched parentheses syntax error."
	},
	{
		"original_line": "parameter real area=1 from (0:inf);", 
		"bug_line": "parameter real area=1 from (0:inf;",
		"error_description": "Missing closing parenthesis for range expression"
	},
	{
		"original_line": "	 f3 = 1 - fc*(1 + m);", 
		"bug_line": "	 f3 = 1 - fc*(1 + m);;",
		"error_description": "Double semicolon at end of statement causes syntax error"
	}
]