<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>36</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X1_1</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>205</source_line>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X8_2</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>205</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DFT_compute_RAM_8X23_3</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>205</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<resource>
		<res_id>74</res_id>
		<opcode>111</opcode>
		<opcode>112</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>76</res_id>
		<opcode>115</opcode>
		<opcode>116</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>78</res_id>
		<opcode>119</opcode>
		<opcode>120</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>73</res_id>
		<opcode>109</opcode>
		<opcode>110</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>75</res_id>
		<opcode>113</opcode>
		<opcode>114</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>77</res_id>
		<opcode>117</opcode>
		<opcode>118</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>53</res_id>
		<opcode>89</opcode>
		<latency>0</latency>
		<delay>0.1226</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>18.5877</unit_area>
		<comb_area>18.5877</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>54</res_id>
		<opcode>90</opcode>
		<latency>0</latency>
		<delay>0.0963</delay>
		<module_name>DFT_compute_Add_2Ux1U_2U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>55</res_id>
		<opcode>91</opcode>
		<latency>0</latency>
		<delay>0.1075</delay>
		<module_name>DFT_compute_LessThan_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.8140</unit_area>
		<comb_area>5.8140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>56</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.1761</delay>
		<module_name>DFT_compute_LessThan_3Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>16.7580</unit_area>
		<comb_area>16.7580</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>93</opcode>
		<latency>0</latency>
		<delay>0.1200</delay>
		<module_name>DFT_compute_LeftShift_2Sx2U_5S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>11.6280</unit_area>
		<comb_area>11.6280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>58</res_id>
		<opcode>94</opcode>
		<latency>0</latency>
		<delay>1.8615</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>2327.5494</unit_area>
		<comb_area>2327.5494</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>86</opcode>
		<opcode>88</opcode>
		<latency>9</latency>
		<setup_time>0.1299</setup_time>
		<delay>0.1153</delay>
		<module_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<unit_area>3989.4000</unit_area>
		<comb_area>2287.6000</comb_area>
		<seq_area>1701.8000</seq_area>
		<reg_bits>256</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>46</res_id>
		<opcode>71</opcode>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>4.4931</delay>
		<module_name>DFT_compute_cynw_cm_float_cos_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_cos_i</label>
		<unit_area>9915.5000</unit_area>
		<comb_area>9915.5000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>40</res_id>
		<opcode>59</opcode>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>4.6987</delay>
		<module_name>DFT_compute_cynw_cm_float_sin_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_sin_i</label>
		<unit_area>9828.4000</unit_area>
		<comb_area>9828.4000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>36</res_id>
		<opcode>51</opcode>
		<opcode>52</opcode>
		<latency>0</latency>
		<delay>1.8863</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>2214.2000</unit_area>
		<comb_area>2214.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>60</res_id>
		<opcode>96</opcode>
		<latency>0</latency>
		<delay>0.1623</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>31.5837</unit_area>
		<comb_area>31.5837</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>32</res_id>
		<opcode>43</opcode>
		<opcode>44</opcode>
		<latency>0</latency>
		<delay>1.4061</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_0</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>4671.6000</unit_area>
		<comb_area>4671.6000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>61</res_id>
		<opcode>97</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DFT_compute_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>62</res_id>
		<opcode>98</opcode>
		<latency>0</latency>
		<delay>0.2741</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>95.8797</unit_area>
		<comb_area>95.8797</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>99</opcode>
		<latency>0</latency>
		<delay>0.1957</delay>
		<module_name>DFT_compute_Add_8Ux1U_8U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>54.2241</unit_area>
		<comb_area>54.2241</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>65</res_id>
		<opcode>101</opcode>
		<latency>0</latency>
		<delay>0.1935</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>45.5544</unit_area>
		<comb_area>45.5544</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>66</res_id>
		<opcode>102</opcode>
		<latency>0</latency>
		<delay>0.0976</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>12.7737</unit_area>
		<comb_area>12.7737</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>67</res_id>
		<opcode>103</opcode>
		<latency>0</latency>
		<delay>0.2003</delay>
		<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;=</label>
		<unit_area>24.3504</unit_area>
		<comb_area>24.3504</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
		<op>
			<id>13069</id>
			<opcode>112</opcode>
			<source_loc>31294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13070</id>
			<opcode>116</opcode>
			<source_loc>31294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13071</id>
			<opcode>120</opcode>
			<source_loc>31294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13072</id>
			<opcode>116</opcode>
			<source_loc>31294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13073</id>
			<opcode>112</opcode>
			<source_loc>31294</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13074</id>
			<opcode>110</opcode>
			<source_loc>31402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13075</id>
			<opcode>114</opcode>
			<source_loc>31402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13076</id>
			<opcode>118</opcode>
			<source_loc>31402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13077</id>
			<opcode>114</opcode>
			<source_loc>31402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13078</id>
			<opcode>110</opcode>
			<source_loc>31402</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13079</id>
			<opcode>118</opcode>
			<source_loc>31535</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13080</id>
			<opcode>114</opcode>
			<source_loc>31535</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13081</id>
			<opcode>110</opcode>
			<source_loc>31535</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12916</id>
			<opcode>89</opcode>
			<source_loc>4945</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12917</id>
			<opcode>90</opcode>
			<source_loc>23934</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12918</id>
			<opcode>91</opcode>
			<source_loc>23921</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12919</id>
			<opcode>92</opcode>
			<source_loc>23943</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13082</id>
			<opcode>117</opcode>
			<source_loc>31566</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13083</id>
			<opcode>113</opcode>
			<source_loc>31566</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13084</id>
			<opcode>109</opcode>
			<source_loc>31566</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13085</id>
			<opcode>117</opcode>
			<source_loc>31574</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13086</id>
			<opcode>118</opcode>
			<source_loc>31576</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13087</id>
			<opcode>113</opcode>
			<source_loc>31574</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13088</id>
			<opcode>114</opcode>
			<source_loc>31576</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13089</id>
			<opcode>109</opcode>
			<source_loc>31574</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13090</id>
			<opcode>110</opcode>
			<source_loc>31576</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13091</id>
			<opcode>118</opcode>
			<source_loc>31581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13092</id>
			<opcode>114</opcode>
			<source_loc>31581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13093</id>
			<opcode>110</opcode>
			<source_loc>31581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13094</id>
			<opcode>119</opcode>
			<source_loc>31585</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13095</id>
			<opcode>115</opcode>
			<source_loc>31585</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13096</id>
			<opcode>111</opcode>
			<source_loc>31585</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13097</id>
			<opcode>119</opcode>
			<source_loc>31593</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13098</id>
			<opcode>120</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13099</id>
			<opcode>115</opcode>
			<source_loc>31593</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13100</id>
			<opcode>116</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13101</id>
			<opcode>111</opcode>
			<source_loc>31593</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13102</id>
			<opcode>112</opcode>
			<source_loc>31595</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13103</id>
			<opcode>120</opcode>
			<source_loc>31600</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13104</id>
			<opcode>116</opcode>
			<source_loc>31600</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13105</id>
			<opcode>112</opcode>
			<source_loc>31600</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12932</id>
			<opcode>89</opcode>
			<source_loc>24039</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12933</id>
			<opcode>93</opcode>
			<source_loc>25092</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="5">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>12934</id>
			<opcode>94</opcode>
			<source_loc>25127,25126,25125,25215,31909,25218,24158,25222,31911,25227,25226,31912,25260,31927,40418,25264,40413,40408,40403,40398,40393,37661,37666,37635,37640,37609,37614,37583,37588,37557,37562,38387,38392,40383,40378,40373,40368,40363,40358,40353,40348,37895,37900,37869,37874,37843,37848,37817,37822,37791,37796,37765,37770,37739,37744,37713,37718,37692,40338,40333,40328,40323,40318,40313,40308,38103,38108,38077,38082,38051,38056,38025,38030,37999,38004,37973,37978,37947,37952,40298,40293,40288,40283,40278,40273,40253,38337,38342,38311,38316,38285,38290,38259,38264,38233,38238,38207,38212,38181,38186,38155,38160,38134,37926,25274,31931,24143,25272,25271,31930,25273,25269,25268,31929,25276,31932,25283,25282,31934,25280,31935,31933,25290,25289,31938,25328,31953,25327,40254,25323,25322,31947,25320,31948,25363,25362,31962,40256,40229,25313,25311,25309,25308,25307,31945,31944,25302,25301,31942,40255,25298,25297,25296,25295,31941,31940,40442,40427,31974,25175,40443,40428,25182,25371,40258,31965,25284,25221,31937,25138,40444,40230,25384,31972,25141</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12935</id>
			<opcode>88</opcode>
			<source_loc>25448</source_loc>
			<port>
				<name>clk</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12936</id>
			<opcode>72</opcode>
			<source_loc>25852</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12937</id>
			<opcode>60</opcode>
			<source_loc>25976</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12938</id>
			<opcode>52</opcode>
			<source_loc>26110</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12939</id>
			<opcode>96</opcode>
			<source_loc>26245</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13106</id>
			<opcode>117</opcode>
			<source_loc>32158,32248</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13107</id>
			<opcode>113</opcode>
			<source_loc>32158,32248</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13108</id>
			<opcode>109</opcode>
			<source_loc>32158,32248</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12943</id>
			<opcode>44</opcode>
			<source_loc>26263</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13109</id>
			<opcode>119</opcode>
			<source_loc>32180,32227</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13110</id>
			<opcode>115</opcode>
			<source_loc>32180,32227</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13111</id>
			<opcode>111</opcode>
			<source_loc>32180,32227</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12947</id>
			<opcode>44</opcode>
			<source_loc>26396</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12948</id>
			<opcode>97</opcode>
			<source_loc>26529</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12949</id>
			<opcode>52</opcode>
			<source_loc>26537</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12950</id>
			<opcode>44</opcode>
			<source_loc>26677</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12951</id>
			<opcode>44</opcode>
			<source_loc>26809</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12952</id>
			<opcode>52</opcode>
			<source_loc>26950</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13112</id>
			<opcode>109</opcode>
			<source_loc>32298</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13113</id>
			<opcode>113</opcode>
			<source_loc>32298</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13114</id>
			<opcode>117</opcode>
			<source_loc>32298</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12956</id>
			<opcode>97</opcode>
			<source_loc>27091</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12957</id>
			<opcode>52</opcode>
			<source_loc>27099</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13115</id>
			<opcode>118</opcode>
			<source_loc>32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13116</id>
			<opcode>114</opcode>
			<source_loc>32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13117</id>
			<opcode>110</opcode>
			<source_loc>32311</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13118</id>
			<opcode>111</opcode>
			<source_loc>32326</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13119</id>
			<opcode>115</opcode>
			<source_loc>32326</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13120</id>
			<opcode>119</opcode>
			<source_loc>32326</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12961</id>
			<opcode>97</opcode>
			<source_loc>27244</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12962</id>
			<opcode>52</opcode>
			<source_loc>27252</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13121</id>
			<opcode>120</opcode>
			<source_loc>32339</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13122</id>
			<opcode>116</opcode>
			<source_loc>32339</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13123</id>
			<opcode>112</opcode>
			<source_loc>32339</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13124</id>
			<opcode>109</opcode>
			<source_loc>32354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13125</id>
			<opcode>113</opcode>
			<source_loc>32354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13126</id>
			<opcode>117</opcode>
			<source_loc>32354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12966</id>
			<opcode>52</opcode>
			<source_loc>27405</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13127</id>
			<opcode>118</opcode>
			<source_loc>32367</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13128</id>
			<opcode>114</opcode>
			<source_loc>32367</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13129</id>
			<opcode>110</opcode>
			<source_loc>32367</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13130</id>
			<opcode>111</opcode>
			<source_loc>32382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13131</id>
			<opcode>115</opcode>
			<source_loc>32382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13132</id>
			<opcode>119</opcode>
			<source_loc>32382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12970</id>
			<opcode>52</opcode>
			<source_loc>27558</source_loc>
			<port>
				<name>a_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>a_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>a_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>b_sign</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>b_exp</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>b_man</name>
				<datatype W="23">sc_uint</datatype>
			</port>
			<port>
				<name>x</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13133</id>
			<opcode>120</opcode>
			<source_loc>32395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13134</id>
			<opcode>116</opcode>
			<source_loc>32395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13135</id>
			<opcode>112</opcode>
			<source_loc>32395</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12971</id>
			<opcode>98</opcode>
			<source_loc>27684</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12972</id>
			<opcode>99</opcode>
			<source_loc>27687</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12973</id>
			<opcode>101</opcode>
			<source_loc>25834</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12974</id>
			<opcode>102</opcode>
			<source_loc>24055</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12975</id>
			<opcode>103</opcode>
			<source_loc>25088</source_loc>
			<port>
				<name>in2</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13136</id>
			<opcode>117</opcode>
			<source_loc>32434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13137</id>
			<opcode>113</opcode>
			<source_loc>32434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13138</id>
			<opcode>109</opcode>
			<source_loc>32434</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13139</id>
			<opcode>119</opcode>
			<source_loc>32466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13140</id>
			<opcode>115</opcode>
			<source_loc>32466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13141</id>
			<opcode>111</opcode>
			<source_loc>32466</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="23">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13142</id>
			<opcode>120</opcode>
			<source_loc>32581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13143</id>
			<opcode>116</opcode>
			<source_loc>32581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13144</id>
			<opcode>112</opcode>
			<source_loc>32581</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13145</id>
			<opcode>118</opcode>
			<source_loc>32694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13146</id>
			<opcode>114</opcode>
			<source_loc>32694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>13147</id>
			<opcode>110</opcode>
			<source_loc>32694</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>12982</id>
			<opcode>89</opcode>
			<source_loc>4991</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>68</res_id>
		<opcode>104</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DFT_compute_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy</thread>
		<op>
			<id>13157</id>
			<opcode>104</opcode>
			<source_loc>18196,18195,18194,18193,40461,18225,18226,18227,18229,18228,8747,18223,18256,18259,18258,18257,18255,18268,18269,18271,18270</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>69</res_id>
		<opcode>105</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DFT_compute_N_Muxb_1_2_0_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13158</id>
			<opcode>105</opcode>
			<source_loc>40463</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>70</res_id>
		<opcode>106</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>13159</id>
			<opcode>106</opcode>
			<source_loc>17309</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13160</id>
			<opcode>105</opcode>
			<source_loc>40464</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>71</res_id>
		<opcode>107</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>13161</id>
			<opcode>107</opcode>
			<source_loc>16158</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>13162</id>
			<opcode>106</opcode>
			<source_loc>15966</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>72</res_id>
		<opcode>108</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DFT_compute_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>13163</id>
			<opcode>108</opcode>
			<source_loc>15876</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>13164</id>
			<opcode>97</opcode>
			<source_loc>15536</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>13165</id>
			<opcode>107</opcode>
			<source_loc>15532</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>13166</id>
			<opcode>106</opcode>
			<source_loc>15036</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>13167</id>
			<opcode>108</opcode>
			<source_loc>14885</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>13168</id>
			<opcode>97</opcode>
			<source_loc>14237</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_real.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>36</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1733</source_line>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1796</source_line>
		<phase>sched</phase>
		<order>42</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1839</source_line>
		<phase>sched</phase>
		<order>43</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1877</source_line>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5150</source_line>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>5166</source_line>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
		<source_line>1339</source_line>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<sched_order>
		<thread>gen_unvalidated_req</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>computation</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full</thread>
		<value>17</value>
	</sched_order>
	<source_loc>
		<id>13211</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>18149,18149</sub_loc>
	</source_loc>
	<source_loc>
		<id>13212</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17327</opcode>
		<sub_loc>18149,18149</sub_loc>
	</source_loc>
	<source_loc>
		<id>13214</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33711</sub_loc>
	</source_loc>
	<source_loc>
		<id>13213</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33711</sub_loc>
	</source_loc>
	<source_loc>
		<id>13216</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18149</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>25</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DFT_compute_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req</thread>
		<op>
			<id>13226</id>
			<opcode>35</opcode>
			<source_loc>40463</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req</thread>
		<io_op>
			<id>13219</id>
			<source_loc>18121</source_loc>
			<order>1</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>i_real.m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13220</id>
			<source_loc>33711</source_loc>
			<order>2</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13221</id>
			<source_loc>13216</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_i_real_m_unvalidated_req_next</sig_name>
			<label>i_real.m_unvalidated_req:gen_unvalidated_req_i_real_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_i_real_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13222</id>
			<source_loc>18135</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>i_real.m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13223</id>
			<source_loc>18146</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>i_real.vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13224</id>
			<source_loc>13158</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_0_4_1</instance_name>
			<opcode>35</opcode>
			<label>MUX(2)</label>
			<op>
				<id>5</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13225</id>
			<source_loc>13212</source_loc>
			<order>7</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>6</id>
				<op_kind>output</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13223</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>13222</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>18149</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>13225</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>13215</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>13219</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req</thread>
		<timing_path>
			<name>gen_unvalidated_req_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req</thread>
		<reg_op>
			<id>13233</id>
			<source_loc>13219</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13234</id>
			<source_loc>13225</source_loc>
			<name>i_real_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_unvalidated_req</instance_name>
			<op>
				<id>6</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>33159</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>71</id>
			<thread>gen_unvalidated_req</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8748</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13236</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15863</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>13237</id>
			<source_loc>15860</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_real.m_req.m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>10</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13238</id>
			<source_loc>15864</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>o_dft_real.m_req.m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>11</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13239</id>
			<source_loc>13236</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>12</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13239</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13238</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13237</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>13243</id>
			<source_loc>13237</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>10</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13244</id>
			<source_loc>13239</source_loc>
			<name>o_dft_real_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>12</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33170</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>99</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8760</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13245</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>14872</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>13246</id>
			<source_loc>14869</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>13</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13247</id>
			<source_loc>14873</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>14</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13248</id>
			<source_loc>13245</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>13248</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>13247</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>13246</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>13252</id>
			<source_loc>13246</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>13</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13253</id>
			<source_loc>13248</source_loc>
			<name>o_dft_imag_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>15</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>33178</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>118</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8769</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13258</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18269</sub_loc>
	</source_loc>
	<source_loc>
		<id>13259</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>18269</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy</thread>
		<io_op>
			<id>13269</id>
			<source_loc>40461</source_loc>
			<order>1</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>16</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13270</id>
			<source_loc>18226</source_loc>
			<order>2</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>17</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13276</id>
			<source_loc>18227</source_loc>
			<order>3</order>
			<sig_name>i_real_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_real_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>i_real_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13277</id>
			<source_loc>13157</source_loc>
			<order>4</order>
			<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			<opcode>104</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>19</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13278</id>
			<source_loc>18225</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_real.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>20</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13279</id>
			<source_loc>18256</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_real.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>21</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13280</id>
			<source_loc>13258</source_loc>
			<order>7</order>
			<sig_name>gen_busy_i_real_m_data_is_invalid_next</sig_name>
			<label>i_real.m_data_is_invalid:gen_busy_i_real_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>22</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_i_real_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13281</id>
			<source_loc>18243</source_loc>
			<order>8</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>i_real.m_busy_internal:i_real_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>23</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13282</id>
			<source_loc>18246</source_loc>
			<order>9</order>
			<sig_name>i_real_busy</sig_name>
			<label>i_real.busy:i_real_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>24</id>
				<op_kind>output</op_kind>
				<object>i_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13283</id>
			<source_loc>18266</source_loc>
			<order>10</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>i_real.m_data_is_valid:i_real_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13284</id>
			<source_loc>13259</source_loc>
			<order>11</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>i_real.m_data_is_invalid:i_real_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>26</id>
				<op_kind>output</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_busy</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13270</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13284</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13284</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13270</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13283</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>13283</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13270</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13282</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13282</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>13270</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13281</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>13276</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13281</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
				<state>6</state>
				<source_loc>13269</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>13281</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
				<state>6</state>
				<source_loc>13269</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
				<state>7</state>
				<source_loc>13282</source_loc>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy</thread>
		<timing_path>
			<name>gen_busy_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_real_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1016</delay>
				<instance_name>DFT_compute_gen_busy_r_1_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_busy</port_name>
			</path_node>
			<delay>0.2671</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>33158</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>68</id>
			<thread>gen_busy</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8747</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13290</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16642,16642</sub_loc>
	</source_loc>
	<source_loc>
		<id>13291</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17326</opcode>
		<sub_loc>16642,16642</sub_loc>
	</source_loc>
	<source_loc>
		<id>13293</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33853</sub_loc>
	</source_loc>
	<source_loc>
		<id>13292</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>33853</sub_loc>
	</source_loc>
	<source_loc>
		<id>13295</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16642</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld</thread>
		<op>
			<id>13306</id>
			<opcode>35</opcode>
			<source_loc>40464</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld</thread>
		<io_op>
			<id>13299</id>
			<source_loc>16632</source_loc>
			<order>1</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>i_real.m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>30</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13300</id>
			<source_loc>33853</source_loc>
			<order>2</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13301</id>
			<source_loc>13295</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_i_real_m_vld_reg_next</sig_name>
			<label>i_real.m_vld_reg:gen_do_reg_vld_i_real_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>32</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_i_real_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13302</id>
			<source_loc>16639</source_loc>
			<order>4</order>
			<sig_name>i_real_m_busy_internal</sig_name>
			<label>m_busy_internal:i_real_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>33</id>
				<op_kind>input</op_kind>
				<object>i_real_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13303</id>
			<source_loc>16643</source_loc>
			<order>5</order>
			<sig_name>i_real_vld</sig_name>
			<label>vld:i_real_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>i_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13304</id>
			<source_loc>13160</source_loc>
			<order>6</order>
			<instance_name>DFT_compute_N_Muxb_1_2_0_4_3</instance_name>
			<opcode>35</opcode>
			<label>MUX(2)</label>
			<op>
				<id>35</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3056000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13305</id>
			<source_loc>13291</source_loc>
			<order>7</order>
			<sig_name>i_real_m_vld_reg</sig_name>
			<label>m_vld_reg:i_real_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>13302</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>i_real_vld</port_name>
				<state>13</state>
				<source_loc>13303</source_loc>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>16642</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>13305</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>13294</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>13299</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld</thread>
		<timing_path>
			<name>gen_do_reg_vld_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_busy_internal</port_name>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1671</delay>
				<port_name>i_real_vld</port_name>
			</path_node>
			<delay>0.1671</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld</thread>
		<reg_op>
			<id>13314</id>
			<source_loc>13299</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>30</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13315</id>
			<source_loc>13305</source_loc>
			<name>i_real_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_vld_reg</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>33164</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>85</id>
			<thread>gen_do_reg_vld</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8753</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13319</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15868,15868</sub_loc>
	</source_loc>
	<source_loc>
		<id>13321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17348</opcode>
		<sub_loc>15868,15868</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>13324</id>
			<source_loc>15874</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>40</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13325</id>
			<source_loc>15875</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_real_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13326</id>
			<source_loc>13163</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>108</opcode>
			<label>^</label>
			<op>
				<id>42</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13327</id>
			<source_loc>13321</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>o_dft_real.m_req_active:o_dft_real_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>43</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13325</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13327</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13324</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13327</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13325</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13324</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33169</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>96</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8759</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13330</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>16155,16155</sub_loc>
	</source_loc>
	<source_loc>
		<id>13331</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17005</opcode>
		<sub_loc>16155,16155</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>27</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DFT_compute_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>13339</id>
			<source_loc>16156</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>o_dft_real.m_unacked_req:o_dft_real_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>46</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13340</id>
			<source_loc>16157</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_real_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>47</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13341</id>
			<source_loc>13161</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>107</opcode>
			<label>|</label>
			<op>
				<id>48</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13342</id>
			<source_loc>13331</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_vld</sig_name>
			<label>o_dft_real.vld:o_dft_real_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>49</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13340</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13340</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13342</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13339</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>3</state>
				<source_loc>13342</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13339</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_real_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33165</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>87</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8754</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13354</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15965</sub_loc>
	</source_loc>
	<source_loc>
		<id>13350</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15963,15963</sub_loc>
	</source_loc>
	<source_loc>
		<id>13353</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17264</opcode>
		<sub_loc>15963,15963</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>13356</id>
			<source_loc>13354</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_dft_real_vld_prev</sig_name>
			<label>o_dft_real.vld:gen_stalling_0_o_dft_real_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_dft_real_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13357</id>
			<source_loc>15964</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_busy</sig_name>
			<label>o_dft_real.busy:o_dft_real_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13360</id>
			<source_loc>13162</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			<opcode>106</opcode>
			<label>&amp;</label>
			<op>
				<id>54</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13361</id>
			<source_loc>13353</source_loc>
			<order>4</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>o_dft_real.m_stalling:o_dft_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13357</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15965</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
				<state>4</state>
				<source_loc>15965</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13361</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
				<state>5</state>
				<source_loc>13357</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>5</state>
				<source_loc>13361</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_real_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_real_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33167</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>92</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8756</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13368</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>16145</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>13369</id>
			<source_loc>16138</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13370</id>
			<source_loc>16146</source_loc>
			<order>2</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13371</id>
			<source_loc>13368</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_real_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>13370</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13371</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13369</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>13375</id>
			<source_loc>13369</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13376</id>
			<source_loc>13371</source_loc>
			<name>o_dft_real_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_real_m_unacked_req</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33166</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>90</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8755</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13377</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15534,15534</sub_loc>
	</source_loc>
	<source_loc>
		<id>13378</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17276</opcode>
		<sub_loc>15534,15534</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>13380</id>
			<source_loc>15535</source_loc>
			<order>1</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>61</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13383</id>
			<source_loc>13164</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			<opcode>97</opcode>
			<label>!</label>
			<op>
				<id>62</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13384</id>
			<source_loc>13378</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>o_dft_real.m_req.m_next_trig_req:o_dft_real_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13380</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13384</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13380</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_7</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_real_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33172</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>104</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8762</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13391</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14877,14877</sub_loc>
	</source_loc>
	<source_loc>
		<id>13392</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17373</opcode>
		<sub_loc>14877,14877</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>13395</id>
			<source_loc>14883</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>65</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13396</id>
			<source_loc>14884</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_dft_imag_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>66</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13397</id>
			<source_loc>13167</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			<opcode>108</opcode>
			<label>^</label>
			<op>
				<id>67</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13398</id>
			<source_loc>13392</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>o_dft_imag.m_req_active:o_dft_imag_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13396</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13398</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13395</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13398</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>13396</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>13395</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DFT_compute_Xor_1Ux1U_1U_1_8</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>33177</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>115</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8768</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13401</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15529,15529</sub_loc>
	</source_loc>
	<source_loc>
		<id>13402</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17000</opcode>
		<sub_loc>15529,15529</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>13405</id>
			<source_loc>15530</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>o_dft_imag.m_unacked_req:o_dft_imag_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>71</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13406</id>
			<source_loc>15531</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_req_active_s</sig_name>
			<label>m_req_active:o_dft_imag_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>72</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13408</id>
			<source_loc>13165</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			<opcode>107</opcode>
			<label>|</label>
			<op>
				<id>73</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13410</id>
			<source_loc>13402</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_vld</sig_name>
			<label>o_dft_imag.vld:o_dft_imag_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13406</source_loc>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>13406</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13410</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13405</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>3</state>
				<source_loc>13410</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>13405</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8152</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<delay>4.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_dft_imag_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DFT_compute_Or_1Ux1U_1U_4_9</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>33173</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>106</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8763</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13422</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15035</sub_loc>
	</source_loc>
	<source_loc>
		<id>13419</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>15033,15033</sub_loc>
	</source_loc>
	<source_loc>
		<id>13421</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17280</opcode>
		<sub_loc>15033,15033</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>13427</id>
			<source_loc>13422</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_dft_imag_vld_prev</sig_name>
			<label>o_dft_imag.vld:gen_stalling_1_o_dft_imag_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_dft_imag_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13428</id>
			<source_loc>15034</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_busy</sig_name>
			<label>o_dft_imag.busy:o_dft_imag_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>78</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13429</id>
			<source_loc>13166</source_loc>
			<order>3</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			<opcode>106</opcode>
			<label>&amp;</label>
			<op>
				<id>79</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1456000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13430</id>
			<source_loc>13421</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>o_dft_imag.m_stalling:o_dft_imag_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2111000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13428</source_loc>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15035</source_loc>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
				<state>4</state>
				<source_loc>15035</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13430</source_loc>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
				<state>5</state>
				<source_loc>13428</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>5</state>
				<source_loc>13430</source_loc>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.9000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<delay>4.9000</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7456</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<delay>4.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_dft_imag_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.3655</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1000</delay>
				<port_name>o_dft_imag_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>DFT_compute_And_1Ux1U_1U_1_10</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>0.2111</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>33175</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>111</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8765</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13435</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>15517</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>13436</id>
			<source_loc>15510</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13437</id>
			<source_loc>15518</source_loc>
			<order>2</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>84</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13438</id>
			<source_loc>13435</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_unacked_req</sig_name>
			<label>m_unacked_req:o_dft_imag_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>11</state>
				<source_loc>13437</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>13438</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>13436</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>13440</id>
			<source_loc>13436</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>13441</id>
			<source_loc>13438</source_loc>
			<name>o_dft_imag_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_dft_imag_m_unacked_req</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>33174</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8764</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>13442</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>14235,14235</sub_loc>
	</source_loc>
	<source_loc>
		<id>13443</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17292</opcode>
		<sub_loc>14235,14235</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>13445</id>
			<source_loc>14236</source_loc>
			<order>1</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>86</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13446</id>
			<source_loc>13168</source_loc>
			<order>2</order>
			<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			<opcode>97</opcode>
			<label>!</label>
			<op>
				<id>87</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>13447</id>
			<source_loc>13443</source_loc>
			<order>3</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>o_dft_imag.m_req.m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13445</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>13447</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>13445</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DFT_compute_Not_1U_1U_1_11</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_dft_imag_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>33180</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8771</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DFT_compute.cpp</source_path>
		<source_line>103</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<source_loc>
		<id>12263</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32850,22706</sub_loc>
	</source_loc>
	<source_loc>
		<id>12264</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32854,22717</sub_loc>
	</source_loc>
	<source_loc>
		<id>12265</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32855,22751</sub_loc>
	</source_loc>
	<source_loc>
		<id>12266</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32858,22790</sub_loc>
	</source_loc>
	<source_loc>
		<id>13708</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13710</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13708</sub_loc>
	</source_loc>
	<source_loc>
		<id>13709</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13708</sub_loc>
	</source_loc>
	<source_loc>
		<id>13712</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13714</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13712</sub_loc>
	</source_loc>
	<source_loc>
		<id>13713</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13712</sub_loc>
	</source_loc>
	<source_loc>
		<id>13716</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,4919</sub_loc>
	</source_loc>
	<source_loc>
		<id>13718</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13716</sub_loc>
	</source_loc>
	<source_loc>
		<id>13717</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13716</sub_loc>
	</source_loc>
	<source_loc>
		<id>13720</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13722</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13720</sub_loc>
	</source_loc>
	<source_loc>
		<id>13721</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13720</sub_loc>
	</source_loc>
	<source_loc>
		<id>13724</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13726</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13724</sub_loc>
	</source_loc>
	<source_loc>
		<id>13725</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13724</sub_loc>
	</source_loc>
	<source_loc>
		<id>13728</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,4922</sub_loc>
	</source_loc>
	<source_loc>
		<id>13730</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13728</sub_loc>
	</source_loc>
	<source_loc>
		<id>13729</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13728</sub_loc>
	</source_loc>
	<source_loc>
		<id>13472</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13472</sub_loc>
	</source_loc>
	<source_loc>
		<id>13473</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13472</sub_loc>
	</source_loc>
	<source_loc>
		<id>13476</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13478</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13476</sub_loc>
	</source_loc>
	<source_loc>
		<id>13477</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13476</sub_loc>
	</source_loc>
	<source_loc>
		<id>13480</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,4936</sub_loc>
	</source_loc>
	<source_loc>
		<id>13482</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<source_loc>
		<id>13481</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13480</sub_loc>
	</source_loc>
	<source_loc>
		<id>13484</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4946</sub_loc>
	</source_loc>
	<source_loc>
		<id>13486</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13484</sub_loc>
	</source_loc>
	<source_loc>
		<id>13485</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13484</sub_loc>
	</source_loc>
	<source_loc>
		<id>12278</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32850,23605</sub_loc>
	</source_loc>
	<source_loc>
		<id>13450</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7177,33261</sub_loc>
	</source_loc>
	<source_loc>
		<id>13451</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>964,13450</sub_loc>
	</source_loc>
	<source_loc>
		<id>12280</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33261</sub_loc>
	</source_loc>
	<source_loc>
		<id>12282</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32850,23694</sub_loc>
	</source_loc>
	<source_loc>
		<id>13500</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13500</sub_loc>
	</source_loc>
	<source_loc>
		<id>13501</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13500</sub_loc>
	</source_loc>
	<source_loc>
		<id>13504</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13506</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13504</sub_loc>
	</source_loc>
	<source_loc>
		<id>13505</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13504</sub_loc>
	</source_loc>
	<source_loc>
		<id>13509</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13511</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13509</sub_loc>
	</source_loc>
	<source_loc>
		<id>13510</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13509</sub_loc>
	</source_loc>
	<source_loc>
		<id>13513</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13515</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13513</sub_loc>
	</source_loc>
	<source_loc>
		<id>13514</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13513</sub_loc>
	</source_loc>
	<source_loc>
		<id>13517</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13519</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13517</sub_loc>
	</source_loc>
	<source_loc>
		<id>13518</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13517</sub_loc>
	</source_loc>
	<source_loc>
		<id>13521</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13523</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13521</sub_loc>
	</source_loc>
	<source_loc>
		<id>13522</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13521</sub_loc>
	</source_loc>
	<source_loc>
		<id>13525</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23839,23905</sub_loc>
	</source_loc>
	<source_loc>
		<id>13527</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13525</sub_loc>
	</source_loc>
	<source_loc>
		<id>13526</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13525</sub_loc>
	</source_loc>
	<source_loc>
		<id>12292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4951,31554</sub_loc>
	</source_loc>
	<source_loc>
		<id>13488</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23844,23918</sub_loc>
	</source_loc>
	<source_loc>
		<id>13490</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13488</sub_loc>
	</source_loc>
	<source_loc>
		<id>13489</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13488</sub_loc>
	</source_loc>
	<source_loc>
		<id>13492</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4951,23918</sub_loc>
	</source_loc>
	<source_loc>
		<id>13746</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12292</sub_loc>
	</source_loc>
	<source_loc>
		<id>13494</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13492</sub_loc>
	</source_loc>
	<source_loc>
		<id>13493</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13492</sub_loc>
	</source_loc>
	<source_loc>
		<id>13496</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>23846,23918</sub_loc>
	</source_loc>
	<source_loc>
		<id>13498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13496</sub_loc>
	</source_loc>
	<source_loc>
		<id>13497</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13496</sub_loc>
	</source_loc>
	<source_loc>
		<id>13642</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13568</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13644</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13642</sub_loc>
	</source_loc>
	<source_loc>
		<id>13643</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13642</sub_loc>
	</source_loc>
	<source_loc>
		<id>13648</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13574</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13650</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13648</sub_loc>
	</source_loc>
	<source_loc>
		<id>13649</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13648</sub_loc>
	</source_loc>
	<source_loc>
		<id>13652</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13580</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13655</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13652</sub_loc>
	</source_loc>
	<source_loc>
		<id>13658</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13584</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13662</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13658</sub_loc>
	</source_loc>
	<source_loc>
		<id>13659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13658</sub_loc>
	</source_loc>
	<source_loc>
		<id>13664</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13590</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13666</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13664</sub_loc>
	</source_loc>
	<source_loc>
		<id>13665</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13664</sub_loc>
	</source_loc>
	<source_loc>
		<id>13668</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13596</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13670</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13668</sub_loc>
	</source_loc>
	<source_loc>
		<id>13669</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13668</sub_loc>
	</source_loc>
	<source_loc>
		<id>13676</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24046,25085</sub_loc>
	</source_loc>
	<source_loc>
		<id>13678</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13676</sub_loc>
	</source_loc>
	<source_loc>
		<id>13677</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13676</sub_loc>
	</source_loc>
	<source_loc>
		<id>3580</id>
		<loc_kind>DECL</loc_kind>
		<label>f</label>
		<file_id>4</file_id>
		<line>449</line>
		<col>40</col>
	</source_loc>
	<source_loc>
		<id>11357</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5185,3580,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12318</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11357,40442</sub_loc>
	</source_loc>
	<source_loc>
		<id>11356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5185,3580,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12320</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11356,40443</sub_loc>
	</source_loc>
	<source_loc>
		<id>11355</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,5185,3580,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12322</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11355,40444</sub_loc>
	</source_loc>
	<source_loc>
		<id>4193</id>
		<loc_kind>DECL</loc_kind>
		<label>e</label>
		<file_id>1</file_id>
		<line>232</line>
		<col>14</col>
	</source_loc>
	<source_loc>
		<id>11339</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12326</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11339,25578</sub_loc>
	</source_loc>
	<source_loc>
		<id>11338</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12327</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11338,25581</sub_loc>
	</source_loc>
	<source_loc>
		<id>11337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4193,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12328</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11337,25584</sub_loc>
	</source_loc>
	<source_loc>
		<id>4192</id>
		<loc_kind>DECL</loc_kind>
		<label>a</label>
		<file_id>1</file_id>
		<line>232</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11296</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12329</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,25813</sub_loc>
	</source_loc>
	<source_loc>
		<id>11295</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12330</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,25817</sub_loc>
	</source_loc>
	<source_loc>
		<id>11294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4192,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,25820</sub_loc>
	</source_loc>
	<source_loc>
		<id>13570</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13568</sub_loc>
	</source_loc>
	<source_loc>
		<id>13569</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13568</sub_loc>
	</source_loc>
	<source_loc>
		<id>13576</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13574</sub_loc>
	</source_loc>
	<source_loc>
		<id>13575</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13574</sub_loc>
	</source_loc>
	<source_loc>
		<id>13582</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13580</sub_loc>
	</source_loc>
	<source_loc>
		<id>13581</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13580</sub_loc>
	</source_loc>
	<source_loc>
		<id>13588</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13584</sub_loc>
	</source_loc>
	<source_loc>
		<id>13587</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13584</sub_loc>
	</source_loc>
	<source_loc>
		<id>13594</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13591</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13590</sub_loc>
	</source_loc>
	<source_loc>
		<id>13598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13596</sub_loc>
	</source_loc>
	<source_loc>
		<id>13597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13596</sub_loc>
	</source_loc>
	<source_loc>
		<id>13600</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>12350</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11296,26225</sub_loc>
	</source_loc>
	<source_loc>
		<id>13622</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13600</sub_loc>
	</source_loc>
	<source_loc>
		<id>13601</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13600</sub_loc>
	</source_loc>
	<source_loc>
		<id>13626</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>12351</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11295,26228</sub_loc>
	</source_loc>
	<source_loc>
		<id>13628</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13626</sub_loc>
	</source_loc>
	<source_loc>
		<id>13627</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13626</sub_loc>
	</source_loc>
	<source_loc>
		<id>13630</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>12352</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11294,26231</sub_loc>
	</source_loc>
	<source_loc>
		<id>13634</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13631</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13630</sub_loc>
	</source_loc>
	<source_loc>
		<id>13636</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24044,25831</sub_loc>
	</source_loc>
	<source_loc>
		<id>13638</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13636</sub_loc>
	</source_loc>
	<source_loc>
		<id>13637</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13636</sub_loc>
	</source_loc>
	<source_loc>
		<id>4194</id>
		<loc_kind>DECL</loc_kind>
		<label>c</label>
		<file_id>1</file_id>
		<line>232</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>11342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11342,25950</sub_loc>
	</source_loc>
	<source_loc>
		<id>11341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12336</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11341,25953</sub_loc>
	</source_loc>
	<source_loc>
		<id>11340</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4194,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11340,25956</sub_loc>
	</source_loc>
	<source_loc>
		<id>4196</id>
		<loc_kind>DECL</loc_kind>
		<label>s</label>
		<file_id>1</file_id>
		<line>232</line>
		<col>20</col>
	</source_loc>
	<source_loc>
		<id>11345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11345,26074</sub_loc>
	</source_loc>
	<source_loc>
		<id>11344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12342</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11344,26077</sub_loc>
	</source_loc>
	<source_loc>
		<id>11343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4196,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12343</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11343,26080</sub_loc>
	</source_loc>
	<source_loc>
		<id>13529</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13531</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13529</sub_loc>
	</source_loc>
	<source_loc>
		<id>13530</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13529</sub_loc>
	</source_loc>
	<source_loc>
		<id>13533</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13535</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13533</sub_loc>
	</source_loc>
	<source_loc>
		<id>13534</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13533</sub_loc>
	</source_loc>
	<source_loc>
		<id>13537</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13539</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13537</sub_loc>
	</source_loc>
	<source_loc>
		<id>13538</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13537</sub_loc>
	</source_loc>
	<source_loc>
		<id>13547</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13551</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13547</sub_loc>
	</source_loc>
	<source_loc>
		<id>13548</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13547</sub_loc>
	</source_loc>
	<source_loc>
		<id>13554</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13556</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13554</sub_loc>
	</source_loc>
	<source_loc>
		<id>13555</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13554</sub_loc>
	</source_loc>
	<source_loc>
		<id>13558</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13560</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13558</sub_loc>
	</source_loc>
	<source_loc>
		<id>13559</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13558</sub_loc>
	</source_loc>
	<source_loc>
		<id>13562</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>24043,26237</sub_loc>
	</source_loc>
	<source_loc>
		<id>13566</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13562</sub_loc>
	</source_loc>
	<source_loc>
		<id>13563</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13562</sub_loc>
	</source_loc>
	<source_loc>
		<id>4183</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_R</label>
		<file_id>1</file_id>
		<line>220</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11333</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12365</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11333,26651</sub_loc>
	</source_loc>
	<source_loc>
		<id>11332</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12366</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11332,26654</sub_loc>
	</source_loc>
	<source_loc>
		<id>11331</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4183,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11331,26657</sub_loc>
	</source_loc>
	<source_loc>
		<id>4184</id>
		<loc_kind>DECL</loc_kind>
		<label>temp_I</label>
		<file_id>1</file_id>
		<line>221</line>
		<col>11</col>
	</source_loc>
	<source_loc>
		<id>11336</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,782</sub_loc>
	</source_loc>
	<source_loc>
		<id>12374</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11336,27063</sub_loc>
	</source_loc>
	<source_loc>
		<id>11335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,781</sub_loc>
	</source_loc>
	<source_loc>
		<id>12375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11335,27066</sub_loc>
	</source_loc>
	<source_loc>
		<id>11334</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4955,4184,777</sub_loc>
	</source_loc>
	<source_loc>
		<id>12376</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>11334,27069</sub_loc>
	</source_loc>
	<source_loc>
		<id>13763</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>26240</sub_loc>
	</source_loc>
	<source_loc>
		<id>13680</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32811,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>13682</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13680</sub_loc>
	</source_loc>
	<source_loc>
		<id>13681</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13680</sub_loc>
	</source_loc>
	<source_loc>
		<id>13684</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32812,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>13686</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13684</sub_loc>
	</source_loc>
	<source_loc>
		<id>13685</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13684</sub_loc>
	</source_loc>
	<source_loc>
		<id>13688</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32813,4983</sub_loc>
	</source_loc>
	<source_loc>
		<id>13690</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13688</sub_loc>
	</source_loc>
	<source_loc>
		<id>13689</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13688</sub_loc>
	</source_loc>
	<source_loc>
		<id>13692</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32814,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13694</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13692</sub_loc>
	</source_loc>
	<source_loc>
		<id>13693</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13692</sub_loc>
	</source_loc>
	<source_loc>
		<id>13696</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32815,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13698</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13696</sub_loc>
	</source_loc>
	<source_loc>
		<id>13697</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13696</sub_loc>
	</source_loc>
	<source_loc>
		<id>13700</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32816,4988</sub_loc>
	</source_loc>
	<source_loc>
		<id>13702</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13700</sub_loc>
	</source_loc>
	<source_loc>
		<id>13701</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13700</sub_loc>
	</source_loc>
	<source_loc>
		<id>13704</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4899,4992</sub_loc>
	</source_loc>
	<source_loc>
		<id>13706</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13704</sub_loc>
	</source_loc>
	<source_loc>
		<id>13705</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13704</sub_loc>
	</source_loc>
	<source_loc>
		<id>13452</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32795,32795</sub_loc>
	</source_loc>
	<source_loc>
		<id>13453</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17002</opcode>
		<sub_loc>32795,32795</sub_loc>
	</source_loc>
	<source_loc>
		<id>13454</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32794,32794</sub_loc>
	</source_loc>
	<source_loc>
		<id>13455</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17003</opcode>
		<sub_loc>32794,32794</sub_loc>
	</source_loc>
	<source_loc>
		<id>13456</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32793,32793</sub_loc>
	</source_loc>
	<source_loc>
		<id>13457</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17004</opcode>
		<sub_loc>32793,32793</sub_loc>
	</source_loc>
	<source_loc>
		<id>13458</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6502,27912</sub_loc>
	</source_loc>
	<source_loc>
		<id>13459</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13458</sub_loc>
	</source_loc>
	<source_loc>
		<id>12414</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32855,27913</sub_loc>
	</source_loc>
	<source_loc>
		<id>13460</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7964,33521</sub_loc>
	</source_loc>
	<source_loc>
		<id>13461</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>965,13460</sub_loc>
	</source_loc>
	<source_loc>
		<id>12418</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33521</sub_loc>
	</source_loc>
	<source_loc>
		<id>13462</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32798,32798</sub_loc>
	</source_loc>
	<source_loc>
		<id>13463</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>16997</opcode>
		<sub_loc>32798,32798</sub_loc>
	</source_loc>
	<source_loc>
		<id>13464</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32797,32797</sub_loc>
	</source_loc>
	<source_loc>
		<id>13465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>16998</opcode>
		<sub_loc>32797,32797</sub_loc>
	</source_loc>
	<source_loc>
		<id>13466</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>32796,32796</sub_loc>
	</source_loc>
	<source_loc>
		<id>13467</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>16999</opcode>
		<sub_loc>32796,32796</sub_loc>
	</source_loc>
	<source_loc>
		<id>13468</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>6502,28174</sub_loc>
	</source_loc>
	<source_loc>
		<id>13469</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13468</sub_loc>
	</source_loc>
	<source_loc>
		<id>12420</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>32858,28175</sub_loc>
	</source_loc>
	<source_loc>
		<id>13470</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>7964,33583</sub_loc>
	</source_loc>
	<source_loc>
		<id>13471</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>966,13470</sub_loc>
	</source_loc>
	<source_loc>
		<id>12424</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4997,33583</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>computation</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>computation</thread>
		<value>236</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>computation</thread>
		<value>117</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>computation</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>6</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.2296</delay>
		<module_name>DFT_compute_Add_3Ux1U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>14</opcode>
		<latency>0</latency>
		<delay>0.1353</delay>
		<module_name>DFT_compute_Add_2Ux1U_2U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>6.1560</unit_area>
		<comb_area>6.1560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>15</opcode>
		<latency>0</latency>
		<delay>0.1216</delay>
		<module_name>DFT_compute_LessThan_2Ux2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>5.1300</unit_area>
		<comb_area>5.1300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>16</opcode>
		<latency>0</latency>
		<delay>0.3515</delay>
		<module_name>DFT_compute_LessThan_3Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>13.6800</unit_area>
		<comb_area>13.6800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>23</opcode>
		<latency>0</latency>
		<delay>0.1534</delay>
		<module_name>DFT_compute_LeftShift_2Sx2U_5S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;&lt;</label>
		<unit_area>11.2860</unit_area>
		<comb_area>11.2860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>14</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>3.4413</delay>
		<module_name>DFT_compute_int_to_cynw_cm_float_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>1246.2480</unit_area>
		<comb_area>1246.2480</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>22</res_id>
		<opcode>32</opcode>
		<latency>0</latency>
		<delay>0.1635</delay>
		<module_name>DFT_compute_Add_2Ux1U_3U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>7.5240</unit_area>
		<comb_area>7.5240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>29</opcode>
		<latency>0</latency>
		<delay>0.4989</delay>
		<module_name>DFT_compute_Add_8Ux1U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>28.7280</unit_area>
		<comb_area>28.7280</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>21</res_id>
		<opcode>31</opcode>
		<latency>0</latency>
		<delay>0.3419</delay>
		<module_name>DFT_compute_LessThan_8Ux8U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;</label>
		<unit_area>30.0960</unit_area>
		<comb_area>30.0960</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>37</res_id>
		<opcode>53</opcode>
		<opcode>54</opcode>
		<latency>0</latency>
		<delay>4.6675</delay>
		<module_name>DFT_compute_cynw_cm_float_add2_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_add_i</label>
		<unit_area>1716.8000</unit_area>
		<comb_area>1716.8000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>16</res_id>
		<opcode>26</opcode>
		<latency>0</latency>
		<delay>0.3538</delay>
		<module_name>DFT_compute_Add_3Ux3U_4U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>45</opcode>
		<opcode>46</opcode>
		<latency>0</latency>
		<delay>2.2593</delay>
		<module_name>DFT_compute_cynw_cm_float_mul_E8_M23_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>BDW</module_origin>
		<label>cynw_cm_float_mul_i</label>
		<unit_area>3810.2000</unit_area>
		<comb_area>3810.2000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>0</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>27</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DFT_compute_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>0.8080</delay>
		<module_name>DFT_compute_Add_8Ux8U_8U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>39.3300</unit_area>
		<comb_area>39.3300</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>23</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>0.2853</delay>
		<module_name>DFT_compute_LessThanEQ_4Sx3S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&lt;=</label>
		<unit_area>13.3380</unit_area>
		<comb_area>13.3380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>computation</thread>
	</pm_ops>
	<sched_ops>
		<thread>computation</thread>
		<io_op>
			<id>13772</id>
			<source_loc>12263</source_loc>
			<order>1</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13773</id>
			<source_loc>12264</source_loc>
			<order>2</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling:i_real_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13774</id>
			<source_loc>12265</source_loc>
			<order>3</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13775</id>
			<source_loc>12266</source_loc>
			<order>4</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>7</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13776</id>
			<source_loc>13708</source_loc>
			<order>5</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13777</id>
			<source_loc>13712</source_loc>
			<order>6</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13778</id>
			<source_loc>13716</source_loc>
			<order>7</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13779</id>
			<source_loc>13720</source_loc>
			<order>8</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13780</id>
			<source_loc>13724</source_loc>
			<order>9</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13781</id>
			<source_loc>13728</source_loc>
			<order>10</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>99</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>1</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13789</id>
			<source_loc>13074</source_loc>
			<order>11</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>105</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13790</id>
			<source_loc>13075</source_loc>
			<order>12</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>106</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13782</id>
			<source_loc>13069</source_loc>
			<order>13</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>100</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13783</id>
			<source_loc>13070</source_loc>
			<order>14</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>101</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13792</id>
			<source_loc>13076</source_loc>
			<order>15</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>107</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13784</id>
			<source_loc>13071</source_loc>
			<order>16</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>102</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13795</id>
			<source_loc>31509</source_loc>
			<order>17</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13793</id>
			<source_loc>13077</source_loc>
			<order>18</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>108</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13794</id>
			<source_loc>13078</source_loc>
			<order>19</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>109</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13785</id>
			<source_loc>13072</source_loc>
			<order>20</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>103</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13788</id>
			<source_loc>13073</source_loc>
			<order>21</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>104</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>11</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14128</id>
			<source_loc>13486</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>347</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>12</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13800</id>
			<source_loc>12278</source_loc>
			<order>23</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>13796</id>
			<source_loc>13472</source_loc>
			<order>24</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13797</id>
			<source_loc>13476</source_loc>
			<order>25</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>112</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13798</id>
			<source_loc>13480</source_loc>
			<order>26</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13799</id>
			<source_loc>13484</source_loc>
			<order>27</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>12</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>13801</id>
			<source_loc>13451</source_loc>
			<order>28</order>
			<sig_name>i_real_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_real_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>116</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13802</id>
			<source_loc>12280</source_loc>
			<order>29</order>
			<sig_name>stall0</sig_name>
			<label>computation:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13803</id>
			<source_loc>12282</source_loc>
			<order>30</order>
			<sig_name>i_real_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_real_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13804</id>
			<source_loc>32780</source_loc>
			<order>31</order>
			<sig_name>i_real_data_sign</sig_name>
			<label>i_real.data.sign:i_real_data_sign:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>119</id>
				<op_kind>input</op_kind>
				<object>i_real_data_sign</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13805</id>
			<source_loc>32779</source_loc>
			<order>32</order>
			<sig_name>i_real_data_exp</sig_name>
			<label>i_real.data.exp:i_real_data_exp:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>120</id>
				<op_kind>input</op_kind>
				<object>i_real_data_exp</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>13806</id>
			<source_loc>32778</source_loc>
			<order>33</order>
			<sig_name>i_real_data_man</sig_name>
			<label>i_real.data.man:i_real_data_man:read</label>
			<datatype W="23">sc_uint</datatype>
			<input_read/>
			<op>
				<id>121</id>
				<op_kind>input</op_kind>
				<object>i_real_data_man</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>13807</id>
			<source_loc>13079</source_loc>
			<order>34</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>122</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13808</id>
			<source_loc>13080</source_loc>
			<order>35</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>123</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13809</id>
			<source_loc>13081</source_loc>
			<order>36</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>124</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13810</id>
			<source_loc>12916</source_loc>
			<order>37</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_12</instance_name>
			<opcode>89</opcode>
			<label>+</label>
			<op>
				<id>125</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13811</id>
			<source_loc>4929</source_loc>
			<order>38</order>
			<sig_name>condvar_001</sig_name>
			<label>condvar_001:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>condvar_001</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13813</id>
			<source_loc>31549</source_loc>
			<order>39</order>
			<sig_name>bi</sig_name>
			<label>bit_reverse::i:bi:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>bi</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14129</id>
			<source_loc>13485</source_loc>
			<order>40</order>
			<sig_name>lp_ctrl</sig_name>
			<label>j:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>348</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14130</id>
			<source_loc>13527</source_loc>
			<order>41</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>349</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13823</id>
			<source_loc>31555</source_loc>
			<order>42</order>
			<sig_name>bri</sig_name>
			<label>bit_reverse::reverse_bits::i:bri:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>138</id>
				<op_kind>wire</op_kind>
				<object>bri</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13822</id>
			<source_loc>12292</source_loc>
			<order>43</order>
			<sig_name>u_b_791</sig_name>
			<label>bit_reverse:u_b_791:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>137</id>
				<op_kind>wire</op_kind>
				<object>u_b_791</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13814</id>
			<source_loc>13500</source_loc>
			<order>44</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>129</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13815</id>
			<source_loc>13504</source_loc>
			<order>45</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>130</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13816</id>
			<source_loc>13509</source_loc>
			<order>46</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>131</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13817</id>
			<source_loc>13513</source_loc>
			<order>47</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>132</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13818</id>
			<source_loc>13517</source_loc>
			<order>48</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>133</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13819</id>
			<source_loc>13521</source_loc>
			<order>49</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>134</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13820</id>
			<source_loc>13525</source_loc>
			<order>50</order>
			<sig_name>bi_u0</sig_name>
			<label>bit_reverse::i:bi_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>135</id>
				<op_kind>wire</op_kind>
				<object>bi_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13821</id>
			<source_loc>31551</source_loc>
			<order>51</order>
			<sig_name>brinput</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>136</id>
				<op_kind>wire</op_kind>
				<object>brinput</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14132</id>
			<source_loc>13490</source_loc>
			<order>52</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>bit_reverse::reverse_bits::input.bit_reverse::reverse_bits:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>351</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13824</id>
			<source_loc>13488</source_loc>
			<order>53</order>
			<sig_name>brinput_u0</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>139</id>
				<op_kind>wire</op_kind>
				<object>brinput_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13825</id>
			<source_loc>13492</source_loc>
			<order>54</order>
			<sig_name>u_b_791_u0</sig_name>
			<label>bit_reverse:u_b_791_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>140</id>
				<op_kind>wire</op_kind>
				<object>u_b_791_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13826</id>
			<source_loc>13496</source_loc>
			<order>55</order>
			<sig_name>bri_u0</sig_name>
			<label>bit_reverse::reverse_bits::i:bri_u0:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
				<object>bri_u0</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13829</id>
			<source_loc>12917</source_loc>
			<order>56</order>
			<instance_name>DFT_compute_Add_2Ux1U_2U_4_13</instance_name>
			<opcode>90</opcode>
			<label>+</label>
			<op>
				<id>144</id>
				<op_kind>add</op_kind>
				<in_widths>2</in_widths>
				<out_widths>2</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2718000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13827</id>
			<source_loc>13746</source_loc>
			<order>57</order>
			<sig_name>u_b_791</sig_name>
			<label>bit_reverse:u_b_791:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>142</id>
				<op_kind>wire</op_kind>
				<object>u_b_791</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13830</id>
			<source_loc>12918</source_loc>
			<order>58</order>
			<instance_name>DFT_compute_LessThan_2Ux2U_1U_4_14</instance_name>
			<opcode>91</opcode>
			<label>&lt;</label>
			<op>
				<id>145</id>
				<op_kind>lt</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.3793000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13833</id>
			<source_loc>12919</source_loc>
			<order>59</order>
			<instance_name>DFT_compute_LessThan_3Ux8U_1U_4_15</instance_name>
			<opcode>92</opcode>
			<label>&lt;</label>
			<op>
				<id>147</id>
				<op_kind>lt</op_kind>
				<in_widths>4 8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.4131000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13828</id>
			<source_loc>31558</source_loc>
			<order>60</order>
			<sig_name>brinput</sig_name>
			<label>bit_reverse::reverse_bits::input:brinput:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>brinput</object>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14133</id>
			<source_loc>13489</source_loc>
			<order>61</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>bit_reverse::reverse_bits::input.bit_reverse::reverse_bits:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>352</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>22</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13846</id>
			<source_loc>13094</source_loc>
			<order>62</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>160</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13847</id>
			<source_loc>13095</source_loc>
			<order>63</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>161</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13848</id>
			<source_loc>13096</source_loc>
			<order>64</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>162</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13834</id>
			<source_loc>13082</source_loc>
			<order>65</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>148</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13835</id>
			<source_loc>13083</source_loc>
			<order>66</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>149</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13836</id>
			<source_loc>13084</source_loc>
			<order>67</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>150</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>24</cycle_id>
			<chain_time>0.4786000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13849</id>
			<source_loc>13097</source_loc>
			<order>68</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>163</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13851</id>
			<source_loc>13099</source_loc>
			<order>69</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>165</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13853</id>
			<source_loc>13101</source_loc>
			<order>70</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>167</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13837</id>
			<source_loc>13085</source_loc>
			<order>71</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>151</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13839</id>
			<source_loc>13087</source_loc>
			<order>72</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>153</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13841</id>
			<source_loc>13089</source_loc>
			<order>73</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>155</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13850</id>
			<source_loc>13098</source_loc>
			<order>74</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>164</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 164 #b0))</guard>
		</op>
		<op>
			<id>13852</id>
			<source_loc>13100</source_loc>
			<order>75</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>166</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 166 #b0))</guard>
		</op>
		<op>
			<id>13854</id>
			<source_loc>13102</source_loc>
			<order>76</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>168</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 168 #b0))</guard>
		</op>
		<op>
			<id>13838</id>
			<source_loc>13086</source_loc>
			<order>77</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>152</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 152 #b0))</guard>
		</op>
		<op>
			<id>13840</id>
			<source_loc>13088</source_loc>
			<order>78</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>154</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 154 #b0))</guard>
		</op>
		<op>
			<id>13842</id>
			<source_loc>13090</source_loc>
			<order>79</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>156</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>25</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 156 #b0))</guard>
		</op>
		<op>
			<id>13858</id>
			<source_loc>12932</source_loc>
			<order>80</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_16</instance_name>
			<opcode>89</opcode>
			<label>+</label>
			<op>
				<id>172</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13859</id>
			<source_loc>23908</source_loc>
			<order>81</order>
			<sig_name>condvar_003</sig_name>
			<label>bit_reverse:condvar_003:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>173</id>
				<op_kind>wire</op_kind>
				<object>condvar_003</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13855</id>
			<source_loc>13103</source_loc>
			<order>82</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>169</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 169 #b0))</guard>
		</op>
		<op>
			<id>13856</id>
			<source_loc>13104</source_loc>
			<order>83</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>170</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 170 #b0))</guard>
		</op>
		<op>
			<id>13857</id>
			<source_loc>13105</source_loc>
			<order>84</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>171</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 171 #b0))</guard>
		</op>
		<op>
			<id>13843</id>
			<source_loc>13091</source_loc>
			<order>85</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>157</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 157 #b0))</guard>
		</op>
		<op>
			<id>13844</id>
			<source_loc>13092</source_loc>
			<order>86</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>158</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 8 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 158 #b0))</guard>
		</op>
		<op>
			<id>13845</id>
			<source_loc>13093</source_loc>
			<order>87</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>159</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 23 1 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>26</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>(not (= 159 #b0))</guard>
		</op>
		<wire_op>
			<id>13861</id>
			<source_loc>31868</source_loc>
			<order>88</order>
			<sig_name>fstage</sig_name>
			<label>fft::stage:fstage:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
				<object>fstage</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14131</id>
			<source_loc>13526</source_loc>
			<order>89</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>bit_reverse::i.bit_reverse:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>350</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14134</id>
			<source_loc>13678</source_loc>
			<order>90</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::stage.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>353</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13862</id>
			<source_loc>13642</source_loc>
			<order>91</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>176</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13863</id>
			<source_loc>13648</source_loc>
			<order>92</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>177</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13870</id>
			<source_loc>13652</source_loc>
			<order>93</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>178</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13871</id>
			<source_loc>13658</source_loc>
			<order>94</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>179</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13874</id>
			<source_loc>13664</source_loc>
			<order>95</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>180</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13875</id>
			<source_loc>13668</source_loc>
			<order>96</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>181</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13877</id>
			<source_loc>13676</source_loc>
			<order>97</order>
			<sig_name>fstage_u0</sig_name>
			<label>fft::stage:fstage_u0:wire</label>
			<datatype W="3">sc_uint</datatype>
			<op>
				<id>182</id>
				<op_kind>wire</op_kind>
				<object>fstage_u0</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13878</id>
			<source_loc>12933</source_loc>
			<order>98</order>
			<instance_name>DFT_compute_LeftShift_2Sx2U_5S_4_17</instance_name>
			<opcode>93</opcode>
			<label>&lt;&lt;</label>
			<op>
				<id>183</id>
				<op_kind>ls</op_kind>
				<in_widths>3</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13879</id>
			<source_loc>31872</source_loc>
			<order>99</order>
			<sig_name>fnumBF</sig_name>
			<label>fft::numBF:fnumBF:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
				<object>fnumBF</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13880</id>
			<source_loc>12934</source_loc>
			<order>100</order>
			<instance_name>DFT_compute_int_to_cynw_cm_float_4_18</instance_name>
			<opcode>94</opcode>
			<label>dpopt(int_to_cynw_cm_float)</label>
			<op>
				<id>185</id>
				<op_kind>dpopt</op_kind>
				<in_widths>8</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13881</id>
			<source_loc>12318</source_loc>
			<order>101</order>
			<sig_name>fcf_i4_sign</sig_name>
			<label>fft::cynw_cm_float::f.sign:fcf_i4_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_sign</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13882</id>
			<source_loc>12320</source_loc>
			<order>102</order>
			<sig_name>fcf_i4_exp</sig_name>
			<label>fft::cynw_cm_float::f.exp:fcf_i4_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_exp</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13883</id>
			<source_loc>12322</source_loc>
			<order>103</order>
			<sig_name>fcf_i4_man</sig_name>
			<label>fft::cynw_cm_float::f.man:fcf_i4_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>fcf_i4_man</object>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>2.1570000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14027</id>
			<source_loc>12974</source_loc>
			<order>104</order>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_19</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>286</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>39</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14100</id>
			<source_loc>12974</source_loc>
			<order>105</order>
			<instance_name>DFT_compute_Add_2Ux1U_3U_4_19</instance_name>
			<opcode>102</opcode>
			<label>+</label>
			<op>
				<id>334</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>64</cycle_id>
			<original_op>14027</original_op>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13893</id>
			<source_loc>32081</source_loc>
			<order>106</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>196</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14117</id>
			<source_loc>32081</source_loc>
			<order>107</order>
			<sig_name>fj</sig_name>
			<label>fft::j:fj:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>341</id>
				<op_kind>wire</op_kind>
				<object>fj</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>13893</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13890</id>
			<source_loc>12329</source_loc>
			<order>108</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14115</id>
			<source_loc>12329</source_loc>
			<order>109</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>340</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>13890</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13891</id>
			<source_loc>12330</source_loc>
			<order>110</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14112</id>
			<source_loc>12330</source_loc>
			<order>111</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>339</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>13891</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13892</id>
			<source_loc>12331</source_loc>
			<order>112</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>195</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14108</id>
			<source_loc>12331</source_loc>
			<order>113</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>338</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<original_op>13892</original_op>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13884</id>
			<source_loc>12935</source_loc>
			<order>114</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</instance_name>
			<opcode>88</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>189</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>2.2868597000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14084</id>
			<source_loc>12935</source_loc>
			<order>115</order>
			<instance_name>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0_20</instance_name>
			<opcode>88</opcode>
			<label>DFT_compute_cynw_cm_float_div_ieee_E8_M23_0</label>
			<op>
				<id>326</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>2.2868597000</chain_time>
			<original_op>13884</original_op>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13885</id>
			<source_loc>12326</source_loc>
			<order>116</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14119</id>
			<source_loc>12326</source_loc>
			<order>117</order>
			<sig_name>fe_sign</sig_name>
			<label>fft::e.sign:fe_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>342</id>
				<op_kind>wire</op_kind>
				<object>fe_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13885</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13886</id>
			<source_loc>12327</source_loc>
			<order>118</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14121</id>
			<source_loc>12327</source_loc>
			<order>119</order>
			<sig_name>fe_exp</sig_name>
			<label>fft::e.exp:fe_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>343</id>
				<op_kind>wire</op_kind>
				<object>fe_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13886</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13889</id>
			<source_loc>12328</source_loc>
			<order>120</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14123</id>
			<source_loc>12328</source_loc>
			<order>121</order>
			<sig_name>fe_man</sig_name>
			<label>fft::e.man:fe_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>344</id>
				<op_kind>wire</op_kind>
				<object>fe_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<chain_time>0.1153269000</chain_time>
			<original_op>13889</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14136</id>
			<source_loc>13622</source_loc>
			<order>122</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>355</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>65</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13897</id>
			<source_loc>13568</source_loc>
			<order>123</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>198</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13898</id>
			<source_loc>13574</source_loc>
			<order>124</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13899</id>
			<source_loc>13580</source_loc>
			<order>125</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>200</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13900</id>
			<source_loc>13584</source_loc>
			<order>126</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>201</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13903</id>
			<source_loc>13590</source_loc>
			<order>127</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13904</id>
			<source_loc>13596</source_loc>
			<order>128</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13905</id>
			<source_loc>13600</source_loc>
			<order>129</order>
			<sig_name>fa_sign_u0</sig_name>
			<label>fft::a.sign:fa_sign_u0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>fa_sign_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13906</id>
			<source_loc>13626</source_loc>
			<order>130</order>
			<sig_name>fa_exp_u0</sig_name>
			<label>fft::a.exp:fa_exp_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>fa_exp_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13907</id>
			<source_loc>13630</source_loc>
			<order>131</order>
			<sig_name>fa_man_u0</sig_name>
			<label>fft::a.man:fa_man_u0:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>fa_man_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13910</id>
			<source_loc>13636</source_loc>
			<order>132</order>
			<sig_name>fj_u0</sig_name>
			<label>fft::j:fj_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>207</id>
				<op_kind>wire</op_kind>
				<object>fj_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13946</id>
			<source_loc>26240</source_loc>
			<order>133</order>
			<sig_name>condvar_004</sig_name>
			<label>fft:condvar_004:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>221</id>
				<op_kind>wire</op_kind>
				<object>condvar_004</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14024</id>
			<source_loc>12972</source_loc>
			<order>134</order>
			<instance_name>DFT_compute_Add_8Ux1U_8U_4_21</instance_name>
			<opcode>99</opcode>
			<label>+</label>
			<op>
				<id>283</id>
				<op_kind>add</op_kind>
				<in_widths>8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14025</id>
			<source_loc>12973</source_loc>
			<order>135</order>
			<instance_name>DFT_compute_LessThan_8Ux8U_1U_4_22</instance_name>
			<opcode>101</opcode>
			<label>&lt;</label>
			<op>
				<id>284</id>
				<op_kind>lt</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13921</id>
			<source_loc>12938</source_loc>
			<order>136</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>216</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13945</id>
			<source_loc>32144</source_loc>
			<order>137</order>
			<sig_name>fi</sig_name>
			<label>fft::i:fi:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>220</id>
				<op_kind>wire</op_kind>
				<object>fi</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13922</id>
			<source_loc>12350</source_loc>
			<order>138</order>
			<sig_name>fa_sign</sig_name>
			<label>fft::a.sign:fa_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>wire</op_kind>
				<object>fa_sign</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13923</id>
			<source_loc>12351</source_loc>
			<order>139</order>
			<sig_name>fa_exp</sig_name>
			<label>fft::a.exp:fa_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>218</id>
				<op_kind>wire</op_kind>
				<object>fa_exp</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13924</id>
			<source_loc>12352</source_loc>
			<order>140</order>
			<sig_name>fa_man</sig_name>
			<label>fft::a.man:fa_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>219</id>
				<op_kind>wire</op_kind>
				<object>fa_man</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>2.0617920000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14138</id>
			<source_loc>13566</source_loc>
			<order>141</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>fft::i.fft:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>357</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>80</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13911</id>
			<source_loc>12936</source_loc>
			<order>142</order>
			<instance_name>DFT_compute_cynw_cm_float_cos_E8_M23_0_24</instance_name>
			<opcode>72</opcode>
			<label>cynw_cm_float_cos_i</label>
			<op>
				<id>208</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13917</id>
			<source_loc>12937</source_loc>
			<order>143</order>
			<instance_name>DFT_compute_cynw_cm_float_sin_E8_M23_0_25</instance_name>
			<opcode>60</opcode>
			<label>cynw_cm_float_sin_i</label>
			<op>
				<id>212</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13950</id>
			<source_loc>13529</source_loc>
			<order>144</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>223</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13951</id>
			<source_loc>13533</source_loc>
			<order>145</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>224</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13952</id>
			<source_loc>13537</source_loc>
			<order>146</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>225</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13953</id>
			<source_loc>13547</source_loc>
			<order>147</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>226</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13954</id>
			<source_loc>13554</source_loc>
			<order>148</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>227</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13957</id>
			<source_loc>13558</source_loc>
			<order>149</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13958</id>
			<source_loc>13562</source_loc>
			<order>150</order>
			<sig_name>fi_u0</sig_name>
			<label>fft::i:fi_u0:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>229</id>
				<op_kind>wire</op_kind>
				<object>fi_u0</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13959</id>
			<source_loc>12939</source_loc>
			<order>151</order>
			<instance_name>DFT_compute_Add_3Ux3U_4U_4_26</instance_name>
			<opcode>96</opcode>
			<label>+</label>
			<op>
				<id>230</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.4496000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13918</id>
			<source_loc>12341</source_loc>
			<order>152</order>
			<sig_name>fs_sign</sig_name>
			<label>fft::s.sign:fs_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>fs_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13919</id>
			<source_loc>12342</source_loc>
			<order>153</order>
			<sig_name>fs_exp</sig_name>
			<label>fft::s.exp:fs_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>214</id>
				<op_kind>wire</op_kind>
				<object>fs_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13920</id>
			<source_loc>12343</source_loc>
			<order>154</order>
			<sig_name>fs_man</sig_name>
			<label>fft::s.man:fs_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>215</id>
				<op_kind>wire</op_kind>
				<object>fs_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13912</id>
			<source_loc>12335</source_loc>
			<order>155</order>
			<sig_name>fc_sign</sig_name>
			<label>fft::c.sign:fc_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>209</id>
				<op_kind>wire</op_kind>
				<object>fc_sign</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13913</id>
			<source_loc>12336</source_loc>
			<order>156</order>
			<sig_name>fc_exp</sig_name>
			<label>fft::c.exp:fc_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>210</id>
				<op_kind>wire</op_kind>
				<object>fc_exp</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13914</id>
			<source_loc>12337</source_loc>
			<order>157</order>
			<sig_name>fc_man</sig_name>
			<label>fft::c.man:fc_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>211</id>
				<op_kind>wire</op_kind>
				<object>fc_man</object>
			</op>
			<cycle_id>80</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13966</id>
			<source_loc>13109</source_loc>
			<order>158</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>235</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13967</id>
			<source_loc>13110</source_loc>
			<order>159</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>236</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13968</id>
			<source_loc>13111</source_loc>
			<order>160</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>237</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>0.5151000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13971</id>
			<source_loc>12947</source_loc>
			<order>161</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>44</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>238</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>82</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13960</id>
			<source_loc>13106</source_loc>
			<order>162</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>231</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13961</id>
			<source_loc>13107</source_loc>
			<order>163</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>232</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13964</id>
			<source_loc>13108</source_loc>
			<order>164</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>233</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13972</id>
			<source_loc>12948</source_loc>
			<order>165</order>
			<instance_name>DFT_compute_Not_1U_1U_4_28</instance_name>
			<opcode>97</opcode>
			<label>!</label>
			<op>
				<id>239</id>
				<op_kind>not</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13965</id>
			<source_loc>12943</source_loc>
			<order>166</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>44</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>234</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13973</id>
			<source_loc>12949</source_loc>
			<order>167</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>240</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 1 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13974</id>
			<source_loc>12365</source_loc>
			<order>168</order>
			<sig_name>ftemp_R_sign</sig_name>
			<label>fft::temp_R.sign:ftemp_R_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>241</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_sign</object>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13975</id>
			<source_loc>12366</source_loc>
			<order>169</order>
			<sig_name>ftemp_R_exp</sig_name>
			<label>fft::temp_R.exp:ftemp_R_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>242</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_exp</object>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13978</id>
			<source_loc>12367</source_loc>
			<order>170</order>
			<sig_name>ftemp_R_man</sig_name>
			<label>fft::temp_R.man:ftemp_R_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>243</id>
				<op_kind>wire</op_kind>
				<object>ftemp_R_man</object>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13987</id>
			<source_loc>13112</source_loc>
			<order>171</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>250</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13988</id>
			<source_loc>13113</source_loc>
			<order>172</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>251</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13989</id>
			<source_loc>13114</source_loc>
			<order>173</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>252</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13990</id>
			<source_loc>12956</source_loc>
			<order>174</order>
			<instance_name>DFT_compute_Not_1U_1U_4_31</instance_name>
			<opcode>97</opcode>
			<label>!</label>
			<op>
				<id>253</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>13979</id>
			<source_loc>12950</source_loc>
			<order>175</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>44</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>244</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13991</id>
			<source_loc>12957</source_loc>
			<order>176</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>254</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13980</id>
			<source_loc>12951</source_loc>
			<order>177</order>
			<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			<opcode>44</opcode>
			<label>cynw_cm_float_mul_i</label>
			<op>
				<id>245</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>1.5201460000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13992</id>
			<source_loc>13115</source_loc>
			<order>178</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>255</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13993</id>
			<source_loc>13116</source_loc>
			<order>179</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>256</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13981</id>
			<source_loc>12952</source_loc>
			<order>180</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>246</id>
				<op_kind>func_call</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>13998</id>
			<source_loc>13117</source_loc>
			<order>181</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>257</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>13982</id>
			<source_loc>12374</source_loc>
			<order>182</order>
			<sig_name>ftemp_I_sign</sig_name>
			<label>fft::temp_I.sign:ftemp_I_sign:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>247</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_sign</object>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>3.4064380000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13985</id>
			<source_loc>12375</source_loc>
			<order>183</order>
			<sig_name>ftemp_I_exp</sig_name>
			<label>fft::temp_I.exp:ftemp_I_exp:wire</label>
			<datatype W="8">sc_uint</datatype>
			<op>
				<id>248</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_exp</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13986</id>
			<source_loc>12376</source_loc>
			<order>184</order>
			<sig_name>ftemp_I_man</sig_name>
			<label>fft::temp_I.man:ftemp_I_man:wire</label>
			<datatype W="23">sc_uint</datatype>
			<op>
				<id>249</id>
				<op_kind>wire</op_kind>
				<object>ftemp_I_man</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>13999</id>
			<source_loc>13118</source_loc>
			<order>185</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>258</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14000</id>
			<source_loc>13119</source_loc>
			<order>186</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>259</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14001</id>
			<source_loc>13120</source_loc>
			<order>187</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>260</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14002</id>
			<source_loc>12961</source_loc>
			<order>188</order>
			<instance_name>DFT_compute_Not_1U_1U_4_31</instance_name>
			<opcode>97</opcode>
			<label>!</label>
			<op>
				<id>261</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14003</id>
			<source_loc>12962</source_loc>
			<order>189</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>262</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14007</id>
			<source_loc>13124</source_loc>
			<order>190</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>266</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14008</id>
			<source_loc>13125</source_loc>
			<order>191</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>267</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14009</id>
			<source_loc>13126</source_loc>
			<order>192</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>268</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14004</id>
			<source_loc>13121</source_loc>
			<order>193</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>263</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14005</id>
			<source_loc>13122</source_loc>
			<order>194</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>264</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14006</id>
			<source_loc>13123</source_loc>
			<order>195</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>265</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>3 32 1   </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>86</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14010</id>
			<source_loc>12966</source_loc>
			<order>196</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>269</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14021</id>
			<source_loc>12971</source_loc>
			<order>197</order>
			<instance_name>DFT_compute_Add_8Ux8U_8U_4_39</instance_name>
			<opcode>98</opcode>
			<label>+</label>
			<op>
				<id>280</id>
				<op_kind>add</op_kind>
				<in_widths>8 8</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>14014</id>
			<source_loc>13130</source_loc>
			<order>198</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>273</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14015</id>
			<source_loc>13131</source_loc>
			<order>199</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>274</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14016</id>
			<source_loc>13132</source_loc>
			<order>200</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>275</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14017</id>
			<source_loc>12970</source_loc>
			<order>201</order>
			<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			<opcode>52</opcode>
			<label>cynw_cm_float_add_i</label>
			<op>
				<id>276</id>
				<op_kind>func_call</op_kind>
				<in_widths>1 8 23 1 8 23</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0002920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14011</id>
			<source_loc>13127</source_loc>
			<order>202</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>270</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14012</id>
			<source_loc>13128</source_loc>
			<order>203</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>271</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14013</id>
			<source_loc>13129</source_loc>
			<order>204</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>272</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>87</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14022</id>
			<source_loc>13763</source_loc>
			<order>205</order>
			<sig_name>condvar_005</sig_name>
			<label>fft:condvar_005:wire</label>
			<datatype W="5">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>condvar_005</object>
			</op>
			<cycle_id>88</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14018</id>
			<source_loc>13133</source_loc>
			<order>206</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>277</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14019</id>
			<source_loc>13134</source_loc>
			<order>207</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>278</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14020</id>
			<source_loc>13135</source_loc>
			<order>208</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>279</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>8 32 1    </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>88</cycle_id>
			<chain_time>2.0657920000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14030</id>
			<source_loc>32405</source_loc>
			<order>209</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>289</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14125</id>
			<source_loc>32405</source_loc>
			<order>210</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>345</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<original_op>14030</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14127</id>
			<source_loc>32405</source_loc>
			<order>211</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>346</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>89</cycle_id>
			<original_op>14030</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14139</id>
			<source_loc>13563</source_loc>
			<order>212</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>fft::i.fft:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>358</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14137</id>
			<source_loc>13601</source_loc>
			<order>213</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>fft::a.sign.fft:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>356</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>94</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>14028</id>
			<source_loc>12975</source_loc>
			<order>214</order>
			<instance_name>DFT_compute_LessThanEQ_4Sx3S_1U_4_41</instance_name>
			<opcode>103</opcode>
			<label>&lt;=</label>
			<op>
				<id>287</id>
				<op_kind>le</op_kind>
				<in_widths>3</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14135</id>
			<source_loc>13677</source_loc>
			<order>215</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>fft::stage.fft:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>354</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14140</id>
			<source_loc>13706</source_loc>
			<order>216</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>359</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14031</id>
			<source_loc>13680</source_loc>
			<order>217</order>
			<sig_name>temp_imag_man</sig_name>
			<label>temp_imag.man:temp_imag_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>290</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14032</id>
			<source_loc>13684</source_loc>
			<order>218</order>
			<sig_name>temp_imag_exp</sig_name>
			<label>temp_imag.exp:temp_imag_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>291</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14033</id>
			<source_loc>13688</source_loc>
			<order>219</order>
			<sig_name>temp_imag_sign</sig_name>
			<label>temp_imag.sign:temp_imag_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>292</id>
				<op_kind>wire</op_kind>
				<object>temp_imag_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14034</id>
			<source_loc>13692</source_loc>
			<order>220</order>
			<sig_name>temp_real_man</sig_name>
			<label>temp_real.man:temp_real_man:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="23">sc_uint</datatype>
			</datatype>
			<op>
				<id>293</id>
				<op_kind>wire</op_kind>
				<object>temp_real_man</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14035</id>
			<source_loc>13696</source_loc>
			<order>221</order>
			<sig_name>temp_real_exp</sig_name>
			<label>temp_real.exp:temp_real_exp:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="8">sc_uint</datatype>
			</datatype>
			<op>
				<id>294</id>
				<op_kind>wire</op_kind>
				<object>temp_real_exp</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14036</id>
			<source_loc>13700</source_loc>
			<order>222</order>
			<sig_name>temp_real_sign</sig_name>
			<label>temp_real.sign:temp_real_sign:wire</label>
			<datatype>
				<array>8</array>
				<datatype W="1">sc_uint</datatype>
			</datatype>
			<op>
				<id>295</id>
				<op_kind>wire</op_kind>
				<object>temp_real_sign</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14037</id>
			<source_loc>13704</source_loc>
			<order>223</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="4">sc_uint</datatype>
			<op>
				<id>296</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<cycle_id>6</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>14044</id>
			<source_loc>13459</source_loc>
			<order>224</order>
			<sig_name>o_dft_real_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_real_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>303</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14045</id>
			<source_loc>12414</source_loc>
			<order>225</order>
			<sig_name>o_dft_real_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_real_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>304</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14038</id>
			<source_loc>13136</source_loc>
			<order>226</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>117</opcode>
			<label>temp_real.sign:read</label>
			<op>
				<id>297</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14039</id>
			<source_loc>13453</source_loc>
			<order>227</order>
			<sig_name>o_dft_real_data_sign</sig_name>
			<label>o_dft_real.data.sign:o_dft_real_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>298</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14040</id>
			<source_loc>13137</source_loc>
			<order>228</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>113</opcode>
			<label>temp_real.exp:read</label>
			<op>
				<id>299</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14041</id>
			<source_loc>13455</source_loc>
			<order>229</order>
			<sig_name>o_dft_real_data_exp</sig_name>
			<label>o_dft_real.data.exp:o_dft_real_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>300</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14042</id>
			<source_loc>13138</source_loc>
			<order>230</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>109</opcode>
			<label>temp_real.man:read</label>
			<op>
				<id>301</id>
				<op_kind>array_read</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14043</id>
			<source_loc>13457</source_loc>
			<order>231</order>
			<sig_name>o_dft_real_data_man</sig_name>
			<label>o_dft_real.data.man:o_dft_real_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>302</id>
				<op_kind>output</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14048</id>
			<source_loc>13139</source_loc>
			<order>232</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>119</opcode>
			<label>temp_imag.sign:read</label>
			<op>
				<id>307</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14050</id>
			<source_loc>13140</source_loc>
			<order>233</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>115</opcode>
			<label>temp_imag.exp:read</label>
			<op>
				<id>309</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1</in_widths>
				<out_widths>8</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14052</id>
			<source_loc>13141</source_loc>
			<order>234</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>111</opcode>
			<label>temp_imag.man:read</label>
			<op>
				<id>311</id>
				<op_kind>array_read</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1</in_widths>
				<out_widths>23</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.2410000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14058</id>
			<source_loc>13142</source_loc>
			<order>235</order>
			<instance_name>temp_imag_sign</instance_name>
			<opcode>120</opcode>
			<label>temp_imag.sign:write</label>
			<op>
				<id>317</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14059</id>
			<source_loc>13143</source_loc>
			<order>236</order>
			<instance_name>temp_imag_exp</instance_name>
			<opcode>116</opcode>
			<label>temp_imag.exp:write</label>
			<op>
				<id>318</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14060</id>
			<source_loc>13144</source_loc>
			<order>237</order>
			<instance_name>temp_imag_man</instance_name>
			<opcode>112</opcode>
			<label>temp_imag.man:write</label>
			<op>
				<id>319</id>
				<op_kind>array_write</op_kind>
				<object>temp_imag_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14061</id>
			<source_loc>13145</source_loc>
			<order>238</order>
			<instance_name>temp_real_sign</instance_name>
			<opcode>118</opcode>
			<label>temp_real.sign:write</label>
			<op>
				<id>320</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_sign</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14062</id>
			<source_loc>13146</source_loc>
			<order>239</order>
			<instance_name>temp_real_exp</instance_name>
			<opcode>114</opcode>
			<label>temp_real.exp:write</label>
			<op>
				<id>321</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_exp</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>14063</id>
			<source_loc>13147</source_loc>
			<order>240</order>
			<instance_name>temp_real_man</instance_name>
			<opcode>110</opcode>
			<label>temp_real.man:write</label>
			<op>
				<id>322</id>
				<op_kind>array_write</op_kind>
				<object>temp_real_man</object>
				<in_widths>4 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>4</cycle_id>
			<schedule_inputs>1</schedule_inputs>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14046</id>
			<source_loc>13461</source_loc>
			<order>241</order>
			<sig_name>o_dft_real_m_stalling</sig_name>
			<label>m_stalling:o_dft_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>305</id>
				<op_kind>input</op_kind>
				<object>o_dft_real_m_stalling</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14047</id>
			<source_loc>12418</source_loc>
			<order>242</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>306</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14049</id>
			<source_loc>13463</source_loc>
			<order>243</order>
			<sig_name>o_dft_imag_data_sign</sig_name>
			<label>o_dft_imag.data.sign:o_dft_imag_data_sign:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>308</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14051</id>
			<source_loc>13465</source_loc>
			<order>244</order>
			<sig_name>o_dft_imag_data_exp</sig_name>
			<label>o_dft_imag.data.exp:o_dft_imag_data_exp:write</label>
			<datatype W="8">sc_uint</datatype>
			<output_write/>
			<op>
				<id>310</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14053</id>
			<source_loc>13467</source_loc>
			<order>245</order>
			<sig_name>o_dft_imag_data_man</sig_name>
			<label>o_dft_imag.data.man:o_dft_imag_data_man:write</label>
			<datatype W="23">sc_uint</datatype>
			<output_write/>
			<op>
				<id>312</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14054</id>
			<source_loc>13469</source_loc>
			<order>246</order>
			<sig_name>o_dft_imag_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_dft_imag_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>313</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14055</id>
			<source_loc>12420</source_loc>
			<order>247</order>
			<sig_name>o_dft_imag_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_dft_imag_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>314</id>
				<op_kind>output</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<cycle_id>5</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14056</id>
			<source_loc>13471</source_loc>
			<order>248</order>
			<sig_name>o_dft_imag_m_stalling</sig_name>
			<label>m_stalling:o_dft_imag_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>315</id>
				<op_kind>input</op_kind>
				<object>o_dft_imag_m_stalling</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14057</id>
			<source_loc>12424</source_loc>
			<order>249</order>
			<sig_name>stall0</sig_name>
			<label>computation::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>316</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.3655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14064</id>
			<source_loc>12982</source_loc>
			<order>250</order>
			<instance_name>DFT_compute_Add_3Ux1U_4U_4_42</instance_name>
			<opcode>89</opcode>
			<label>+</label>
			<op>
				<id>323</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>14065</id>
			<source_loc>4962</source_loc>
			<order>251</order>
			<sig_name>condvar_008</sig_name>
			<label>condvar_008:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>324</id>
				<op_kind>wire</op_kind>
				<object>condvar_008</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14141</id>
			<source_loc>13705</source_loc>
			<order>252</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>360</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>6</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13812</id>
			<source_loc>33303</source_loc>
			<order>253</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13832</id>
			<source_loc>33307</source_loc>
			<order>254</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<cycle_id>27</cycle_id>
			<cycle_id>22</cycle_id>
			<chain_time>0.3793000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13860</id>
			<source_loc>33315</source_loc>
			<order>255</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>174</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13896</id>
			<source_loc>33462</source_loc>
			<order>256</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>27</cycle_id>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.2955000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>13949</id>
			<source_loc>33453</source_loc>
			<order>257</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>222</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14023</id>
			<source_loc>33446</source_loc>
			<order>258</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14026</id>
			<source_loc>33456</source_loc>
			<order>259</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.6431000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14029</id>
			<source_loc>33465</source_loc>
			<order>260</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>288</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>40</cycle_id>
			<cycle_id>65</cycle_id>
			<cycle_id>94</cycle_id>
			<cycle_id>89</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>14066</id>
			<source_loc>33636</source_loc>
			<order>261</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>325</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>6</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>computation</thread>
	</cdfg>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_imag_m_stalling</port_name>
				<state>41</state>
				<source_loc>14056</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7000</delay>
				<port_name>o_dft_real_m_stalling</port_name>
				<state>38</state>
				<source_loc>14046</source_loc>
			</path_node>
			<delay>4.7000</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_imag_m_req_m_next_trig_req</port_name>
				<state>39</state>
				<source_loc>14054</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.8666</delay>
				<port_name>o_dft_real_m_req_m_next_trig_req</port_name>
				<state>36</state>
				<source_loc>14044</source_loc>
			</path_node>
			<delay>4.8666</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>13801</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.8782</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>7</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6130</delay>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>6</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>computation</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>4</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2593</delay>
				<instance_name>DFT_compute_cynw_cm_float_mul_E8_M23_1_27</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>4.6675</delay>
				<instance_name>DFT_compute_cynw_cm_float_add2_E8_M23_1_23</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1753</delay>
				<number_inputs>5</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>temp_real_sign</instance_name>
			</path_node>
			<delay>7.6129</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>computation</thread>
		<timing_path>
			<name>computation_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13917</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13918</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13917</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13919</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.8782</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.6987</delay>
				<source_loc>13917</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13920</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13911</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13913</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13911</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13912</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>4.6726</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>4.4931</delay>
				<source_loc>13911</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13914</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13960</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13965</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13973</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13978</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13960</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13965</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13973</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13974</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13960</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13965</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13973</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13975</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>computation_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>computation</thread>
			<delay>3.4719</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>13961</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.4061</delay>
				<source_loc>13965</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>1.8863</delay>
				<source_loc>13973</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0000</delay>
				<source_loc>13975</source_loc>
				<state>26</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>computation</thread>
		<reg_op>
			<id>14154</id>
			<source_loc>13772</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>90</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14155</id>
			<source_loc>13800</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,12</livein>
			<liveout>3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14156</id>
			<source_loc>13803</source_loc>
			<name>i_real_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,22,24,27</livein>
			<liveout>2,3,22,27</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_real_m_busy_req_0</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14158</id>
			<source_loc>13847</source_loc>
			<name>btemp1_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>161</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14159</id>
			<source_loc>13967</source_loc>
			<name>ucom4</name>
			<datatype W="8">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14161</id>
			<source_loc>14050</source_loc>
			<name>o_dft_imag_data_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>309</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14162</id>
			<source_loc>14051</source_loc>
			<name>o_dft_imag_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_exp</instance_name>
			<op>
				<id>310</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14164</id>
			<source_loc>13848</source_loc>
			<name>btemp1_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>162</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14165</id>
			<source_loc>13968</source_loc>
			<name>ucom5</name>
			<datatype W="23">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>237</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14166</id>
			<source_loc>14052</source_loc>
			<name>o_dft_imag_data_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>311</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14168</id>
			<source_loc>14053</source_loc>
			<name>o_dft_imag_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_man</instance_name>
			<op>
				<id>312</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14171</id>
			<source_loc>13846</source_loc>
			<name>btemp1_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14172</id>
			<source_loc>13966</source_loc>
			<name>ucom3</name>
			<datatype W="1">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>82,83</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>235</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14173</id>
			<source_loc>14048</source_loc>
			<name>o_dft_imag_data_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>307</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14174</id>
			<source_loc>14049</source_loc>
			<name>o_dft_imag_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>5,6</livein>
			<liveout>5,6</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_data_sign</instance_name>
			<op>
				<id>308</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14176</id>
			<source_loc>13775</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>93</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14177</id>
			<source_loc>14055</source_loc>
			<name>o_dft_imag_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6,11</livein>
			<liveout>1,5,6,40,65,89,94</liveout>
			<reg_deffed>5</reg_deffed>
			<instance_name>o_dft_imag_m_req_m_trig_req</instance_name>
			<op>
				<id>314</id>
				<op_kind>reg</op_kind>
				<object>o_dft_imag_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14179</id>
			<source_loc>13835</source_loc>
			<name>btemp_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>149</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14181</id>
			<source_loc>13882</source_loc>
			<name>fcf_i4_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>187</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14182</id>
			<source_loc>13961</source_loc>
			<name>ucom1</name>
			<datatype W="8">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>232</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14183</id>
			<source_loc>14022</source_loc>
			<name>condvar_005</name>
			<datatype W="5">sc_uint</datatype>
			<livein>89</livein>
			<liveout>88,89</liveout>
			<reg_deffed>88</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>281</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14184</id>
			<source_loc>14041</source_loc>
			<name>o_dft_real_data_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_exp</instance_name>
			<op>
				<id>300</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_exp</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14186</id>
			<source_loc>13836</source_loc>
			<name>btemp_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>150</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14187</id>
			<source_loc>13883</source_loc>
			<name>fcf_i4_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>188</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14189</id>
			<source_loc>13964</source_loc>
			<name>ucom2</name>
			<datatype W="23">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>233</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14190</id>
			<source_loc>14043</source_loc>
			<name>o_dft_real_data_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_man</instance_name>
			<op>
				<id>302</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_man</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14192</id>
			<source_loc>13834</source_loc>
			<name>btemp_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>25,26</livein>
			<liveout>24,25</liveout>
			<reg_deffed>24</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14193</id>
			<source_loc>13881</source_loc>
			<name>fcf_i4_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,40,57,58,59,60,61,62,65,89,94</livein>
			<liveout>27,32,33,34,35,36,40,57,58,59,60,61,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>186</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14194</id>
			<source_loc>13960</source_loc>
			<name>ucom0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>84,85</livein>
			<liveout>83,84</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>231</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14196</id>
			<source_loc>14039</source_loc>
			<name>o_dft_real_data_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>4,5</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_data_sign</instance_name>
			<op>
				<id>298</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_data_sign</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14199</id>
			<source_loc>13774</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1,6,11</livein>
			<liveout>1,6</liveout>
			<reg_deffed/>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14200</id>
			<source_loc>14045</source_loc>
			<name>o_dft_real_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5</liveout>
			<reg_deffed>4</reg_deffed>
			<instance_name>o_dft_real_m_req_m_trig_req</instance_name>
			<op>
				<id>304</id>
				<op_kind>reg</op_kind>
				<object>o_dft_real_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14202</id>
			<source_loc>13975</source_loc>
			<name>ftemp_R_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_100</instance_name>
			<op>
				<id>242</id>
				<op_kind>reg</op_kind>
				<object>s_reg_100</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14204</id>
			<source_loc>13978</source_loc>
			<name>ftemp_R_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_101</instance_name>
			<op>
				<id>243</id>
				<op_kind>reg</op_kind>
				<object>s_reg_101</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14206</id>
			<source_loc>13799</source_loc>
			<name>j_u1</name>
			<datatype W="4">sc_uint</datatype>
			<livein>2,3,12</livein>
			<liveout>2,3,12</liveout>
			<reg_deffed>3,12</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14207</id>
			<source_loc>13820</source_loc>
			<name>bi_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,26,27</liveout>
			<reg_deffed>3,27</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>135</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14209</id>
			<source_loc>13959</source_loc>
			<name>fi_lower</name>
			<datatype W="3">sc_uint</datatype>
			<livein>82,83,84,85,86</livein>
			<liveout>80,82,83,84,85,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>230</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14210</id>
			<source_loc>14037</source_loc>
			<name>j_u0_u0</name>
			<datatype W="4">sc_uint</datatype>
			<livein>4,5,6</livein>
			<liveout>4,5,6,40,65,89,94</liveout>
			<reg_deffed>6,40,65,89,94</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>296</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14212</id>
			<source_loc>13829</source_loc>
			<name>bri_mi15</name>
			<datatype W="2">sc_uint</datatype>
			<livein>3,22,27</livein>
			<liveout>3,22,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14213</id>
			<source_loc>13885</source_loc>
			<name>fe_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>190</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14215</id>
			<source_loc>13833</source_loc>
			<name>amtmp007</name>
			<datatype W="1">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14217</id>
			<source_loc>13905</source_loc>
			<name>fa_sign_u0</name>
			<datatype W="1">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14219</id>
			<source_loc>13828</source_loc>
			<name>brinput_mi15</name>
			<datatype W="3">sc_uint</datatype>
			<livein>3,22,27</livein>
			<liveout>3,22,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>143</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14220</id>
			<source_loc>13877</source_loc>
			<name>fstage_u0</name>
			<datatype W="3">sc_uint</datatype>
			<livein>27,32,33,34,35,36,37,38,39,40,57,58,59,60,61,62,63,64,65,89,94</livein>
			<liveout>27,32,33,34,35,36,37,38,40,57,58,59,60,61,62,63,65,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14221</id>
			<source_loc>14027</source_loc>
			<name>fstage_mi21</name>
			<datatype W="3">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>39,40,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>39</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>286</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14224</id>
			<source_loc>13878</source_loc>
			<name>fDFTpts</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14227</id>
			<source_loc>13879</source_loc>
			<name>fnumBF</name>
			<datatype W="8">sc_uint</datatype>
			<livein>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>27,40,57,58,59,60,61,62,63,64,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>27,40,65,89,94</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>184</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14229</id>
			<source_loc>13886</source_loc>
			<name>fe_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>191</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14231</id>
			<source_loc>13889</source_loc>
			<name>fe_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>40</reg_deffed>
			<instance_name>s_reg_83</instance_name>
			<op>
				<id>192</id>
				<op_kind>reg</op_kind>
				<object>s_reg_83</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14233</id>
			<source_loc>13906</source_loc>
			<name>fa_exp_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_84</instance_name>
			<op>
				<id>205</id>
				<op_kind>reg</op_kind>
				<object>s_reg_84</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14239</id>
			<source_loc>13907</source_loc>
			<name>fa_man_u0</name>
			<datatype W="23">sc_uint</datatype>
			<livein>65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_85</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>s_reg_85</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14241</id>
			<source_loc>14024</source_loc>
			<name>fj_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_86</instance_name>
			<op>
				<id>283</id>
				<op_kind>reg</op_kind>
				<object>s_reg_86</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14243</id>
			<source_loc>14025</source_loc>
			<name>condvar_006</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_87</instance_name>
			<op>
				<id>284</id>
				<op_kind>reg</op_kind>
				<object>s_reg_87</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14245</id>
			<source_loc>13827</source_loc>
			<name>u_b_791_mi15</name>
			<datatype W="8">sc_uint</datatype>
			<livein>3,22,24,25,26,27</livein>
			<liveout>3,22,24,25,27</liveout>
			<reg_deffed>3,22,27</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14246</id>
			<source_loc>13945</source_loc>
			<name>fi_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>65,80,89,94</livein>
			<liveout>65,80,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14247</id>
			<source_loc>13958</source_loc>
			<name>fi_u0</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84,85,86,87,88</livein>
			<liveout>80,82,83,84,85,86,87,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>229</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14248</id>
			<source_loc>14021</source_loc>
			<name>fi_mi26</name>
			<datatype W="8">sc_uint</datatype>
			<livein>89</livein>
			<liveout>88,89</liveout>
			<reg_deffed>88</reg_deffed>
			<instance_name>s_reg_88</instance_name>
			<op>
				<id>280</id>
				<op_kind>reg</op_kind>
				<object>s_reg_88</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14250</id>
			<source_loc>13922</source_loc>
			<name>fa_sign_mi23</name>
			<datatype W="1">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_89</instance_name>
			<op>
				<id>217</id>
				<op_kind>reg</op_kind>
				<object>s_reg_89</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14252</id>
			<source_loc>13923</source_loc>
			<name>fa_exp_mi23</name>
			<datatype W="8">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_90</instance_name>
			<op>
				<id>218</id>
				<op_kind>reg</op_kind>
				<object>s_reg_90</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14254</id>
			<source_loc>13924</source_loc>
			<name>fa_man_mi23</name>
			<datatype W="23">sc_uint</datatype>
			<livein>40,65,80,82,83,84,85,86,87,88,89,94</livein>
			<liveout>40,65,80,82,83,84,85,86,87,88,89,94</liveout>
			<reg_deffed>65,94</reg_deffed>
			<instance_name>s_reg_91</instance_name>
			<op>
				<id>219</id>
				<op_kind>reg</op_kind>
				<object>s_reg_91</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14256</id>
			<source_loc>13918</source_loc>
			<name>fs_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14257</id>
			<source_loc>13982</source_loc>
			<name>ftemp_I_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_92</instance_name>
			<op>
				<id>247</id>
				<op_kind>reg</op_kind>
				<object>s_reg_92</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14259</id>
			<source_loc>13919</source_loc>
			<name>fs_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>214</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14260</id>
			<source_loc>13985</source_loc>
			<name>ftemp_I_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_93</instance_name>
			<op>
				<id>248</id>
				<op_kind>reg</op_kind>
				<object>s_reg_93</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14262</id>
			<source_loc>13920</source_loc>
			<name>fs_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>82,83,84,85</livein>
			<liveout>80,82,83,84,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>215</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14263</id>
			<source_loc>13986</source_loc>
			<name>ftemp_I_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>86,87,88</livein>
			<liveout>85,86,87</liveout>
			<reg_deffed>85</reg_deffed>
			<instance_name>s_reg_94</instance_name>
			<op>
				<id>249</id>
				<op_kind>reg</op_kind>
				<object>s_reg_94</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14265</id>
			<source_loc>13912</source_loc>
			<name>fc_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_95</instance_name>
			<op>
				<id>209</id>
				<op_kind>reg</op_kind>
				<object>s_reg_95</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14267</id>
			<source_loc>13913</source_loc>
			<name>fc_exp</name>
			<datatype W="8">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_96</instance_name>
			<op>
				<id>210</id>
				<op_kind>reg</op_kind>
				<object>s_reg_96</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14269</id>
			<source_loc>13914</source_loc>
			<name>fc_man</name>
			<datatype W="23">sc_uint</datatype>
			<livein>82,83,84</livein>
			<liveout>80,82,83,89</liveout>
			<reg_deffed>80,89</reg_deffed>
			<instance_name>s_reg_97</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>s_reg_97</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14271</id>
			<source_loc>13971</source_loc>
			<name>focr_i3_i0</name>
			<datatype W="32">sc_uint</datatype>
			<livein>83</livein>
			<liveout>82</liveout>
			<reg_deffed>82</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>238</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14272</id>
			<source_loc>13979</source_loc>
			<name>focr_i3_i1</name>
			<datatype W="32">sc_uint</datatype>
			<livein>85</livein>
			<liveout>84</liveout>
			<reg_deffed>84</reg_deffed>
			<instance_name>s_reg_98</instance_name>
			<op>
				<id>244</id>
				<op_kind>reg</op_kind>
				<object>s_reg_98</object>
			</op>
		</reg_op>
		<reg_op>
			<id>14274</id>
			<source_loc>13974</source_loc>
			<name>ftemp_R_sign</name>
			<datatype W="1">sc_uint</datatype>
			<livein>84,85,86,87</livein>
			<liveout>83,84,85,86</liveout>
			<reg_deffed>83</reg_deffed>
			<instance_name>s_reg_99</instance_name>
			<op>
				<id>241</id>
				<op_kind>reg</op_kind>
				<object>s_reg_99</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>10</res_id>
		<opcode>17</opcode>
		<opcode>18</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X1_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>19</opcode>
		<opcode>20</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X8_2</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>21</opcode>
		<opcode>22</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DFT_compute_RAM_8X23_3</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<source_path>../DFT_compute.cpp</source_path>
			<source_line>55</source_line>
			<source_loc>4994</source_loc>
			<start_cycle>1</start_cycle>
			<max_path>29</max_path>
			<latency>176</latency>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>61</source_line>
				<source_loc>4947</source_loc>
				<start_cycle>2</start_cycle>
				<max_path>2</max_path>
				<latency>16</latency>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>185</source_line>
				<source_loc>23905</source_loc>
				<start_cycle>4</start_cycle>
				<max_path>4</max_path>
				<latency>80</latency>
				<loop>
					<id>23</id>
					<thread>computation</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DFT_compute.cpp</source_path>
					<source_line>154</source_line>
					<source_loc>23918</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>24</latency>
				</loop>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>236</source_line>
				<source_loc>25085</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>18</max_path>
				<latency>54</latency>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<source_path>../DFT_compute.cpp</source_path>
					<source_line>255</source_line>
					<source_loc>25831</source_loc>
					<start_cycle>9</start_cycle>
					<max_path>10</max_path>
					<latency>30</latency>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<source_path>../DFT_compute.cpp</source_path>
						<source_line>267</source_line>
						<source_loc>26237</source_loc>
						<start_cycle>1</start_cycle>
						<max_path>8</max_path>
						<latency>24</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<loop_iterations>8</loop_iterations>
				<source_path>../DFT_compute.cpp</source_path>
				<source_line>106</source_line>
				<source_loc>4993</source_loc>
				<start_cycle>26</start_cycle>
				<max_path>3</max_path>
				<latency>24</latency>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>5.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>computation</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<cycle>
			<cycle_id>1</cycle_id>
			<cyn_protocol/>
			<source_loc>4915</source_loc>
			<start_cycle>0</start_cycle>
			<latency>1</latency>
		</cycle>
		<loop>
			<id>66</id>
			<thread>computation</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>11</cycle_id>
				<start_cycle>0</start_cycle>
				<latency>2</latency>
			</cycle>
			<cycle>
				<cycle_id>12</cycle_id>
				<start_cycle>1</start_cycle>
				<latency>3</latency>
			</cycle>
			<loop>
				<id>22</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>2</cycle_id>
					<cyn_protocol/>
					<source_loc>23664</source_loc>
					<start_cycle>0</start_cycle>
					<latency>11</latency>
				</cycle>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>4944</source_loc>
					<start_cycle>1</start_cycle>
					<latency>19</latency>
				</cycle>
			</loop>
			<loop>
				<id>24</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>24</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>75</latency>
				</cycle>
				<cycle>
					<cycle_id>25</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>83</latency>
				</cycle>
				<cycle>
					<cycle_id>26</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>91</latency>
				</cycle>
				<cycle>
					<cycle_id>27</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>99</latency>
				</cycle>
				<loop>
					<id>23</id>
					<thread>computation</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>22</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>91</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>48</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>32</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>102</latency>
				</cycle>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>105</latency>
				</cycle>
				<cycle>
					<cycle_id>34</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>108</latency>
				</cycle>
				<cycle>
					<cycle_id>35</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>111</latency>
				</cycle>
				<cycle>
					<cycle_id>36</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>114</latency>
				</cycle>
				<cycle>
					<cycle_id>37</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>117</latency>
				</cycle>
				<cycle>
					<cycle_id>38</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>120</latency>
				</cycle>
				<cycle>
					<cycle_id>39</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>123</latency>
				</cycle>
				<cycle>
					<cycle_id>40</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>126</latency>
				</cycle>
				<cycle>
					<cycle_id>57</cycle_id>
					<start_cycle>0</start_cycle>
					<latency>102</latency>
				</cycle>
				<cycle>
					<cycle_id>58</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>105</latency>
				</cycle>
				<cycle>
					<cycle_id>59</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>108</latency>
				</cycle>
				<cycle>
					<cycle_id>60</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>111</latency>
				</cycle>
				<cycle>
					<cycle_id>61</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>114</latency>
				</cycle>
				<cycle>
					<cycle_id>62</cycle_id>
					<start_cycle>5</start_cycle>
					<latency>117</latency>
				</cycle>
				<cycle>
					<cycle_id>63</cycle_id>
					<start_cycle>6</start_cycle>
					<latency>120</latency>
				</cycle>
				<cycle>
					<cycle_id>64</cycle_id>
					<start_cycle>7</start_cycle>
					<latency>123</latency>
				</cycle>
				<cycle>
					<cycle_id>65</cycle_id>
					<start_cycle>8</start_cycle>
					<latency>126</latency>
				</cycle>
				<loop>
					<id>47</id>
					<thread>computation</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>80</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>129</latency>
					</cycle>
					<cycle>
						<cycle_id>94</cycle_id>
						<start_cycle>9</start_cycle>
						<latency>156</latency>
					</cycle>
					<loop>
						<id>46</id>
						<thread>computation</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>82</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>132</latency>
						</cycle>
						<cycle>
							<cycle_id>83</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>135</latency>
						</cycle>
						<cycle>
							<cycle_id>84</cycle_id>
							<start_cycle>2</start_cycle>
							<latency>138</latency>
						</cycle>
						<cycle>
							<cycle_id>85</cycle_id>
							<start_cycle>3</start_cycle>
							<latency>141</latency>
						</cycle>
						<cycle>
							<cycle_id>86</cycle_id>
							<start_cycle>4</start_cycle>
							<latency>144</latency>
						</cycle>
						<cycle>
							<cycle_id>87</cycle_id>
							<start_cycle>5</start_cycle>
							<latency>147</latency>
						</cycle>
						<cycle>
							<cycle_id>88</cycle_id>
							<start_cycle>6</start_cycle>
							<latency>150</latency>
						</cycle>
						<cycle>
							<cycle_id>89</cycle_id>
							<start_cycle>7</start_cycle>
							<latency>153</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>65</id>
				<thread>computation</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>4</cycle_id>
					<cyn_protocol/>
					<source_loc>4967</source_loc>
					<start_cycle>0</start_cycle>
					<latency>161</latency>
				</cycle>
				<cycle>
					<cycle_id>5</cycle_id>
					<cyn_protocol/>
					<source_loc>27944</source_loc>
					<start_cycle>1</start_cycle>
					<latency>169</latency>
				</cycle>
				<cycle>
					<cycle_id>6</cycle_id>
					<cyn_protocol/>
					<source_loc>28206</source_loc>
					<start_cycle>2</start_cycle>
					<latency>177</latency>
				</cycle>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>14470</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>17306,17306</sub_loc>
	</source_loc>
	<source_loc>
		<id>14471</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>17111</opcode>
		<sub_loc>17306,17306</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>26</res_id>
		<opcode>36</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DFT_compute_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full</thread>
		<op>
			<id>14479</id>
			<opcode>36</opcode>
			<source_loc>17309</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full</thread>
		<io_op>
			<id>14474</id>
			<source_loc>17299</source_loc>
			<order>1</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>i_real.m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>860</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0705000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14475</id>
			<source_loc>17307</source_loc>
			<order>2</order>
			<sig_name>i_real_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_real_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>861</id>
				<op_kind>input</op_kind>
				<object>i_real_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>14476</id>
			<source_loc>17308</source_loc>
			<order>3</order>
			<sig_name>i_real_m_stalling</sig_name>
			<label>i_real.m_stalling.reset:i_real_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>862</id>
				<op_kind>input</op_kind>
				<object>i_real_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4167500000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>14477</id>
			<source_loc>13159</source_loc>
			<order>4</order>
			<instance_name>DFT_compute_And_1Ux1U_1U_4_43</instance_name>
			<opcode>36</opcode>
			<label>&amp;</label>
			<op>
				<id>863</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4881500000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>14478</id>
			<source_loc>14471</source_loc>
			<order>5</order>
			<sig_name>i_real_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_real_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>864</id>
				<op_kind>output</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5536500000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>14475</source_loc>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
				<state>11</state>
				<source_loc>14476</source_loc>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>14478</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>14474</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.7844</delay>
				<port_name>i_real_m_data_is_valid</port_name>
			</path_node>
			<delay>4.7844</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>4.5832</delay>
				<port_name>i_real_m_stalling</port_name>
			</path_node>
			<delay>4.5832</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_real_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full</thread>
		<reg_op>
			<id>14484</id>
			<source_loc>14474</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>860</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>14485</id>
			<source_loc>14478</source_loc>
			<name>i_real_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_real_m_stall_reg_full</instance_name>
			<op>
				<id>864</id>
				<op_kind>reg</op_kind>
				<object>i_real_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>8714</source_loc>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>33162</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>79</id>
			<thread>gen_do_stall_reg_full</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>8751</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_real_m_stalling</name>
		<time> 0.417</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_sign</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_exp</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_data_man</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_sign</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_exp</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_data_man</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_invalid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_stalling</name>
		<time> 0.300</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_rst</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>i_real_vld</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>i_real_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_busy_internal</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_busy</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_data_is_valid</name>
		<time> 0.216</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_real_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_real_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_real_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>o_dft_imag_busy</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>o_dft_imag_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 17 threads, 322 ops.</summary>
	</phase_summary>
</tool_log>
