$date
	Sat May 20 15:55:57 2023
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module NOT1_TB $end
$var wire 1 ! Y_gate $end
$var wire 1 " Y_data $end
$var wire 1 # Y_beh $end
$var parameter 32 $ TICKPERIOD $end
$var reg 1 % A $end
$var reg 256 & COMMENT [255:0] $end
$var reg 32 ' ERRORS [31:0] $end
$var reg 1 ( TICK $end
$var reg 32 ) VECTORCOUNT [31:0] $end
$var reg 1 * YEXPECTED $end
$var integer 32 + COUNT [31:0] $end
$var integer 32 , FD [31:0] $end
$scope module UUT_not1_behavioral $end
$var wire 1 % a $end
$var reg 1 # y $end
$upscope $end
$scope module UUT_not1_dataflow $end
$var wire 1 % a $end
$var wire 1 " y $end
$upscope $end
$scope module UUT_not1_gate $end
$var wire 1 % a $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10100 $
$end
#0
$dumpvars
b10000000000000000000000000000011 ,
b11 +
1*
b1 )
0(
b0 '
b1001001010011100100100101010100 &
0%
1#
1"
1!
$end
#100
1(
#200
0(
#250
0#
0"
0!
b10 )
0*
1%
b101101 &
#300
1(
#400
0(
#450
1#
1"
1!
b11 )
1*
0%
#500
1(
#600
0(
#650
0#
0"
0!
b100 )
0*
1%
#700
1(
#800
0(
#850
b11111111111111111111111111111111 +
