
Starting:    D:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\mbin\synbatch.exe
Install:     D:\Microsemi\Libero_SoC_v11.9\SynplifyPro
Hostname:    YOGA
Date:        Sat Mar 02 20:02:04 2019
Version:     L-2016.09M-SP1-5

Arguments:   -product synplify_pro -licensetype synplifypro_actel -batch -log synplify.log UART_test_syn.tcl
ProductType: synplify_pro

License checkout: synplifypro_actel
License: synplifypro_actel node-locked 
Licensed Vendor: actel
License Option: actel_oem

Running in Vendor Mode


auto_infer_blackbox is not supported in current product.

log file: "D:\FPGA\a3p1000_uart\synthesis\UART_test.srr"

Running: synthesis in foreground



Running UART_test_syn|synthesis


Running: compile (Compile) on UART_test_syn|synthesis
# Sat Mar 02 20:02:04 2019


Running: compile_flow (Compile Process) on UART_test_syn|synthesis
# Sat Mar 02 20:02:04 2019


Running: compiler (Compile Input) on UART_test_syn|synthesis
# Sat Mar 02 20:02:04 2019

Copied D:\FPGA\a3p1000_uart\synthesis\synwork\UART_test_comp.srs to D:\FPGA\a3p1000_uart\synthesis\UART_test.srs


compiler completed
# Sat Mar 02 20:02:06 2019

Return Code: 0
Run Time:00h:00m:02s


Running: multi_srs_gen (Multi-srs Generator) on UART_test_syn|synthesis
# Sat Mar 02 20:02:06 2019


multi_srs_gen completed
# Sat Mar 02 20:02:06 2019

Return Code: 0
Run Time:00h:00m:00s

Copied D:\FPGA\a3p1000_uart\synthesis\synwork\UART_test_mult.srs to D:\FPGA\a3p1000_uart\synthesis\UART_test.srs

Complete: Compile Process on UART_test_syn|synthesis


Running: premap (Pre-mapping) on UART_test_syn|synthesis
# Sat Mar 02 20:02:06 2019


premap completed with warnings
# Sat Mar 02 20:02:08 2019

Return Code: 1
Run Time:00h:00m:02s

Complete: Compile on UART_test_syn|synthesis


Running: map (Map) on UART_test_syn|synthesis
# Sat Mar 02 20:02:08 2019

License granted for 4 parallel jobs


Running: fpga_mapper (Map & Optimize) on UART_test_syn|synthesis
# Sat Mar 02 20:02:08 2019

Copied D:\FPGA\a3p1000_uart\synthesis\synwork\UART_test_m.srm to D:\FPGA\a3p1000_uart\synthesis\UART_test.srm


fpga_mapper completed with warnings
# Sat Mar 02 20:02:09 2019

Return Code: 1
Run Time:00h:00m:01s

Complete: Map on UART_test_syn|synthesis

Complete: Logic Synthesis on UART_test_syn|synthesis

TCL script complete: "UART_test_syn.tcl"

exit status=0

exit status=0

License checkin: synplifypro_actel

