	component niosLab2 is
		port (
			clk_clk              : in  std_logic                    := 'X';             -- clk
			pio_0_leds_export    : out std_logic_vector(5 downto 0);                    -- export
			pio_1_switchs_export : in  std_logic_vector(3 downto 0) := (others => 'X'); -- export
			pio_2_button_export  : in  std_logic                    := 'X';             -- export
			pio_3_motor_export   : out std_logic_vector(3 downto 0);                    -- export
			reset_reset_n        : in  std_logic                    := 'X'              -- reset_n
		);
	end component niosLab2;

