cocci_test_suite() {
	const struct nvkm_ior_func cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 87 */;
	struct nvkm_ior_state *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 67 */;
	bool cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 47 */;
	u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 38 */;
	const u32 cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 33 */;
	const int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 32 */;
	struct nvkm_device *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 31 */;
	struct nvkm_ior *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 29 */;
	void cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 28 */;
	struct nvkm_disp *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 101 */;
	unsigned long *cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 101 */;
	int cocci_id/* drivers/gpu/drm/nouveau/nvkm/engine/disp/sornv50.c 100 */;
}
