$date
	Tue Sep 17 10:52:18 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parity_tb $end
$var wire 1 ! parity $end
$var wire 1 " odd_parity $end
$var wire 1 # even_parity $end
$var reg 4 $ a [3:0] $end
$var reg 1 % p $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module uut $end
$var wire 4 ( a [3:0] $end
$var wire 1 # even_parity $end
$var wire 1 " odd_parity $end
$var wire 1 % p $end
$var wire 1 ! parity $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
0#
1"
0!
$end
#5
1!
1%
b1 '
#10
0"
1#
1!
0%
b1 $
b1 (
b1 &
b0 '
#15
0!
1%
b1 '
#20
0"
1#
1!
0%
b10 $
b10 (
b10 &
b0 '
#25
0!
1%
b1 '
#30
1"
0#
0!
0%
b11 $
b11 (
b11 &
b0 '
#35
1!
1%
b1 '
#40
0"
1#
1!
0%
b100 $
b100 (
b100 &
b0 '
#45
0!
1%
b1 '
#50
1"
0#
0!
0%
b101 $
b101 (
b101 &
b0 '
#55
1!
1%
b1 '
#60
1"
0#
0!
0%
b110 $
b110 (
b110 &
b0 '
#65
1!
1%
b1 '
#70
0"
1#
1!
0%
b111 $
b111 (
b111 &
b0 '
#75
0!
1%
b1 '
#80
0"
1#
1!
0%
b1000 $
b1000 (
b1000 &
b0 '
#85
0!
1%
b1 '
#90
1"
0#
0!
0%
b1001 $
b1001 (
b1001 &
b0 '
#95
1!
1%
b1 '
#100
1"
0#
0!
0%
b1010 $
b1010 (
b1010 &
b0 '
#105
1!
1%
b1 '
#110
0"
1#
1!
0%
b1011 $
b1011 (
b1011 &
b0 '
#115
0!
1%
b1 '
#120
1"
0#
0!
0%
b1100 $
b1100 (
b1100 &
b0 '
#125
1!
1%
b1 '
#130
0"
1#
1!
0%
b1101 $
b1101 (
b1101 &
b0 '
#135
0!
1%
b1 '
#140
0"
1#
1!
0%
b1110 $
b1110 (
b1110 &
b0 '
#145
0!
1%
b1 '
#150
1"
0#
0!
0%
b1111 $
b1111 (
b1111 &
b0 '
#155
1!
1%
b1 '
#160
b10000 &
b10 '
