// Seed: 3704190455
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input wand id_3,
    input supply0 id_4,
    output wire id_5,
    input tri0 id_6,
    input wor id_7,
    output wor id_8,
    input wand id_9,
    input tri1 id_10
    , id_13,
    output wand id_11
);
  uwire id_14;
  tri1  id_15 = id_7 === id_14;
  assign id_13 = (1);
  wire id_16;
endmodule
program module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output wire id_3,
    output tri0 id_4,
    input uwire id_5
    , id_15,
    input tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input wor id_10,
    output tri0 id_11,
    output wand id_12,
    output supply0 id_13
);
  assign id_13 = 1;
  module_0(
      id_8, id_6, id_9, id_6, id_9, id_4, id_7, id_5, id_4, id_5, id_9, id_2
  );
endprogram
