#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar 29 13:34:30 2019
# Process ID: 11192
# Current directory: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3676 C:\Users\SET253-17U.HCCMAIN\Documents\GitHub\ENES246\14Rings\2_Mod\mod2\mod2.xpr
# Log file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/vivado.log
# Journal file: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 745.391 ; gain = 149.766
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 29 13:39:09 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/synth_1/runme.log
[Fri Mar 29 13:39:09 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/runme.log
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1571.328 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1571.328 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1571.328 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1703.035 ; gain = 887.645
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4022BA
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/mod2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/mod2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 29 13:47:46 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/synth_1/runme.log
[Fri Mar 29 13:47:46 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 29 13:48:20 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/synth_1/runme.log
[Fri Mar 29 13:48:20 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Mar 29 13:51:25 2019] Launched synth_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/synth_1/runme.log
[Fri Mar 29 13:51:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.runs/impl_1/mod2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES246/14Rings/2_Mod/mod2/mod2.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 29 13:58:14 2019...
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 29 13:58:19 2019...
