{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700414554604 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700414554605 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:22:34 2023 " "Processing started: Sun Nov 19 12:22:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700414554605 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414554605 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_map --read_settings_files=on --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414554605 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700414555067 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700414555067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_output-top " "Found design unit 1: vga_output-top" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_output.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564536 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_output " "Found entity 1: vga_output" {  } { { "vga_output.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_output.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_out-gen " "Found design unit 1: rgb_out-gen" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/ads_project2/rgb_out.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564537 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_out " "Found entity 1: rgb_out" {  } { { "rgb_out.vhd" "" { Text "/home/smcginn-adsd/ads_project2/rgb_out.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_fixed.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_fixed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_fixed (ads) " "Found design unit 1: ads_fixed (ads)" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564539 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_fixed-body " "Found design unit 2: ads_fixed-body" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ads_complex.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ads_complex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ads_complex_pkg (ads) " "Found design unit 1: ads_complex_pkg (ads)" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_complex.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564541 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ads_complex_pkg-body " "Found design unit 2: ads_complex_pkg-body" {  } { { "ads_complex.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_complex.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_data.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_data (vga) " "Found design unit 1: vga_data (vga)" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_data.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564542 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_data-body " "Found design unit 2: vga_data-body" {  } { { "vga_data.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_data.vhd" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_fsm-fsm " "Found design unit 1: vga_fsm-fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_fsm.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564544 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_fsm " "Found entity 1: vga_fsm" {  } { { "vga_fsm.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_test-test_fixture " "Found design unit 1: vga_test-test_fixture" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_test.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564547 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_test.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_ads.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project2_ads.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_ads-top_arch " "Found design unit 1: project2_ads-top_arch" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564551 ""} { "Info" "ISGN_ENTITY_NAME" "1 project2_ads " "Found entity 1: project2_ads" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project2_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file project2_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project2_pkg " "Found design unit 1: project2_pkg" {  } { { "project2_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mandelbrot_stage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mandelbrot_stage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mandelbrot_stage-behavior " "Found design unit 1: mandelbrot_stage-behavior" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/ads_project2/mandelbrot_stage.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564553 ""} { "Info" "ISGN_ENTITY_NAME" "1 mandelbrot_stage " "Found entity 1: mandelbrot_stage" {  } { { "mandelbrot_stage.vhd" "" { Text "/home/smcginn-adsd/ads_project2/mandelbrot_stage.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_rgb_out.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_rgb_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_rgb_out-gen " "Found design unit 1: pipeline_rgb_out-gen" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/ads_project2/pipeline_rgb_out.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564554 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_rgb_out " "Found entity 1: pipeline_rgb_out" {  } { { "pipeline_rgb_out.vhd" "" { Text "/home/smcginn-adsd/ads_project2/pipeline_rgb_out.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file vga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pkg (vga) " "Found design unit 1: vga_pkg (vga)" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_pkg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564554 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 vga_pkg-body " "Found design unit 2: vga_pkg-body" {  } { { "vga_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project2/vga_pkg.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_25.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_25.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_25-SYN " "Found design unit 1: clock_25-SYN" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/ads_project2/clock_25.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564557 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_25 " "Found entity 1: clock_25" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/ads_project2/clock_25.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seed_table_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file seed_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seed_table_pkg (ads) " "Found design unit 1: seed_table_pkg (ads)" {  } { { "seed_table_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project2/seed_table_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564561 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 seed_table_pkg-body " "Found design unit 2: seed_table_pkg-body" {  } { { "seed_table_pkg.vhd" "" { Text "/home/smcginn-adsd/ads_project2/seed_table_pkg.vhd" 222 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414564561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414564561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project2_ads " "Elaborating entity \"project2_ads\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700414564686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_fsm vga_fsm:fsm " "Elaborating entity \"vga_fsm\" for hierarchy \"vga_fsm:fsm\"" {  } { { "project2_ads.vhd" "fsm" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25 clock_25:clk " "Elaborating entity \"clock_25\" for hierarchy \"clock_25:clk\"" {  } { { "project2_ads.vhd" "clk" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_25:clk\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "altpll_component" { Text "/home/smcginn-adsd/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_25:clk\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_25:clk\|altpll:altpll_component\"" {  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_25:clk\|altpll:altpll_component " "Instantiated megafunction \"clock_25:clk\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_25 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414565443 ""}  } { { "clock_25.vhd" "" { Text "/home/smcginn-adsd/ads_project2/clock_25.vhd" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414565443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_25_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_25_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_25_altpll " "Found entity 1: clock_25_altpll" {  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/ads_project2/db/clock_25_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414565527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414565527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_25_altpll clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated " "Elaborating entity \"clock_25_altpll\" for hierarchy \"clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_rgb_out pipeline_rgb_out:output " "Elaborating entity \"pipeline_rgb_out\" for hierarchy \"pipeline_rgb_out:output\"" {  } { { "project2_ads.vhd" "output" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:0:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:0:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:0:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:1:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:1:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:1:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:2:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:2:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:2:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:3:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:3:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:3:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:4:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:4:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:4:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:5:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:5:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:5:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:6:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:6:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:6:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:7:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:7:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:7:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:8:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:8:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:8:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:9:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:9:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:9:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:10:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:10:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:10:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:11:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:11:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:11:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:12:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:12:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:12:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:13:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:13:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:13:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:14:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:14:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:14:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:15:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:15:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:15:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:16:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:16:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:16:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:17:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:17:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:17:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:18:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:18:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:18:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mandelbrot_stage mandelbrot_stage:\\pipeline:19:p0 " "Elaborating entity \"mandelbrot_stage\" for hierarchy \"mandelbrot_stage:\\pipeline:19:p0\"" {  } { { "project2_ads.vhd" "\\pipeline:19:p0" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414565624 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "60 " "Inferred 60 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:18:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:18:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:17:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:17:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:16:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:16:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:15:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:15:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:14:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:14:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:13:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:13:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:12:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:12:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:11:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:11:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:10:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:10:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:9:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:9:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:8:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:8:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:7:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:7:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:6:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:6:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:5:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:5:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:4:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:4:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:3:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:3:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:2:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:2:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:1:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:1:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mandelbrot_stage:\\pipeline:0:p0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mandelbrot_stage:\\pipeline:0:p0\|Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult2\"" {  } { { "ads_fixed.vhd" "Mult2" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult3\"" {  } { { "ads_fixed.vhd" "Mult3" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ads_fixed.vhd" "Mult0" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ads_fixed.vhd" "Mult1" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414586627 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1700414586627 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414586657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 58 " "Parameter \"LPM_WIDTHP\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 58 " "Parameter \"LPM_WIDTHR\" = \"58\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586658 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414586658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9hs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9hs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9hs " "Found entity 1: mult_9hs" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414586690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414586690 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414586814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2 " "Instantiated megafunction \"lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586815 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414586815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iks " "Found entity 1: mult_iks" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414586845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414586845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414586848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3 " "Instantiated megafunction \"lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586848 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414586848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_dks.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_dks.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_dks " "Found entity 1: mult_dks" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414586879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414586879 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414586882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 29 " "Parameter \"LPM_WIDTHA\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 39 " "Parameter \"LPM_WIDTHR\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586882 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414586882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414586887 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 21 " "Parameter \"LPM_WIDTHA\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 29 " "Parameter \"LPM_WIDTHB\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 50 " "Parameter \"LPM_WIDTHP\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 50 " "Parameter \"LPM_WIDTHR\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414586887 ""}  } { { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414586887 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "92 " "Converted 92 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 236 " "Used 236 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 236 236 " "Used 236 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 236 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1700414588175 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "92 " "Converted the following 92 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:17:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out6\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 86 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:16:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:15:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:14:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:13:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:12:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:11:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:10:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:9:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:8:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:7:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:6:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult0\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:5:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:4:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:3:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:2:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:1:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8 " "DSP block output node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7 " "DSP block multiplier node \"mandelbrot_stage:\\pipeline:0:p0\|lpm_mult:Mult2\|mult_9hs:auto_generated\|mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 202 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out4 " "DSP block output node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out4\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|mac_mult3 " "DSP block multiplier node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_mult3\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult3\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out4 " "DSP block output node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out4\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_iks:auto_generated\|mac_mult3 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_mult3\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult3\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult3\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6 " "DSP block output node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_out6\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5 " "DSP block multiplier node \"lpm_mult:Mult1\|mult_dks:auto_generated\|mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 87 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_out2\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult2\|mult_iks:auto_generated\|mac_mult1\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out2 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out2\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out2 " "DSP block output node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_out2\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "lpm_mult:Mult0\|mult_iks:auto_generated\|mac_mult1 " "DSP block multiplier node \"lpm_mult:Mult0\|mult_iks:auto_generated\|mac_mult1\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588175 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1700414588175 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 144 " "Used 144 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 144 144 " "Used 144 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 144 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1700414588175 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1700414588175 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1700414588175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414588238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588238 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 67 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414588238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_0kg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_0kg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_0kg1 " "Found entity 1: mac_mult_0kg1" {  } { { "db/mac_mult_0kg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_0kg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_qqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qqn " "Found entity 1: mult_qqn" {  } { { "db/mult_qqn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_qqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414588318 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 22 " "Parameter \"dataa_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 22 " "Parameter \"output_width\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588318 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 91 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414588318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_e682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_e682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_e682 " "Found entity 1: mac_out_e682" {  } { { "db/mac_out_e682.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_out_e682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414588353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588353 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414588353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_4fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_4fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_4fg1 " "Found entity 1: mac_mult_4fg1" {  } { { "db/mac_mult_4fg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_4fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1rn " "Found entity 1: mult_1rn" {  } { { "db/mult_1rn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_1rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414588430 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 29 " "Parameter \"dataa_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588431 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 81 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414588431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_s682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_s682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_s682 " "Found entity 1: mac_out_s682" {  } { { "db/mac_out_s682.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_out_s682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414588592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"mandelbrot_stage:\\pipeline:18:p0\|lpm_mult:Mult1\|mult_9hs:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 29 " "Parameter \"output_width\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414588593 ""}  } { { "db/mult_9hs.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_9hs.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414588593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_5fg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_5fg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_5fg1 " "Found entity 1: mac_mult_5fg1" {  } { { "db/mac_mult_5fg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_5fg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2rn " "Found entity 1: mult_2rn" {  } { { "db/mult_2rn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_2rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414588676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414588676 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589158 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589158 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_ujg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_ujg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_ujg1 " "Found entity 1: mac_mult_ujg1" {  } { { "db/mac_mult_ujg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_ujg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_oqn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_oqn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_oqn " "Found entity 1: mult_oqn" {  } { { "db/mult_oqn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589225 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589231 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 21 " "Parameter \"dataa_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589231 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_c682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_c682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_c682 " "Found entity 1: mac_out_c682" {  } { { "db/mac_out_c682.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_out_c682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589268 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589268 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589268 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589295 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589303 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589311 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u2f " "Found entity 1: add_sub_u2f" {  } { { "db/add_sub_u2f.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/add_sub_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589351 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngg " "Found entity 1: add_sub_ngg" {  } { { "db/add_sub_ngg.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/add_sub_ngg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589390 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031 lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00031\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 959 39 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589393 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033 lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00033\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 971 44 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589395 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035 lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00035\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1015 54 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589396 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037 lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:\$00037\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 1026 59 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589397 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_out:mac_out8\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_out:mac_out8 " "Instantiated megafunction \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_out:mac_out8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 14 " "Parameter \"dataa_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589407 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 92 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_g682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_g682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_g682 " "Found entity 1: mac_out_g682" {  } { { "db/mac_out_g682.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_out_g682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 11 " "Parameter \"dataa_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589445 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589455 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 11 " "Parameter \"datab_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 14 " "Parameter \"output_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589455 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 68 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589455 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589478 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 287 3 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589495 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 324 5 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_first_mod\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 299 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589499 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mul_lfrg:mul_lfrg_last_mod\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 311 10 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "multcore.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf" 408 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589502 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:booth_adder_right\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 110 8 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d4f " "Found entity 1: add_sub_d4f" {  } { { "db/add_sub_d4f.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/add_sub_d4f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589537 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "mpar_add.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgg " "Found entity 1: add_sub_mgg" {  } { { "db/add_sub_mgg.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/add_sub_mgg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589575 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\|lpm_mult:mult\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult3\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589580 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\"" {  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5 " "Instantiated megafunction \"lpm_mult:Mult1\|mult_dks:auto_generated\|alt_mac_mult:mac_mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B UNSIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 3 " "Parameter \"dataa_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 18 " "Parameter \"datab_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 21 " "Parameter \"output_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589588 ""}  } { { "db/mult_dks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 59 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589609 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_crg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_crg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_crg1 " "Found entity 1: mac_mult_crg1" {  } { { "db/mac_mult_crg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_crg1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8rn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8rn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8rn " "Found entity 1: mult_8rn" {  } { { "db/mult_8rn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589672 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out2 " "Elaborated megafunction instantiation \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out2\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out2 " "Instantiated megafunction \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_out:mac_out2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 28 " "Parameter \"dataa_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589681 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 58 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_q682.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_q682.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_q682 " "Found entity 1: mac_out_q682" {  } { { "db/mac_out_q682.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_out_q682.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700414589711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414589711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\"" {  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414589715 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1 " "Instantiated megafunction \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A UNSIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 18 " "Parameter \"dataa_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 10 " "Parameter \"datab_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 28 " "Parameter \"output_width\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1700414589715 ""}  } { { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1700414589715 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[1\] " "Synthesized away node \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[1\]\"" {  } { { "db/mult_8rn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } } { "db/mac_mult_crg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_crg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414591821 "|project2_ads|lpm_mult:Mult2|mult_iks:auto_generated|alt_mac_mult:mac_mult1|mac_mult_crg1:auto_generated|mult_8rn:mult1|le6a[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[0\] " "Synthesized away node \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[0\]\"" {  } { { "db/mult_8rn.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } } { "db/mac_mult_crg1.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mac_mult_crg1.tdf" 34 2 0 } } { "alt_mac_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/alt_mac_mult.tdf" 182 3 0 } } { "db/mult_iks.tdf" "" { Text "/home/smcginn-adsd/ads_project2/db/mult_iks.tdf" 40 2 0 } } { "lpm_mult.tdf" "" { Text "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "ads_fixed.vhd" "" { Text "/home/smcginn-adsd/ads_project2/ads_fixed.vhd" 316 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414591821 "|project2_ads|lpm_mult:Mult2|mult_iks:auto_generated|alt_mac_mult:mac_mult1|mac_mult_crg1:auto_generated|mult_8rn:mult1|le6a[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1700414591821 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1700414591821 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "36485 " "Ignored 36485 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "840 " "Ignored 840 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1700414594785 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "35645 " "Ignored 35645 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700414594785 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700414594785 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 130 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1700414595213 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1700414595213 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700414610176 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult3\|mult_dks:auto_generated\|add9_result\[0\]~54 " "Logic cell \"lpm_mult:Mult3\|mult_dks:auto_generated\|add9_result\[0\]~54\"" {  } { { "db/mult_dks.tdf" "add9_result\[0\]~54" { Text "/home/smcginn-adsd/ads_project2/db/mult_dks.tdf" 40 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le5a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le5a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le9a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le9a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le8a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le8a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le7a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le7a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le6a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le6a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le5a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le5a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 44 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le9a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le9a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 48 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le8a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le8a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 47 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le7a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le7a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 46 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le6a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le6a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 45 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[17\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[16\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[15\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[14\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[13\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[12\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[11\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[8\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[7\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[4\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[3\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[2\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[1\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[0\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[19\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[18\] " "Logic cell \"lpm_mult:Mult2\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[9\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[8\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[7\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[6\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[5\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[4\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[3\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[2\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[1\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[0\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[11\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult3\|mac_mult_ujg1:auto_generated\|mult_oqn:mult1\|le3a\[10\]\"" {  } { { "db/mult_oqn.tdf" "le3a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_oqn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[17\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[17\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[17\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[16\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[16\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[16\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[15\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[15\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[15\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[14\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[14\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[14\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[13\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[13\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[13\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[12\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[12\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[12\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[11\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[11\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[11\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[10\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[10\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[10\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[9\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[9\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[9\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[8\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[8\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[8\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[7\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[7\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[7\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[6\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[6\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[6\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[5\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[5\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[5\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[4\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[4\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[4\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[3\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[3\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[3\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[2\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[2\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[2\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[1\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[1\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[1\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[0\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[0\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[0\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[19\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[19\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[19\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[18\] " "Logic cell \"lpm_mult:Mult0\|mult_iks:auto_generated\|alt_mac_mult:mac_mult1\|mac_mult_crg1:auto_generated\|mult_8rn:mult1\|le3a\[18\]\"" {  } { { "db/mult_8rn.tdf" "le3a\[18\]" { Text "/home/smcginn-adsd/ads_project2/db/mult_8rn.tdf" 43 6 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1700414629245 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1700414629245 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700414631135 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700414631135 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29381 " "Implemented 29381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700414632569 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700414632569 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29074 " "Implemented 29074 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700414632569 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1700414632569 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "288 " "Implemented 288 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1700414632569 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700414632569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700414632715 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:23:52 2023 " "Processing ended: Sun Nov 19 12:23:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700414632715 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:18 " "Elapsed time: 00:01:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700414632715 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700414632715 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700414632715 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1700414634479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700414634479 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:23:54 2023 " "Processing started: Sun Nov 19 12:23:54 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700414634479 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1700414634479 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_fit --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1700414634479 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1700414634525 ""}
{ "Info" "0" "" "Project  = project2_ads" {  } {  } 0 0 "Project  = project2_ads" 0 0 "Fitter" 0 0 1700414634526 ""}
{ "Info" "0" "" "Revision = project2_ads" {  } {  } 0 0 "Revision = project2_ads" 0 0 "Fitter" 0 0 1700414634526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1700414634980 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1700414634980 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "project2_ads 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"project2_ads\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1700414635116 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700414635160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1700414635160 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/ads_project2/db/clock_25_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1700414635222 ""}  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/ads_project2/db/clock_25_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1700414635222 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1700414635758 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1700414635769 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1700414636188 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1700414636188 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 67677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1700414636245 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1700414636245 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700414636245 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700414636245 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700414636245 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1700414636246 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1700414636258 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_ads.sdc " "Synopsys Design Constraints File file not found: 'project2_ads.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1700414643557 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700414643558 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1700414643669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1700414643678 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1700414643828 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1700414643829 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1700414643832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clock_25:clk\|altpll:altpll_component\|clock_25_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1700414646937 ""}  } { { "db/clock_25_altpll.v" "" { Text "/home/smcginn-adsd/ads_project2/db/clock_25_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 2803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1700414646937 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1700414649489 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700414649499 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1700414651630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700414651660 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1700414651679 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1700414651698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1700414653598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "4452 Embedded multiplier block " "Packed 4452 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1700414653609 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "4056 " "Created 4056 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1700414653609 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1700414653609 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:21 " "Fitter preparation operations ending: elapsed time is 00:00:21" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700414656676 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1700414656733 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1700414660825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700414668793 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1700414669053 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1700414813225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:24 " "Fitter placement operations ending: elapsed time is 00:02:24" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700414813225 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1700414818634 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "34 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 1 { 0 "Router estimated peak interconnect usage is 34% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1700414829880 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1700414829880 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1700414856852 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1700414856852 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:36 " "Fitter routing operations ending: elapsed time is 00:00:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700414856859 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 18.03 " "Total time spent on timing analysis during the Fitter is 18.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1700414857814 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700414858110 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700414870042 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1700414870059 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1700414883243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:32 " "Fitter post-fit operations ending: elapsed time is 00:00:32" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1700414889308 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 MAX 10 " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3 V Schmitt Trigger B8 " "Pin reset uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { reset } } } { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700414893585 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock 3.3-V LVTTL P11 " "Pin clock uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/pin_planner.ppl" { clock } } } { "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/smcginn-adsd/intelFPGA_lite/22.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "project2_ads.vhd" "" { Text "/home/smcginn-adsd/ads_project2/project2_ads.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/smcginn-adsd/ads_project2/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1700414893585 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1700414893585 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/smcginn-adsd/ads_project2/output_files/project2_ads.fit.smsg " "Generated suppressed messages file /home/smcginn-adsd/ads_project2/output_files/project2_ads.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1700414895397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1444 " "Peak virtual memory: 1444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700414899724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:28:19 2023 " "Processing ended: Sun Nov 19 12:28:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700414899724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:25 " "Elapsed time: 00:04:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700414899724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:10:18 " "Total CPU time (on all processors): 00:10:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700414899724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1700414899724 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1700414902011 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700414902012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:28:21 2023 " "Processing started: Sun Nov 19 12:28:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700414902012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1700414902012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads " "Command: quartus_asm --read_settings_files=off --write_settings_files=off project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1700414902013 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1700414902781 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1700414905579 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1700414905651 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700414906607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:28:26 2023 " "Processing ended: Sun Nov 19 12:28:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700414906607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700414906607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700414906607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1700414906607 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1700414907495 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1700414908246 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700414908246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 12:28:28 2023 " "Processing started: Sun Nov 19 12:28:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700414908246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1700414908246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta project2_ads -c project2_ads " "Command: quartus_sta project2_ads -c project2_ads" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1700414908246 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1700414908299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1700414908979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1700414908979 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414909023 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414909023 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "project2_ads.sdc " "Synopsys Design Constraints File file not found: 'project2_ads.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1700414911147 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414911147 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700414911278 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{clk\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1700414911278 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700414911278 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414911279 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1700414911288 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1700414911449 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700414911449 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1700414911454 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1700414911490 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1700414911646 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700414911739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.175 " "Worst-case setup slack is -3.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.175            -779.851 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -3.175            -779.851 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414911740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911831 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.412               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911831 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414911831 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414911834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414911836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.820 " "Worst-case minimum pulse width slack is 9.820" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.820               0.000 clock  " "    9.820               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911842 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.070               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.070               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414911842 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414911842 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700414911880 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1700414911959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1700414925787 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700414926828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1700414927071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.746 " "Worst-case setup slack is -0.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927071 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.746             -22.464 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.746             -22.464 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927071 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414927071 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.332 " "Worst-case hold slack is 0.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.332               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414927146 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414927154 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414927155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.830 " "Worst-case minimum pulse width slack is 9.830" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.830               0.000 clock  " "    9.830               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.089               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.089               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414927160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414927160 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1700414927194 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1700414928005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.064 " "Worst-case setup slack is 13.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.064               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   13.064               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414928083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.206 " "Worst-case hold slack is 0.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.206               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414928156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414928158 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1700414928159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.530 " "Worst-case minimum pulse width slack is 9.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.530               0.000 clock  " "    9.530               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.260               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.260               0.000 clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1700414928164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1700414928164 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700414929280 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1700414929298 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "775 " "Peak virtual memory: 775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700414929505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 12:28:49 2023 " "Processing ended: Sun Nov 19 12:28:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700414929505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700414929505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700414929505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700414929505 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 15 s " "Quartus Prime Full Compilation was successful. 0 errors, 15 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1700414930373 ""}
