Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Thu Sep  4 14:07:01 2025
| Host         : uxsrv005 running 64-bit Red Hat Enterprise Linux release 8.10 (Ootpa)
| Command      : report_control_sets -verbose -file LDPC_encoder_control_sets_placed.rpt
| Design       : LDPC_encoder
| Device       : xczu28dr
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   167 |
|    Minimum number of control sets                        |   167 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   124 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   167 |
| >= 0 to < 4        |    16 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |    15 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |    12 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     8 |
| >= 16              |    79 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             220 |           61 |
| No           | No                    | Yes                    |             141 |           48 |
| No           | Yes                   | No                     |             440 |          161 |
| Yes          | No                    | No                     |             280 |           56 |
| Yes          | No                    | Yes                    |              23 |            7 |
| Yes          | Yes                   | No                     |            1696 |          400 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                                                                       Enable Signal                                                                                      |                                                                     Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                 |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/E[0]                                                                               | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.initcount[3]_i_1_n_0                                                                      | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/FSM_onehot_LDPC_MODE.sm_5g_code_gen_reg[2][0]                                      | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/cw_counter2                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                        |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | Input_controller_inst/cw_counter3                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | Input_controller_inst/cw_counter0                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | Input_controller_inst/cw_counter1                                                                                                                                                        | reset_IBUF_inst/O                                                                                                                                        |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/table_size[axi_size][7]_i_1_n_0                                                                 | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |             11 |        11.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             11 |         1.57 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                1 |             11 |        11.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/FSM_onehot_sm_5g_code_manage[10]_i_2_n_0                                                        | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/offset[11]_i_1_n_0                                                                              | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_0[0]                                                                   | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.FIFO_I/afull_1_reg_1[0]                                                                   | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             14 |         2.80 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axicount[13]_i_1_n_0                                      |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/FSM_sequential_state0[1]_i_1_n_0                                                                                                                                   |                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_awaddr[17]_i_1_n_0                                                                    | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                          |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                          |                7 |             18 |         2.57 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                          |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.LDPC.SD_FEC_NON_5G_MANAGER_I/E[0]                                                                                            |                                                                                                                                                          |                6 |             18 |         3.00 |
|  clk_IBUF_BUFG | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | input_fifo_2/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                2 |             24 |        12.00 |
|  clk_IBUF_BUFG | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | input_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                7 |             24 |         3.43 |
|  clk_IBUF_BUFG | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | input_fifo_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                 | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                8 |             24 |         3.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                2 |             24 |        12.00 |
|  clk_IBUF_BUFG | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                                           | input_fifo_3/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                  |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                2 |             24 |        12.00 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WADDR_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                2 |             24 |        12.00 |
|  clk_IBUF_BUFG | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | Output_FIFO_inst[0].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                9 |             26 |         2.89 |
|  clk_IBUF_BUFG | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                8 |             26 |         3.25 |
|  clk_IBUF_BUFG | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Output_FIFO_inst[2].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                6 |             26 |         4.33 |
|  clk_IBUF_BUFG | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |               10 |             26 |         2.60 |
|  clk_IBUF_BUFG | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_i                                                                        | Output_FIFO_inst[1].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                              | Output_FIFO_inst[3].output_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                7 |             26 |         3.71 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                          |                5 |             31 |         6.20 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                          |                4 |             31 |         7.75 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                9 |             31 |         3.44 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                          |                4 |             31 |         7.75 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.axi_wdata[31]_i_1_n_0                                                                     | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                6 |             31 |         5.17 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                7 |             31 |         4.43 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/LDPC_MODE.ref_code_table_rdvalid                               |                                                                                                                                                          |                4 |             31 |         7.75 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.data_pend_nxt                                                                             | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                3 |             32 |        10.67 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data0_reg[1]0                                                                                                                                               | Input_controller_inst/buffer_data0[1][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data1_reg[0]0                                                                                                                                               | Input_controller_inst/buffer_data1[0][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data1_reg[1]0                                                                                                                                               | Input_controller_inst/buffer_data1[1][31]_i_1_n_0                                                                                                        |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                3 |             32 |        10.67 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data2_reg[0]0                                                                                                                                               | Input_controller_inst/buffer_data2[0][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data2_reg[1]0                                                                                                                                               | Input_controller_inst/buffer_data2[1][31]_i_1_n_0                                                                                                        |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data3_reg[0]0                                                                                                                                               | Input_controller_inst/buffer_data3[0][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data3_reg[1]0                                                                                                                                               | Input_controller_inst/buffer_data3[1][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                3 |             32 |        10.67 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1] |                                                                                                                                                          |                3 |             32 |        10.67 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                6 |             32 |         5.33 |
|  clk_IBUF_BUFG | Input_controller_inst/buffer_data0_reg[0]0                                                                                                                                               | Input_controller_inst/buffer_data0[0][31]_i_1_n_0                                                                                                        |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                  | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]  |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             35 |         4.38 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                9 |             35 |         3.89 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |                8 |             35 |         4.38 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.REF_NON_5G_CODE_TABLE_IF_I/REF_CODE_REG_I/ECC_G.PIPE_REG_RDEN_I/E[0]                      | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               11 |             35 |         3.18 |
|  clk_IBUF_BUFG | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                3 |             40 |        13.33 |
|  clk_IBUF_BUFG | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                3 |             40 |        13.33 |
|  clk_IBUF_BUFG | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                3 |             40 |        13.33 |
|  clk_IBUF_BUFG | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.SD_FEC_NON_5G_CODE_GEN_I/LDPC_MODE.AXI_WDATA_IF_I/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                          |                                                                                                                                                          |                3 |             40 |        13.33 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core0/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core2/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               14 |             49 |         3.50 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core1/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | LDPC_core3/inst/STD_OTHER_G.STD_OTHER_I/S_AXI_INITIALIZED_G.NON_5G_CDC_SYNC_RST_I/syncstages_ff[1]                                                       |               16 |             49 |         3.06 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          | reset_IBUF_inst/O                                                                                                                                        |               48 |            141 |         2.94 |
|  clk_IBUF_BUFG |                                                                                                                                                                                          |                                                                                                                                                          |               61 |            220 |         3.61 |
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


