// Seed: 2209114792
module module_0 (
    input id_0
    , id_4,
    output logic id_1,
    output id_2,
    input id_3
);
  assign id_1 = (id_4) - id_4 + 1'h0;
  logic id_5;
  assign id_5 = 1;
endmodule
