Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto e1c5072daa4245af87b29c45515fe4d7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MyPC_tb_behav xil_defaultlib.MyPC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.MUX
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ADDER
Compiling module xil_defaultlib.Cont
Compiling module xil_defaultlib.MUX3
Compiling module xil_defaultlib.Reg
Compiling module xil_defaultlib.SignExtend
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.insMemory
Compiling module xil_defaultlib.dataMemory
Compiling module xil_defaultlib.MyPC
Compiling module xil_defaultlib.MyPC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot MyPC_tb_behav
