;redcode
;assert 1
	SPL 0, #3
	CMP -7, <-420
	MOV -17, <-20
	MOV -7, <-20
	ADD 0, 100
	SUB #0, 9
	SPL 0, #-2
	MOV -7, <-20
	DJN -1, @-20
	MOV -507, <-20
	ADD 10, 1
	ADD 10, 1
	ADD 10, 1
	MOV -507, <-20
	MOV 116, <-36
	MOV 116, <-36
	SUB @127, -106
	SUB 937, @106
	MOV <126, @-6
	SUB @127, -106
	ADD 130, 9
	MOV <126, @-6
	MOV -507, <-20
	JMN 0, #501
	SPL 0, <-802
	SPL 0, <-802
	SPL 0, <-802
	JMP @72, #200
	SUB 0, -50
	JMP 126, #-6
	JMN 0, #501
	SUB @127, -106
	ADD 130, 0
	SLT 15, 9
	SUB 3, @20
	SPL 0, <-802
	CMP #100, 80
	SUB #12, @200
	JMP 126, #-6
	SPL <-300, 90
	JMP 126, #-6
	SPL 0, <-802
	JMP 126, #-6
	MOV -7, <-20
	JMP 126, #-6
	CMP @127, 106
	SPL 0, #3
	SPL 0, #3
	SPL 0, #3
	SPL 0, #3
	SPL 0, #3
