#
# Make sure that we can do basic loads/stores when the store-buffer is disabled
# with a write-through cache.  This was causing issues b/c we weren't updating
# the cache next-level-action's address information, causing an assertion to
# fail.
#
CORE n=:P

= asm

	lwz r1,0x1000(r0)
	lwz r2,0x1004(r0)
	lwz r3,0x1008(r0)
	stw r1,0x2000(r0)
	stw r2,0x2004(r0)
	stw r3,0x2008(r0)

= /asm

# <GEN>
MD n=Mem ra=0x00000000 d=0x80201000	#	lwz r1,0x1000(r0)
MD n=Mem ra=0x00000004 d=0x80401004	#	lwz r2,0x1004(r0)
MD n=Mem ra=0x00000008 d=0x80601008	#	lwz r3,0x1008(r0)
MD n=Mem ra=0x0000000c d=0x90202000	#	stw r1,0x2000(r0)
MD n=Mem ra=0x00000010 d=0x90402004	#	stw r2,0x2004(r0)
MD n=Mem ra=0x00000014 d=0x90602008	#	stw r3,0x2008(r0)
# </GEN>

RD n=HDBCR0 d=0x40000000
RD n=CCR    d=0xc0000000

MD n=Mem ra=0x1000 d=10
MD n=Mem ra=0x1004 d=20
MD n=Mem ra=0x1008 d=30

MD n=Mem ra=0x2000 d=0
MD n=Mem ra=0x2004 d=0
MD n=Mem ra=0x2008 d=0

RESULTS

MD n=Mem ra=0x1000 d=10
MD n=Mem ra=0x1004 d=20
MD n=Mem ra=0x1008 d=30

MD n=Mem ra=0x2000 d=10
MD n=Mem ra=0x2004 d=20
MD n=Mem ra=0x2008 d=30
