# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../CHACKS/verilog_codes/CAS_8bit/CAS_8bit.srcs/sources_1/new/CAS_8.sv" \
"../../../../bitonic_sorter8BIT.srcs/sources_1/new/Bbitonic_8Bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
