# Asynchronous-FIFO
Asynchronous FIFO in Verilog with 8-depth and 8-bit data width. Uses Gray-coded 4-bit pointers, dual-clock domains, and 2-flip-flop synchronizers. Handles full/empty detection and safe data transfer via pointer synchronization and modular memory logic.
