
QCTrigger.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000003c2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000000a  00800060  000003c2  00000456  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000005  0080006a  0080006a  00000460  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000460  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000490  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000098  00000000  00000000  000004cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000b87  00000000  00000000  00000564  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000056d  00000000  00000000  000010eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000005bc  00000000  00000000  00001658  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000148  00000000  00000000  00001c14  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000364  00000000  00000000  00001d5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000048f  00000000  00000000  000020c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000078  00000000  00000000  0000254f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	09 c0       	rjmp	.+18     	; 0x14 <__ctors_end>
   2:	21 c0       	rjmp	.+66     	; 0x46 <__bad_interrupt>
   4:	20 c0       	rjmp	.+64     	; 0x46 <__bad_interrupt>
   6:	f3 c0       	rjmp	.+486    	; 0x1ee <__vector_3>
   8:	1e c0       	rjmp	.+60     	; 0x46 <__bad_interrupt>
   a:	1d c0       	rjmp	.+58     	; 0x46 <__bad_interrupt>
   c:	1c c0       	rjmp	.+56     	; 0x46 <__bad_interrupt>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	1a c0       	rjmp	.+52     	; 0x46 <__bad_interrupt>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>

00000014 <__ctors_end>:
  14:	11 24       	eor	r1, r1
  16:	1f be       	out	0x3f, r1	; 63
  18:	cf e9       	ldi	r28, 0x9F	; 159
  1a:	cd bf       	out	0x3d, r28	; 61

0000001c <__do_copy_data>:
  1c:	10 e0       	ldi	r17, 0x00	; 0
  1e:	a0 e6       	ldi	r26, 0x60	; 96
  20:	b0 e0       	ldi	r27, 0x00	; 0
  22:	e2 ec       	ldi	r30, 0xC2	; 194
  24:	f3 e0       	ldi	r31, 0x03	; 3
  26:	02 c0       	rjmp	.+4      	; 0x2c <__do_copy_data+0x10>
  28:	05 90       	lpm	r0, Z+
  2a:	0d 92       	st	X+, r0
  2c:	aa 36       	cpi	r26, 0x6A	; 106
  2e:	b1 07       	cpc	r27, r17
  30:	d9 f7       	brne	.-10     	; 0x28 <__do_copy_data+0xc>

00000032 <__do_clear_bss>:
  32:	20 e0       	ldi	r18, 0x00	; 0
  34:	aa e6       	ldi	r26, 0x6A	; 106
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	01 c0       	rjmp	.+2      	; 0x3c <.do_clear_bss_start>

0000003a <.do_clear_bss_loop>:
  3a:	1d 92       	st	X+, r1

0000003c <.do_clear_bss_start>:
  3c:	af 36       	cpi	r26, 0x6F	; 111
  3e:	b2 07       	cpc	r27, r18
  40:	e1 f7       	brne	.-8      	; 0x3a <.do_clear_bss_loop>
  42:	3b d1       	rcall	.+630    	; 0x2ba <main>
  44:	bc c1       	rjmp	.+888    	; 0x3be <_exit>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <ShiftRegisterInit>:

/* 
  Init SPI and I/O pins
*/
void ShiftRegisterInit(){
  	DATA_DDR |= (1<<DATA);
  48:	b9 9a       	sbi	0x17, 1	; 23
	SCK_DDR |= (1<<SCK);
  4a:	b8 9a       	sbi	0x17, 0	; 23
	LATCH_DDR |= (1<<LATCH);
  4c:	ba 9a       	sbi	0x17, 2	; 23
	
  	DATA_PORT &=~ (1 << DATA);
  4e:	c1 98       	cbi	0x18, 1	; 24
	SCK_PORT &=~ (1 << SCK);
  50:	c0 98       	cbi	0x18, 0	; 24
	LATCH_PORT &=~ (1 << LATCH);
  52:	c2 98       	cbi	0x18, 2	; 24
  54:	08 95       	ret

00000056 <strobLatch>:
	#endif
}


void strobLatch(){
	LATCH_PORT |= (1 << LATCH);
  56:	c2 9a       	sbi	0x18, 2	; 24
	LATCH_PORT &=~ (1 << LATCH);
  58:	c2 98       	cbi	0x18, 2	; 24
  5a:	08 95       	ret

0000005c <ShiftRegisterSend>:
}
/*
  Send data to Shift register
*/
void ShiftRegisterSend(){
  5c:	ea e6       	ldi	r30, 0x6A	; 106
  5e:	f0 e0       	ldi	r31, 0x00	; 0
  60:	4c e6       	ldi	r20, 0x6C	; 108
  62:	50 e0       	ldi	r21, 0x00	; 0
	  for(unsigned int byte = sizeof(ShiftPORT); byte > 0; byte--){
	#else
	  for(unsigned int byte = 1; byte <= sizeof(ShiftPORT); byte++){
	#endif  
	
		unsigned char data = ShiftPORT[byte-1];
  64:	21 91       	ld	r18, Z+
  66:	88 e0       	ldi	r24, 0x08	; 8
  68:	90 e0       	ldi	r25, 0x00	; 0
		for(unsigned int bit = 0; bit < 8; bit++){
			if(data & 0x80){
  6a:	22 23       	and	r18, r18
  6c:	14 f4       	brge	.+4      	; 0x72 <ShiftRegisterSend+0x16>
				DATA_PORT |= (1 << DATA);
  6e:	c1 9a       	sbi	0x18, 1	; 24
  70:	01 c0       	rjmp	.+2      	; 0x74 <ShiftRegisterSend+0x18>
			}else{
				DATA_PORT &=~ (1 << DATA);
  72:	c1 98       	cbi	0x18, 1	; 24
			}
			SCK_PORT |= (1 << SCK);
  74:	c0 9a       	sbi	0x18, 0	; 24
			SCK_PORT &=~ (1 << SCK);
  76:	c0 98       	cbi	0x18, 0	; 24
			data <<= 1;
  78:	22 0f       	add	r18, r18
  7a:	01 97       	sbiw	r24, 0x01	; 1
	#else
	  for(unsigned int byte = 1; byte <= sizeof(ShiftPORT); byte++){
	#endif  
	
		unsigned char data = ShiftPORT[byte-1];
		for(unsigned int bit = 0; bit < 8; bit++){
  7c:	b1 f7       	brne	.-20     	; 0x6a <ShiftRegisterSend+0xe>
	#else
	
	#if (BYTE_ORDER == 1) 
	  for(unsigned int byte = sizeof(ShiftPORT); byte > 0; byte--){
	#else
	  for(unsigned int byte = 1; byte <= sizeof(ShiftPORT); byte++){
  7e:	e4 17       	cp	r30, r20
  80:	f5 07       	cpc	r31, r21
  82:	81 f7       	brne	.-32     	; 0x64 <ShiftRegisterSend+0x8>
			SCK_PORT &=~ (1 << SCK);
			data <<= 1;
		}
	}
	#endif   
}
  84:	08 95       	ret

00000086 <ShiftDigitalWrite>:
  Use example:
    ShiftDigitalWrite(4, HIGH, 2);
    This example set pin 4 of в„–3 shift regisner to HIGH level (numbering from 0)
*/
void ShiftDigitalWrite(int pin, int lvl, int number){
  if(lvl){
  86:	67 2b       	or	r22, r23
  88:	81 f0       	breq	.+32     	; 0xaa <__stack+0xb>
    ShiftPORT[number] |= (1 << pin);
  8a:	fa 01       	movw	r30, r20
  8c:	e6 59       	subi	r30, 0x96	; 150
  8e:	ff 4f       	sbci	r31, 0xFF	; 255
  90:	21 e0       	ldi	r18, 0x01	; 1
  92:	30 e0       	ldi	r19, 0x00	; 0
  94:	a9 01       	movw	r20, r18
  96:	02 c0       	rjmp	.+4      	; 0x9c <ShiftDigitalWrite+0x16>
  98:	44 0f       	add	r20, r20
  9a:	55 1f       	adc	r21, r21
  9c:	8a 95       	dec	r24
  9e:	e2 f7       	brpl	.-8      	; 0x98 <ShiftDigitalWrite+0x12>
  a0:	ca 01       	movw	r24, r20
  a2:	90 81       	ld	r25, Z
  a4:	89 2b       	or	r24, r25
  a6:	80 83       	st	Z, r24
  a8:	10 c0       	rjmp	.+32     	; 0xca <__stack+0x2b>
  }else{
	ShiftPORT[number] &= ~(1 << pin);
  aa:	fa 01       	movw	r30, r20
  ac:	e6 59       	subi	r30, 0x96	; 150
  ae:	ff 4f       	sbci	r31, 0xFF	; 255
  b0:	21 e0       	ldi	r18, 0x01	; 1
  b2:	30 e0       	ldi	r19, 0x00	; 0
  b4:	a9 01       	movw	r20, r18
  b6:	02 c0       	rjmp	.+4      	; 0xbc <__stack+0x1d>
  b8:	44 0f       	add	r20, r20
  ba:	55 1f       	adc	r21, r21
  bc:	8a 95       	dec	r24
  be:	e2 f7       	brpl	.-8      	; 0xb8 <__stack+0x19>
  c0:	ca 01       	movw	r24, r20
  c2:	80 95       	com	r24
  c4:	90 81       	ld	r25, Z
  c6:	89 23       	and	r24, r25
  c8:	80 83       	st	Z, r24
  }
  ShiftRegisterSend();
  ca:	c8 df       	rcall	.-112    	; 0x5c <ShiftRegisterSend>
  cc:	08 95       	ret

000000ce <ShiftDigitalWritePort>:
   Use example: 
   ShiftDigitalWritePort(0xFF, 1);
   This example set all pins of в„–2 shuft register to HIGH level (numbering from 0)
*/
void ShiftDigitalWritePort(int port, int number){
    ShiftPORT[number] = port;
  ce:	fb 01       	movw	r30, r22
  d0:	e6 59       	subi	r30, 0x96	; 150
  d2:	ff 4f       	sbci	r31, 0xFF	; 255
  d4:	80 83       	st	Z, r24
	ShiftRegisterSend();
  d6:	c2 df       	rcall	.-124    	; 0x5c <ShiftRegisterSend>
  d8:	08 95       	ret

000000da <pinSetMode>:
 1 - 3.3
 2 - 0.6
 3 - gnd
*/
void pinSetMode(unsigned char pin, unsigned char mode){
	cli();
  da:	f8 94       	cli
	if(pin == D_PLUS){
  dc:	81 11       	cpse	r24, r1
  de:	34 c0       	rjmp	.+104    	; 0x148 <pinSetMode+0x6e>
	   if(mode == V_THREE){
  e0:	61 30       	cpi	r22, 0x01	; 1
  e2:	79 f4       	brne	.+30     	; 0x102 <pinSetMode+0x28>
		   ShiftDigitalWrite(0, HIGH, 1);
  e4:	41 e0       	ldi	r20, 0x01	; 1
  e6:	50 e0       	ldi	r21, 0x00	; 0
  e8:	61 e0       	ldi	r22, 0x01	; 1
  ea:	70 e0       	ldi	r23, 0x00	; 0
  ec:	80 e0       	ldi	r24, 0x00	; 0
  ee:	90 e0       	ldi	r25, 0x00	; 0
  f0:	ca df       	rcall	.-108    	; 0x86 <ShiftDigitalWrite>
		   ShiftDigitalWrite(1, HIGH, 1);
  f2:	41 e0       	ldi	r20, 0x01	; 1
  f4:	50 e0       	ldi	r21, 0x00	; 0
  f6:	61 e0       	ldi	r22, 0x01	; 1
  f8:	70 e0       	ldi	r23, 0x00	; 0
  fa:	81 e0       	ldi	r24, 0x01	; 1
  fc:	90 e0       	ldi	r25, 0x00	; 0
  fe:	c3 df       	rcall	.-122    	; 0x86 <ShiftDigitalWrite>
 100:	57 c0       	rjmp	.+174    	; 0x1b0 <pinSetMode+0xd6>
	   }else if (mode == V_ZERO){
 102:	63 30       	cpi	r22, 0x03	; 3
 104:	79 f4       	brne	.+30     	; 0x124 <pinSetMode+0x4a>
		   ShiftDigitalWrite(0, LOW, 1);
 106:	41 e0       	ldi	r20, 0x01	; 1
 108:	50 e0       	ldi	r21, 0x00	; 0
 10a:	60 e0       	ldi	r22, 0x00	; 0
 10c:	70 e0       	ldi	r23, 0x00	; 0
 10e:	80 e0       	ldi	r24, 0x00	; 0
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	b9 df       	rcall	.-142    	; 0x86 <ShiftDigitalWrite>
		   ShiftDigitalWrite(1, LOW, 1);
 114:	41 e0       	ldi	r20, 0x01	; 1
 116:	50 e0       	ldi	r21, 0x00	; 0
 118:	60 e0       	ldi	r22, 0x00	; 0
 11a:	70 e0       	ldi	r23, 0x00	; 0
 11c:	81 e0       	ldi	r24, 0x01	; 1
 11e:	90 e0       	ldi	r25, 0x00	; 0
 120:	b2 df       	rcall	.-156    	; 0x86 <ShiftDigitalWrite>
 122:	46 c0       	rjmp	.+140    	; 0x1b0 <pinSetMode+0xd6>
	   }else if (mode == V_ZERO_SIX){
 124:	62 30       	cpi	r22, 0x02	; 2
 126:	09 f0       	breq	.+2      	; 0x12a <pinSetMode+0x50>
 128:	43 c0       	rjmp	.+134    	; 0x1b0 <pinSetMode+0xd6>
	       ShiftDigitalWrite(0, LOW, 1);
 12a:	41 e0       	ldi	r20, 0x01	; 1
 12c:	50 e0       	ldi	r21, 0x00	; 0
 12e:	60 e0       	ldi	r22, 0x00	; 0
 130:	70 e0       	ldi	r23, 0x00	; 0
 132:	80 e0       	ldi	r24, 0x00	; 0
 134:	90 e0       	ldi	r25, 0x00	; 0
 136:	a7 df       	rcall	.-178    	; 0x86 <ShiftDigitalWrite>
	       ShiftDigitalWrite(1, HIGH, 1);
 138:	41 e0       	ldi	r20, 0x01	; 1
 13a:	50 e0       	ldi	r21, 0x00	; 0
 13c:	61 e0       	ldi	r22, 0x01	; 1
 13e:	70 e0       	ldi	r23, 0x00	; 0
 140:	81 e0       	ldi	r24, 0x01	; 1
 142:	90 e0       	ldi	r25, 0x00	; 0
 144:	a0 df       	rcall	.-192    	; 0x86 <ShiftDigitalWrite>
 146:	34 c0       	rjmp	.+104    	; 0x1b0 <pinSetMode+0xd6>
       }
	   
	}else if(pin == D_MINUS){
 148:	81 30       	cpi	r24, 0x01	; 1
 14a:	91 f5       	brne	.+100    	; 0x1b0 <pinSetMode+0xd6>
	   if(mode == V_THREE){
 14c:	61 30       	cpi	r22, 0x01	; 1
 14e:	79 f4       	brne	.+30     	; 0x16e <pinSetMode+0x94>
		   ShiftDigitalWrite(2, HIGH, 1);
 150:	41 e0       	ldi	r20, 0x01	; 1
 152:	50 e0       	ldi	r21, 0x00	; 0
 154:	61 e0       	ldi	r22, 0x01	; 1
 156:	70 e0       	ldi	r23, 0x00	; 0
 158:	82 e0       	ldi	r24, 0x02	; 2
 15a:	90 e0       	ldi	r25, 0x00	; 0
 15c:	94 df       	rcall	.-216    	; 0x86 <ShiftDigitalWrite>
		   ShiftDigitalWrite(3, HIGH, 1);
 15e:	41 e0       	ldi	r20, 0x01	; 1
 160:	50 e0       	ldi	r21, 0x00	; 0
 162:	61 e0       	ldi	r22, 0x01	; 1
 164:	70 e0       	ldi	r23, 0x00	; 0
 166:	83 e0       	ldi	r24, 0x03	; 3
 168:	90 e0       	ldi	r25, 0x00	; 0
 16a:	8d df       	rcall	.-230    	; 0x86 <ShiftDigitalWrite>
 16c:	21 c0       	rjmp	.+66     	; 0x1b0 <pinSetMode+0xd6>
	   }else if (mode == V_ZERO){
 16e:	63 30       	cpi	r22, 0x03	; 3
 170:	79 f4       	brne	.+30     	; 0x190 <pinSetMode+0xb6>
		   ShiftDigitalWrite(2, LOW, 1);
 172:	41 e0       	ldi	r20, 0x01	; 1
 174:	50 e0       	ldi	r21, 0x00	; 0
 176:	60 e0       	ldi	r22, 0x00	; 0
 178:	70 e0       	ldi	r23, 0x00	; 0
 17a:	82 e0       	ldi	r24, 0x02	; 2
 17c:	90 e0       	ldi	r25, 0x00	; 0
 17e:	83 df       	rcall	.-250    	; 0x86 <ShiftDigitalWrite>
		   ShiftDigitalWrite(3, LOW, 1);
 180:	41 e0       	ldi	r20, 0x01	; 1
 182:	50 e0       	ldi	r21, 0x00	; 0
 184:	60 e0       	ldi	r22, 0x00	; 0
 186:	70 e0       	ldi	r23, 0x00	; 0
 188:	83 e0       	ldi	r24, 0x03	; 3
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	7c df       	rcall	.-264    	; 0x86 <ShiftDigitalWrite>
 18e:	10 c0       	rjmp	.+32     	; 0x1b0 <pinSetMode+0xd6>
	   }else if (mode == V_ZERO_SIX){
 190:	62 30       	cpi	r22, 0x02	; 2
 192:	71 f4       	brne	.+28     	; 0x1b0 <pinSetMode+0xd6>
		   ShiftDigitalWrite(2, LOW, 1);
 194:	41 e0       	ldi	r20, 0x01	; 1
 196:	50 e0       	ldi	r21, 0x00	; 0
 198:	60 e0       	ldi	r22, 0x00	; 0
 19a:	70 e0       	ldi	r23, 0x00	; 0
 19c:	82 e0       	ldi	r24, 0x02	; 2
 19e:	90 e0       	ldi	r25, 0x00	; 0
 1a0:	72 df       	rcall	.-284    	; 0x86 <ShiftDigitalWrite>
		   ShiftDigitalWrite(3, HIGH, 1);
 1a2:	41 e0       	ldi	r20, 0x01	; 1
 1a4:	50 e0       	ldi	r21, 0x00	; 0
 1a6:	61 e0       	ldi	r22, 0x01	; 1
 1a8:	70 e0       	ldi	r23, 0x00	; 0
 1aa:	83 e0       	ldi	r24, 0x03	; 3
 1ac:	90 e0       	ldi	r25, 0x00	; 0
 1ae:	6b df       	rcall	.-298    	; 0x86 <ShiftDigitalWrite>
	   }

	}
	strobLatch();
 1b0:	52 df       	rcall	.-348    	; 0x56 <strobLatch>
	sei();
 1b2:	78 94       	sei
 1b4:	08 95       	ret

000001b6 <set5V>:
}

void set5V(){
	pinSetMode(D_MINUS, V_ZERO);
 1b6:	63 e0       	ldi	r22, 0x03	; 3
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	8f df       	rcall	.-226    	; 0xda <pinSetMode>
	pinSetMode(D_PLUS, V_ZERO_SIX);
 1bc:	62 e0       	ldi	r22, 0x02	; 2
 1be:	80 e0       	ldi	r24, 0x00	; 0
 1c0:	8c df       	rcall	.-232    	; 0xda <pinSetMode>
 1c2:	08 95       	ret

000001c4 <set9V>:
}
void set9V(){
	pinSetMode(D_MINUS, V_ZERO_SIX);
 1c4:	62 e0       	ldi	r22, 0x02	; 2
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	88 df       	rcall	.-240    	; 0xda <pinSetMode>
	pinSetMode(D_PLUS, V_THREE);
 1ca:	61 e0       	ldi	r22, 0x01	; 1
 1cc:	80 e0       	ldi	r24, 0x00	; 0
 1ce:	85 df       	rcall	.-246    	; 0xda <pinSetMode>
 1d0:	08 95       	ret

000001d2 <set12V>:
}

void set12V(){
	pinSetMode(D_MINUS, V_ZERO_SIX);
 1d2:	62 e0       	ldi	r22, 0x02	; 2
 1d4:	81 e0       	ldi	r24, 0x01	; 1
 1d6:	81 df       	rcall	.-254    	; 0xda <pinSetMode>
	pinSetMode(D_PLUS, V_ZERO_SIX);
 1d8:	62 e0       	ldi	r22, 0x02	; 2
 1da:	80 e0       	ldi	r24, 0x00	; 0
 1dc:	7e df       	rcall	.-260    	; 0xda <pinSetMode>
 1de:	08 95       	ret

000001e0 <set20V>:
}

void set20V(){
	pinSetMode(D_MINUS, V_THREE);
 1e0:	61 e0       	ldi	r22, 0x01	; 1
 1e2:	81 e0       	ldi	r24, 0x01	; 1
 1e4:	7a df       	rcall	.-268    	; 0xda <pinSetMode>
	pinSetMode(D_PLUS, V_THREE);
 1e6:	61 e0       	ldi	r22, 0x01	; 1
 1e8:	80 e0       	ldi	r24, 0x00	; 0
 1ea:	77 df       	rcall	.-274    	; 0xda <pinSetMode>
 1ec:	08 95       	ret

000001ee <__vector_3>:
}

ISR(TIM0_OVF_vect) {
 1ee:	1f 92       	push	r1
 1f0:	0f 92       	push	r0
 1f2:	0f b6       	in	r0, 0x3f	; 63
 1f4:	0f 92       	push	r0
 1f6:	11 24       	eor	r1, r1
 1f8:	2f 93       	push	r18
 1fa:	3f 93       	push	r19
 1fc:	4f 93       	push	r20
 1fe:	5f 93       	push	r21
 200:	6f 93       	push	r22
 202:	7f 93       	push	r23
 204:	8f 93       	push	r24
 206:	9f 93       	push	r25
 208:	af 93       	push	r26
 20a:	bf 93       	push	r27
 20c:	cf 93       	push	r28
 20e:	df 93       	push	r29
 210:	ef 93       	push	r30
 212:	ff 93       	push	r31
	ShiftDigitalWrite(4, LOW, 1);
 214:	41 e0       	ldi	r20, 0x01	; 1
 216:	50 e0       	ldi	r21, 0x00	; 0
 218:	60 e0       	ldi	r22, 0x00	; 0
 21a:	70 e0       	ldi	r23, 0x00	; 0
 21c:	84 e0       	ldi	r24, 0x04	; 4
 21e:	90 e0       	ldi	r25, 0x00	; 0
 220:	32 df       	rcall	.-412    	; 0x86 <ShiftDigitalWrite>
	ShiftDigitalWritePort(~numbers[number/10], 0);
 222:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <number>
 226:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <number+0x1>
 22a:	ca e0       	ldi	r28, 0x0A	; 10
 22c:	d0 e0       	ldi	r29, 0x00	; 0
 22e:	be 01       	movw	r22, r28
 230:	b2 d0       	rcall	.+356    	; 0x396 <__udivmodhi4>
 232:	fb 01       	movw	r30, r22
 234:	e0 5a       	subi	r30, 0xA0	; 160
 236:	ff 4f       	sbci	r31, 0xFF	; 255
 238:	80 81       	ld	r24, Z
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	60 e0       	ldi	r22, 0x00	; 0
 23e:	70 e0       	ldi	r23, 0x00	; 0
 240:	80 95       	com	r24
 242:	90 95       	com	r25
 244:	44 df       	rcall	.-376    	; 0xce <ShiftDigitalWritePort>
	ShiftDigitalWrite(5, HIGH, 1);
 246:	41 e0       	ldi	r20, 0x01	; 1
 248:	50 e0       	ldi	r21, 0x00	; 0
 24a:	61 e0       	ldi	r22, 0x01	; 1
 24c:	70 e0       	ldi	r23, 0x00	; 0
 24e:	85 e0       	ldi	r24, 0x05	; 5
 250:	90 e0       	ldi	r25, 0x00	; 0
 252:	19 df       	rcall	.-462    	; 0x86 <ShiftDigitalWrite>
	strobLatch();
 254:	00 df       	rcall	.-512    	; 0x56 <strobLatch>
	
	ShiftDigitalWrite(5, LOW, 1);
 256:	41 e0       	ldi	r20, 0x01	; 1
 258:	50 e0       	ldi	r21, 0x00	; 0
 25a:	60 e0       	ldi	r22, 0x00	; 0
 25c:	70 e0       	ldi	r23, 0x00	; 0
 25e:	85 e0       	ldi	r24, 0x05	; 5
 260:	90 e0       	ldi	r25, 0x00	; 0
 262:	11 df       	rcall	.-478    	; 0x86 <ShiftDigitalWrite>
	ShiftDigitalWritePort(~numbers[number%10], 0);
 264:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <number>
 268:	90 91 6d 00 	lds	r25, 0x006D	; 0x80006d <number+0x1>
 26c:	be 01       	movw	r22, r28
 26e:	93 d0       	rcall	.+294    	; 0x396 <__udivmodhi4>
 270:	fc 01       	movw	r30, r24
 272:	e0 5a       	subi	r30, 0xA0	; 160
 274:	ff 4f       	sbci	r31, 0xFF	; 255
 276:	80 81       	ld	r24, Z
 278:	90 e0       	ldi	r25, 0x00	; 0
 27a:	60 e0       	ldi	r22, 0x00	; 0
 27c:	70 e0       	ldi	r23, 0x00	; 0
 27e:	80 95       	com	r24
 280:	90 95       	com	r25
 282:	25 df       	rcall	.-438    	; 0xce <ShiftDigitalWritePort>
	ShiftDigitalWrite(4, HIGH, 1);
 284:	41 e0       	ldi	r20, 0x01	; 1
 286:	50 e0       	ldi	r21, 0x00	; 0
 288:	61 e0       	ldi	r22, 0x01	; 1
 28a:	70 e0       	ldi	r23, 0x00	; 0
 28c:	84 e0       	ldi	r24, 0x04	; 4
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	fa de       	rcall	.-524    	; 0x86 <ShiftDigitalWrite>
	strobLatch();
 292:	e1 de       	rcall	.-574    	; 0x56 <strobLatch>
}
 294:	ff 91       	pop	r31
 296:	ef 91       	pop	r30
 298:	df 91       	pop	r29
 29a:	cf 91       	pop	r28
 29c:	bf 91       	pop	r27
 29e:	af 91       	pop	r26
 2a0:	9f 91       	pop	r25
 2a2:	8f 91       	pop	r24
 2a4:	7f 91       	pop	r23
 2a6:	6f 91       	pop	r22
 2a8:	5f 91       	pop	r21
 2aa:	4f 91       	pop	r20
 2ac:	3f 91       	pop	r19
 2ae:	2f 91       	pop	r18
 2b0:	0f 90       	pop	r0
 2b2:	0f be       	out	0x3f, r0	; 63
 2b4:	0f 90       	pop	r0
 2b6:	1f 90       	pop	r1
 2b8:	18 95       	reti

000002ba <main>:

int main(void)
{
	ShiftRegisterInit();
 2ba:	c6 de       	rcall	.-628    	; 0x48 <ShiftRegisterInit>
	
	TCCR0B = (1<<CS00) | (1<<CS01);
 2bc:	83 e0       	ldi	r24, 0x03	; 3
 2be:	83 bf       	out	0x33, r24	; 51
	TIMSK0 = (1<<TOIE0); 
 2c0:	82 e0       	ldi	r24, 0x02	; 2
 2c2:	89 bf       	out	0x39, r24	; 57
	TCNT0 = 0x00;
 2c4:	12 be       	out	0x32, r1	; 50
    DDRB &= ~_BV(PB3); 
 2c6:	bb 98       	cbi	0x17, 3	; 23
	PORTB |= _BV(PB3); 
 2c8:	c3 9a       	sbi	0x18, 3	; 24
	number = 5;
 2ca:	85 e0       	ldi	r24, 0x05	; 5
 2cc:	90 e0       	ldi	r25, 0x00	; 0
 2ce:	90 93 6d 00 	sts	0x006D, r25	; 0x80006d <number+0x1>
 2d2:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <number>
	set5V();
 2d6:	6f df       	rcall	.-290    	; 0x1b6 <set5V>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 2d8:	2f ef       	ldi	r18, 0xFF	; 255
 2da:	83 ee       	ldi	r24, 0xE3	; 227
 2dc:	97 e5       	ldi	r25, 0x57	; 87
 2de:	21 50       	subi	r18, 0x01	; 1
 2e0:	80 40       	sbci	r24, 0x00	; 0
 2e2:	90 40       	sbci	r25, 0x00	; 0
 2e4:	e1 f7       	brne	.-8      	; 0x2de <main+0x24>
 2e6:	00 c0       	rjmp	.+0      	; 0x2e8 <main+0x2e>
 2e8:	00 00       	nop
	_delay_ms(3000);
	sei();
 2ea:	78 94       	sei
				if(voltage  == 4){ voltage = 0;}
				while ((PINB & _BV(PB3)) == 0){}
		   }
		   if(voltage == 0){
			   set5V();
			   number = 5;
 2ec:	c5 e0       	ldi	r28, 0x05	; 5
 2ee:	d0 e0       	ldi	r29, 0x00	; 0
		   }
		   if(voltage == 1){
			   set9V();
			   number = 9;
 2f0:	0f 2e       	mov	r0, r31
 2f2:	f9 e0       	ldi	r31, 0x09	; 9
 2f4:	cf 2e       	mov	r12, r31
 2f6:	d1 2c       	mov	r13, r1
 2f8:	f0 2d       	mov	r31, r0
		   }
		   if(voltage == 2){
			   set12V();
			   number = 12;
 2fa:	0f 2e       	mov	r0, r31
 2fc:	fc e0       	ldi	r31, 0x0C	; 12
 2fe:	ef 2e       	mov	r14, r31
 300:	f1 2c       	mov	r15, r1
 302:	f0 2d       	mov	r31, r0
		   }
		   if(voltage == 3){
			   set20V();
			   number = 20;
 304:	04 e1       	ldi	r16, 0x14	; 20
 306:	10 e0       	ldi	r17, 0x00	; 0
	_delay_ms(3000);
	sei();
    while(1)
    {
		
	   if((PINB & _BV(PB3)) == 0){
 308:	b3 99       	sbic	0x16, 3	; 22
 30a:	fe cf       	rjmp	.-4      	; 0x308 <main+0x4e>
 30c:	2f ef       	ldi	r18, 0xFF	; 255
 30e:	86 e7       	ldi	r24, 0x76	; 118
 310:	91 e0       	ldi	r25, 0x01	; 1
 312:	21 50       	subi	r18, 0x01	; 1
 314:	80 40       	sbci	r24, 0x00	; 0
 316:	90 40       	sbci	r25, 0x00	; 0
 318:	e1 f7       	brne	.-8      	; 0x312 <main+0x58>
 31a:	00 c0       	rjmp	.+0      	; 0x31c <main+0x62>
 31c:	00 00       	nop
		   _delay_ms(50);         // Устранение дребезга клавиш
		   if((PINB & _BV(PB3)) == 0){
 31e:	b3 99       	sbic	0x16, 3	; 22
 320:	0c c0       	rjmp	.+24     	; 0x33a <main+0x80>
				voltage++;
 322:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <voltage>
 326:	8f 5f       	subi	r24, 0xFF	; 255
				if(voltage  == 4){ voltage = 0;}
 328:	84 30       	cpi	r24, 0x04	; 4
 32a:	19 f0       	breq	.+6      	; 0x332 <main+0x78>
    {
		
	   if((PINB & _BV(PB3)) == 0){
		   _delay_ms(50);         // Устранение дребезга клавиш
		   if((PINB & _BV(PB3)) == 0){
				voltage++;
 32c:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <voltage>
 330:	02 c0       	rjmp	.+4      	; 0x336 <main+0x7c>
				if(voltage  == 4){ voltage = 0;}
 332:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <voltage>
				while ((PINB & _BV(PB3)) == 0){}
 336:	b3 9b       	sbis	0x16, 3	; 22
 338:	fe cf       	rjmp	.-4      	; 0x336 <main+0x7c>
		   }
		   if(voltage == 0){
 33a:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <voltage>
 33e:	81 11       	cpse	r24, r1
 340:	05 c0       	rjmp	.+10     	; 0x34c <main+0x92>
			   set5V();
 342:	39 df       	rcall	.-398    	; 0x1b6 <set5V>
			   number = 5;
 344:	d0 93 6d 00 	sts	0x006D, r29	; 0x80006d <number+0x1>
 348:	c0 93 6c 00 	sts	0x006C, r28	; 0x80006c <number>
		   }
		   if(voltage == 1){
 34c:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <voltage>
 350:	81 30       	cpi	r24, 0x01	; 1
 352:	29 f4       	brne	.+10     	; 0x35e <main+0xa4>
			   set9V();
 354:	37 df       	rcall	.-402    	; 0x1c4 <set9V>
			   number = 9;
 356:	d0 92 6d 00 	sts	0x006D, r13	; 0x80006d <number+0x1>
 35a:	c0 92 6c 00 	sts	0x006C, r12	; 0x80006c <number>
		   }
		   if(voltage == 2){
 35e:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <voltage>
 362:	82 30       	cpi	r24, 0x02	; 2
 364:	29 f4       	brne	.+10     	; 0x370 <main+0xb6>
			   set12V();
 366:	35 df       	rcall	.-406    	; 0x1d2 <set12V>
			   number = 12;
 368:	f0 92 6d 00 	sts	0x006D, r15	; 0x80006d <number+0x1>
 36c:	e0 92 6c 00 	sts	0x006C, r14	; 0x80006c <number>
		   }
		   if(voltage == 3){
 370:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <voltage>
 374:	83 30       	cpi	r24, 0x03	; 3
 376:	29 f4       	brne	.+10     	; 0x382 <main+0xc8>
			   set20V();
 378:	33 df       	rcall	.-410    	; 0x1e0 <set20V>
			   number = 20;
 37a:	10 93 6d 00 	sts	0x006D, r17	; 0x80006d <number+0x1>
 37e:	00 93 6c 00 	sts	0x006C, r16	; 0x80006c <number>
 382:	2f ef       	ldi	r18, 0xFF	; 255
 384:	85 ea       	ldi	r24, 0xA5	; 165
 386:	9e e0       	ldi	r25, 0x0E	; 14
 388:	21 50       	subi	r18, 0x01	; 1
 38a:	80 40       	sbci	r24, 0x00	; 0
 38c:	90 40       	sbci	r25, 0x00	; 0
 38e:	e1 f7       	brne	.-8      	; 0x388 <main+0xce>
 390:	00 c0       	rjmp	.+0      	; 0x392 <main+0xd8>
 392:	00 00       	nop
 394:	b9 cf       	rjmp	.-142    	; 0x308 <main+0x4e>

00000396 <__udivmodhi4>:
 396:	aa 1b       	sub	r26, r26
 398:	bb 1b       	sub	r27, r27
 39a:	51 e1       	ldi	r21, 0x11	; 17
 39c:	07 c0       	rjmp	.+14     	; 0x3ac <__udivmodhi4_ep>

0000039e <__udivmodhi4_loop>:
 39e:	aa 1f       	adc	r26, r26
 3a0:	bb 1f       	adc	r27, r27
 3a2:	a6 17       	cp	r26, r22
 3a4:	b7 07       	cpc	r27, r23
 3a6:	10 f0       	brcs	.+4      	; 0x3ac <__udivmodhi4_ep>
 3a8:	a6 1b       	sub	r26, r22
 3aa:	b7 0b       	sbc	r27, r23

000003ac <__udivmodhi4_ep>:
 3ac:	88 1f       	adc	r24, r24
 3ae:	99 1f       	adc	r25, r25
 3b0:	5a 95       	dec	r21
 3b2:	a9 f7       	brne	.-22     	; 0x39e <__udivmodhi4_loop>
 3b4:	80 95       	com	r24
 3b6:	90 95       	com	r25
 3b8:	bc 01       	movw	r22, r24
 3ba:	cd 01       	movw	r24, r26
 3bc:	08 95       	ret

000003be <_exit>:
 3be:	f8 94       	cli

000003c0 <__stop_program>:
 3c0:	ff cf       	rjmp	.-2      	; 0x3c0 <__stop_program>
