$date
	Sun Nov 23 09:28:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Counter_2bit_tb $end
$var wire 2 ! count [1:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 2 $ Count [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx $
1#
0"
bx !
$end
#5000
b0 !
b0 $
1"
#10000
0"
0#
#15000
b1 !
b1 $
1"
#20000
0"
#25000
b10 !
b10 $
1"
#30000
0"
#35000
b11 !
b11 $
1"
#40000
0"
#45000
b0 !
b0 $
1"
#50000
0"
#55000
b1 !
b1 $
1"
#60000
0"
#65000
b10 !
b10 $
1"
#70000
0"
#75000
b11 !
b11 $
1"
#80000
0"
#85000
b0 !
b0 $
1"
#90000
0"
#95000
b1 !
b1 $
1"
#100000
0"
#105000
b10 !
b10 $
1"
#110000
0"
1#
#115000
b0 !
b0 $
1"
#120000
0"
#125000
1"
#130000
0"
#135000
1"
#140000
0"
#145000
1"
#150000
0"
#155000
1"
#160000
0"
0#
#165000
b1 !
b1 $
1"
#170000
0"
#175000
b10 !
b10 $
1"
#180000
0"
