// Automatically generated by PRGA's RTL generator
{%- set cfg_width = module.all_ports.cfg_i|length %}
{%- set width = module.all_ports.cfg_d|length %}
module {{ module.name }} (
    input wire [0:0] cfg_clk,
    input wire [0:0] cfg_e,
    input wire [0:0] cfg_we,
    input wire [{{ cfg_width - 1 }}:0] cfg_i,
    output reg [{{ cfg_width - 1 }}:0] cfg_o,
    output reg [{{ width - 1 }}:0] cfg_d
    );

    wire [{{ width + cfg_width - 1 }}:0] cfg_d_next;
    assign cfg_d_next = {{ cfg_d, cfg_i }};

    // combinational outputs
    always @* begin
        cfg_o = cfg_d_next[{{ width }} +: {{ cfg_width }}];
    end

    always @(posedge cfg_clk) begin
        if (cfg_e && cfg_we) begin
            cfg_d <= cfg_d_next;
        end
    end

endmodule

