--------------------------------------------------------------------------------
Release 14.3 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.3/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc6vlx240t,ff1156,C,-1 (PRODUCTION 1.17 2012-10-12, STEPPING level 0)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<7>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<7>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<6>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<6>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<5>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<5>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<4>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<4>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<3>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<3>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<2>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<2>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<1>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<1>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_txd<0>
WARNING:Timing:3225 - Timing constraint COMP "gmii_txd<0>" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_en
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_en" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
WARNING:Timing:3175 - gmii_gtx_clk does not clock data to gmii_tx_er
WARNING:Timing:3225 - Timing constraint COMP "gmii_tx_er" OFFSET = OUT 6 ns 
   AFTER COMP "gmii_gtx_clk"; ignored during timing analysis
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 91979 paths analyzed, 3670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.761ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.518 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y50.SR     net (fanout=7)        0.628   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y50.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_0
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.860ns logic, 3.503ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.518 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y50.SR     net (fanout=7)        0.628   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y50.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_2
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.860ns logic, 3.503ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.518 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y50.SR     net (fanout=7)        0.628   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y50.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_3
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.860ns logic, 3.503ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (1.518 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y50.SR     net (fanout=7)        0.628   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y50.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<3>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_1
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.860ns logic, 3.503ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.516 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y52.SR     net (fanout=7)        0.604   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y52.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_8
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.860ns logic, 3.479ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.516 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y52.SR     net (fanout=7)        0.604   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y52.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.860ns logic, 3.479ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.516 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y52.SR     net (fanout=7)        0.604   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y52.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_11
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.860ns logic, 3.479ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.986 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.424ns logic, 2.955ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.379ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.986 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.379ns (1.424ns logic, 2.955ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFromRise_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.339ns (Levels of Logic = 1)
  Clock Path Skew:      -0.120ns (1.516 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_refFromRise_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D6     net (fanout=11)       2.875   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X101Y55.D      Tilo                  0.068   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
                                                       ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val281
    SLICE_X102Y52.SR     net (fanout=7)        0.604   ftop/ctop/inf/cp/Mcount_timeServ_refFromRise_val
    SLICE_X102Y52.CLK    Tsrck                 0.455   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_10
    -------------------------------------------------  ---------------------------
    Total                                      4.339ns (0.860ns logic, 3.479ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.986 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.373   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.388ns logic, 2.955ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.542ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.343ns (Levels of Logic = 3)
  Clock Path Skew:      -0.080ns (0.986 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.373   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lutdi
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.343ns (1.388ns logic, 2.955ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.993 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_lastSecond_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D6      net (fanout=4)        0.658   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X109Y49.CE     net (fanout=33)       1.456   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X109Y49.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_2
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.424ns logic, 2.917ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.993 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_lastSecond_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D6      net (fanout=4)        0.658   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X109Y49.CE     net (fanout=33)       1.456   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X109Y49.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_0
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.424ns logic, 2.917ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.993 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_lastSecond_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D6      net (fanout=4)        0.658   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X109Y49.CE     net (fanout=33)       1.456   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X109Y49.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_3
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.424ns logic, 2.917ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_lastSecond_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.341ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.993 - 1.066)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_7 to ftop/ctop/inf/cp/timeServ_lastSecond_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y51.DQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<7>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_7
    SLICE_X103Y55.A4     net (fanout=4)        0.803   ftop/ctop/inf/cp/timeServ_refFromRise<7>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D6      net (fanout=4)        0.658   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X96Y56.D       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<3>
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d7011
    SLICE_X109Y49.CE     net (fanout=33)       1.456   ftop/ctop/inf/cp/timeServ_delSecond$EN
    SLICE_X109Y49.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_lastSecond<3>
                                                       ftop/ctop/inf/cp/timeServ_lastSecond_1
    -------------------------------------------------  ---------------------------
    Total                                      4.341ns (1.424ns logic, 2.917ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.499 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X99Y56.A4      net (fanout=11)       1.911   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.723ns logic, 3.545ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.268ns (Levels of Logic = 1)
  Clock Path Skew:      -0.137ns (1.499 - 1.636)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_ppsExtSync_d2 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.BQ      Tcko                  0.337   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X99Y56.A4      net (fanout=11)       1.911   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.723ns logic, 3.545ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_48 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_fracInc_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y52.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X103Y55.A2     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_48
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.424ns logic, 2.877ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.585ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/timeServ_refFromRise_9 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_fracInc_49 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.986 - 1.065)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 0.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/timeServ_refFromRise_9 to ftop/ctop/inf/cp/timeServ_fracInc_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y52.BQ     Tcko                  0.381   ftop/ctop/inf/cp/timeServ_refFromRise<11>
                                                       ftop/ctop/inf/cp/timeServ_refFromRise_9
    SLICE_X103Y55.A2     net (fanout=4)        0.725   ftop/ctop/inf/cp/timeServ_refFromRise<9>
    SLICE_X103Y55.COUT   Topcya                0.409   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_lut<0>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.CIN    net (fanout=1)        0.000   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<3>
    SLICE_X103Y56.AMUX   Tcina                 0.248   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<4>
                                                       ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A6      net (fanout=4)        0.518   ftop/ctop/inf/cp/Mcompar_timeServ_refFromRise_3_ULT_200200000___d5878_cy<4>
    SLICE_X99Y56.A       Tilo                  0.068   ftop/ctop/inf/cp/timeServ_ppsOKCC$dD_OUT
                                                       ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d702
    SLICE_X111Y65.CE     net (fanout=13)       1.634   ftop/ctop/inf/cp/timeServ_ppsExtSync_d2_2_AND_NOT_timeServ_ppsE_ETC___d70
    SLICE_X111Y65.CLK    Tceck                 0.318   ftop/ctop/inf/cp/timeServ_fracInc<49>
                                                       ftop/ctop/inf/cp/timeServ_fracInc_49
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.424ns logic, 2.877ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_mem_rst_p/reset_hold_11 (FF)
  Destination:          ftop/dram0/memc_mem_rst_p/reset_hold_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.521 - 0.484)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_mem_rst_p/reset_hold_11 to ftop/dram0/memc_mem_rst_p/reset_hold_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y118.DQ     Tcko                  0.098   ftop/dram0/memc_mem_rst_p/reset_hold<11>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_11
    SLICE_X89Y119.AX     net (fanout=1)        0.097   ftop/dram0/memc_mem_rst_p/reset_hold<11>
    SLICE_X89Y119.CLK    Tckdi       (-Th)     0.076   ftop/dram0/memc_mem_rst_p/reset_hold<14>
                                                       ftop/dram0/memc_mem_rst_p/reset_hold_12
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.518 - 0.485)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y61.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_1
    SLICE_X77Y60.BX      net (fanout=1)        0.101   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
    SLICE_X77Y60.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.518 - 0.485)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0 to ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y61.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1_0
    SLICE_X77Y60.AX      net (fanout=1)        0.101   ftop/ctop/inf/cp/timeServ_setRefF/dSyncReg1<0>
    SLICE_X77Y60.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr<1>
                                                       ftop/ctop/inf/cp/timeServ_setRefF/dEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.022ns logic, 0.101ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_28 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.511 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_28 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_28
    SLICE_X93Y71.AX      net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<28>
    SLICE_X93Y71.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_60
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_23 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_55 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.508 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_23 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y68.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_23
    SLICE_X93Y68.DX      net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<23>
    SLICE_X93Y68.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_55
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_21 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_53 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.508 - 0.471)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_21 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y68.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_21
    SLICE_X93Y68.BX      net (fanout=3)        0.106   ftop/ctop/inf/cp/timeServ_refSecCount<21>
    SLICE_X93Y68.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<55>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_53
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.127ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.503 - 0.468)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_7 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y64.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<7>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_7
    SLICE_X93Y64.DX      net (fanout=3)        0.105   ftop/ctop/inf/cp/timeServ_refSecCount<7>
    SLICE_X93Y64.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<39>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_39
    -------------------------------------------------  ---------------------------
    Total                                      0.127ns (0.022ns logic, 0.105ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.093ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.511 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_30 to ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    SLICE_X93Y71.CX      net (fanout=3)        0.109   ftop/ctop/inf/cp/timeServ_refSecCount<30>
    SLICE_X93Y71.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn<63>
                                                       ftop/ctop/inf/cp/timeServ_nowInCC/sDataSyncIn_62
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.523 - 0.489)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y56.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_6
    SLICE_X81Y56.CX      net (fanout=2)        0.106   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<6>
    SLICE_X81Y56.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_6
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.022ns logic, 0.106ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.130ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.523 - 0.489)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y56.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_5
    SLICE_X81Y56.BX      net (fanout=2)        0.108   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<5>
    SLICE_X81Y56.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_5
    -------------------------------------------------  ---------------------------
    Total                                      0.130ns (0.022ns logic, 0.108ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_30 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_62 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.508 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_30 to ftop/ctop/inf/cp/timeServ_now_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_30
    SLICE_X99Y70.CX      net (fanout=3)        0.110   ftop/ctop/inf/cp/timeServ_refSecCount<30>
    SLICE_X99Y70.CLK     Tckdi       (-Th)     0.076   ftop/ctop/cpNow<63>
                                                       ftop/ctop/inf/cp/timeServ_now_62
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.131ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.523 - 0.489)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7 to ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y56.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
                                                       ftop/ctop/inf/cp/timeServ_ppsEdgeCount_7
    SLICE_X81Y56.DX      net (fanout=2)        0.109   ftop/ctop/inf/cp/timeServ_ppsEdgeCount<7>
    SLICE_X81Y56.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn<7>
                                                       ftop/ctop/inf/cp/timeServ_rollingPPSIn/sDataSyncIn_7
    -------------------------------------------------  ---------------------------
    Total                                      0.131ns (0.022ns logic, 0.109ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_31 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_63 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.508 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_31 to ftop/ctop/inf/cp/timeServ_now_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.DQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_31
    SLICE_X99Y70.DX      net (fanout=3)        0.111   ftop/ctop/inf/cp/timeServ_refSecCount<31>
    SLICE_X99Y70.CLK     Tckdi       (-Th)     0.076   ftop/ctop/cpNow<63>
                                                       ftop/ctop/inf/cp/timeServ_now_63
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.022ns logic, 0.111ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.098ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refSecCount_29 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_now_61 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.133ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.508 - 0.473)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refSecCount_29 to ftop/ctop/inf/cp/timeServ_now_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y70.BQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refSecCount<31>
                                                       ftop/ctop/inf/cp/timeServ_refSecCount_29
    SLICE_X99Y70.BX      net (fanout=3)        0.111   ftop/ctop/inf/cp/timeServ_refSecCount<29>
    SLICE_X99Y70.CLK     Tckdi       (-Th)     0.076   ftop/ctop/cpNow<63>
                                                       ftop/ctop/inf/cp/timeServ_now_61
    -------------------------------------------------  ---------------------------
    Total                                      0.133ns (0.022ns logic, 0.111ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_2 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.503 - 0.470)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_2 to ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y52.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_2
    SLICE_X97Y53.CX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<2>
    SLICE_X97Y53.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<3>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_2
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_10 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.501 - 0.468)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_10 to ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_10
    SLICE_X97Y55.CX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<10>
    SLICE_X97Y55.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_10
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_8 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.501 - 0.468)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_8 to ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y54.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_8
    SLICE_X97Y55.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<8>
    SLICE_X97Y55.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<11>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_8
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_14 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.500 - 0.468)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_14 to ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y55.CQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_14
    SLICE_X97Y56.CX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<14>
    SLICE_X97Y56.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_14
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_12 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.500 - 0.468)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_12 to ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y55.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_12
    SLICE_X97Y56.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<12>
    SLICE_X97Y56.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<15>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_12
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/cp/timeServ_refFreeCount_20 (FF)
  Destination:          ftop/ctop/inf/cp/timeServ_refFreeSamp_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.497 - 0.465)
  Source Clock:         ftop/sys0_clk$O_BUFG rising at 5.000ns
  Destination Clock:    ftop/sys0_clk$O_BUFG rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/cp/timeServ_refFreeCount_20 to ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y57.AQ      Tcko                  0.098   ftop/ctop/inf/cp/timeServ_refFreeCount<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeCount_20
    SLICE_X97Y58.AX      net (fanout=4)        0.110   ftop/ctop/inf/cp/timeServ_refFreeCount<20>
    SLICE_X97Y58.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/cp/timeServ_refFreeSamp<23>
                                                       ftop/ctop/inf/cp/timeServ_refFreeSamp_20
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.022ns logic, 0.110ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 200 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate1/REFCLK
  Location pin: IDELAYCTRL_X1Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate2/REFCLK
  Location pin: IDELAYCTRL_X1Y4.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate5/REFCLK
  Location pin: IDELAYCTRL_X2Y1.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 0.239ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 4.761ns (210.040MHz) (Tdlycper_REFCLK)
  Physical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Logical resource: ftop/dram0/memc_memc/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate7/REFCLK
  Location pin: IDELAYCTRL_X2Y3.REFCLK
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT0
  Location pin: MMCM_ADV_X0Y6.CLKOUT0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 1.072ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT2
  Location pin: MMCM_ADV_X0Y6.CLKOUT2
  Clock network: ftop/dram0/memc_memc/clk_wr_i
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 2.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.400ns (Tdcmpw_CLKIN_200_250)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.571ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys0_clk$O_BUFG/I0
  Logical resource: ftop/sys0_clk$O_BUFG/I0
  Location pin: BUFGCTRL_X0Y1.I0
  Clock network: ftop/sys0_clk$O
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKIN1
  Location pin: MMCM_ADV_X0Y6.CLKIN1
  Clock network: ftop/sys0_clk$O_BUFG
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKFBOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKFBOUT
  Location pin: MMCM_ADV_X0Y6.CLKFBOUT
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clkfbout_pll
--------------------------------------------------------------------------------
Slack: 3.572ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.428ns (700.280MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_mmcm_adv/CLKOUT1
  Location pin: MMCM_ADV_X0Y6.CLKOUT1
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_pll
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dLastState/SR
  Location pin: SLICE_X62Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg1/SR
  Location pin: SLICE_X62Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/dSyncReg2/SR
  Location pin: SLICE_X62Y55.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode$dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_0/SR
  Location pin: SLICE_X62Y60.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode$dD_OUT<1>/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsOutMode/dD_OUT_1/SR
  Location pin: SLICE_X62Y60.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsOutMode/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dLastState/SR
  Location pin: SLICE_X66Y54.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg1/SR
  Location pin: SLICE_X66Y54.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------
Slack: 4.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Logical resource: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/dSyncReg2/SR
  Location pin: SLICE_X66Y54.SR
  Clock network: ftop/ctop/inf/cp/timeServ_ppsDisablePPS/sync/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PCICLK = PERIOD TIMEGRP "PCICLK" 250 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y15.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y14.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y13.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKRX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKRX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------
Slack: 2.462ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_REFCLK(Fgclk))
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/MGTREFCLKTX0
  Location pin: GTXE1_X0Y12.NORTHREFCLKTX0
  Clock network: ftop/pciw_pci0_clk$O
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% 
PRIORITY 100;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4994405 paths analyzed, 134433 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error, 0 component switching limit errors)
 Minimum period is   7.946ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_116 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (2.474 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X102Y101.CE    net (fanout=37)       1.481   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X102Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_116
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.757ns logic, 2.901ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_119 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (2.474 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X102Y101.CE    net (fanout=37)       1.481   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X102Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_119
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.757ns logic, 2.901ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_117 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (2.474 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X102Y101.CE    net (fanout=37)       1.481   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X102Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_117
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.757ns logic, 2.901ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_118 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.658ns (Levels of Logic = 2)
  Clock Path Skew:      -0.126ns (2.474 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X102Y101.CE    net (fanout=37)       1.481   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X102Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_118
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.757ns logic, 2.901ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/tlp_inF/dreg_62 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.835ns (Levels of Logic = 9)
  Clock Path Skew:      -0.037ns (0.977 - 1.014)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/tlp_inF/dreg_62 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y126.CQ    Tcko                  0.381   ftop/ctop/inf/dp0/tlp_inF$D_OUT<63>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_62
    SLICE_X131Y126.C2    net (fanout=3)        0.640   ftop/ctop/inf/dp0/tlp_inF$D_OUT<62>
    SLICE_X131Y126.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<19>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X130Y127.C1    net (fanout=1)        0.602   ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X130Y127.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X129Y131.C6    net (fanout=2)        0.386   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X129Y131.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X129Y131.D5    net (fanout=61)       0.342   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X129Y131.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X122Y132.C4    net (fanout=188)      0.553   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X122Y132.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X115Y132.D2    net (fanout=178)      0.976   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X115Y132.D     Tilo                  0.068   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X112Y134.C1    net (fanout=132)      0.776   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X112Y134.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<147>1
    SLICE_X119Y128.D1    net (fanout=55)       1.234   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>
    SLICE_X119Y128.D     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3_SW0
    SLICE_X119Y128.C2    net (fanout=1)        0.463   ftop/ctop/inf/dp0/N532
    SLICE_X119Y128.C     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3
    SLICE_X114Y129.BX    net (fanout=1)        0.466   ftop/ctop/inf/dp0/tlp_outF$D_IN<5>
    SLICE_X114Y129.CLK   Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<7>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      7.835ns (1.397ns logic, 6.438ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_20_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (2.561 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_20_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y115.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C6    net (fanout=7)        0.253   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.955   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_20_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.484ns logic, 3.208ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (2.561 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y115.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C6    net (fanout=7)        0.253   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.955   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_23_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.484ns logic, 3.208ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (2.561 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y115.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C6    net (fanout=7)        0.253   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.955   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_21_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.484ns logic, 3.208ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_22_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 1)
  Clock Path Skew:      -0.056ns (2.561 - 2.617)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_22_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y115.CQ    Tcko                  0.337   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C6    net (fanout=7)        0.253   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C     Tilo                  0.068   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
    SLICE_X158Y62.WE     net (fanout=41)       2.955   ftop/ctop$EN_server_request_put
    SLICE_X158Y62.CLK    Tws                   0.079   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<23>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_22_0
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (0.484ns logic, 3.208ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_3 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.837ns (Levels of Logic = 9)
  Clock Path Skew:      -0.024ns (0.977 - 1.001)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_3 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y123.DQ    Tcko                  0.337   ftop/pciDevice<3>
                                                       ftop/pciDevice_3
    SLICE_X131Y126.C3    net (fanout=5)        0.686   ftop/pciDevice<3>
    SLICE_X131Y126.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_3<19>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X130Y127.C1    net (fanout=1)        0.602   ftop/ctop/inf/dp0/tlp_lastMetaV$EN55
    SLICE_X130Y127.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X129Y131.C6    net (fanout=2)        0.386   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X129Y131.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X129Y131.D5    net (fanout=61)       0.342   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X129Y131.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X122Y132.C4    net (fanout=188)      0.553   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X122Y132.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X115Y132.D2    net (fanout=178)      0.976   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X115Y132.D     Tilo                  0.068   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X112Y134.C1    net (fanout=132)      0.776   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X112Y134.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<147>1
    SLICE_X119Y128.D1    net (fanout=55)       1.234   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>
    SLICE_X119Y128.D     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3_SW0
    SLICE_X119Y128.C2    net (fanout=1)        0.463   ftop/ctop/inf/dp0/N532
    SLICE_X119Y128.C     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3
    SLICE_X114Y129.BX    net (fanout=1)        0.466   ftop/ctop/inf/dp0/tlp_outF$D_IN<5>
    SLICE_X114Y129.CLK   Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<7>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      7.837ns (1.353ns logic, 6.484ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp0/tlp_inF/dreg_56 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.821ns (Levels of Logic = 10)
  Clock Path Skew:      -0.037ns (0.977 - 1.014)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp0/tlp_inF/dreg_56 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y127.AQ    Tcko                  0.381   ftop/ctop/inf/dp0/tlp_inF$D_OUT<59>
                                                       ftop/ctop/inf/dp0/tlp_inF/dreg_56
    SLICE_X131Y127.A2    net (fanout=3)        0.642   ftop/ctop/inf/dp0/tlp_inF$D_OUT<56>
    SLICE_X131Y127.A     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV$EN52
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN52
    SLICE_X130Y127.D4    net (fanout=1)        0.395   ftop/ctop/inf/dp0/tlp_lastMetaV$EN52
    SLICE_X130Y127.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X130Y127.C6    net (fanout=1)        0.123   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X130Y127.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X129Y131.C6    net (fanout=2)        0.386   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X129Y131.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X129Y131.D5    net (fanout=61)       0.342   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X129Y131.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X122Y132.C4    net (fanout=188)      0.553   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X122Y132.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X115Y132.D2    net (fanout=178)      0.976   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X115Y132.D     Tilo                  0.068   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X112Y134.C1    net (fanout=132)      0.776   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X112Y134.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<147>1
    SLICE_X119Y128.D1    net (fanout=55)       1.234   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>
    SLICE_X119Y128.D     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3_SW0
    SLICE_X119Y128.C2    net (fanout=1)        0.463   ftop/ctop/inf/dp0/N532
    SLICE_X119Y128.C     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3
    SLICE_X114Y129.BX    net (fanout=1)        0.466   ftop/ctop/inf/dp0/tlp_outF$D_IN<5>
    SLICE_X114Y129.CLK   Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<7>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      7.821ns (1.465ns logic, 6.356ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp1/tlp_postSeqDwell_3 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.623ns (Levels of Logic = 8)
  Clock Path Skew:      -0.226ns (1.508 - 1.734)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp1/tlp_postSeqDwell_3 to ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y23.DQ      Tcko                  0.337   ftop/ctop/inf/dp1/tlp_postSeqDwell<3>
                                                       ftop/ctop/inf/dp1/tlp_postSeqDwell_3
    SLICE_X95Y28.B2      net (fanout=7)        0.765   ftop/ctop/inf/dp1/tlp_postSeqDwell<3>
    SLICE_X95Y28.B       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_xmtMetaInFlight
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead1
    SLICE_X93Y27.C2      net (fanout=1)        0.701   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead2
    SLICE_X93Y27.C       Tilo                  0.068   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead3
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead2
    SLICE_X93Y30.A3      net (fanout=21)       0.597   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead3
    SLICE_X93Y30.A       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_fabMeta<41>
                                                       ftop/ctop/inf/dp1/tlp_postSeqDwell$EN11
    SLICE_X93Y30.B6      net (fanout=7)        0.234   ftop/ctop/inf/dp1/tlp_postSeqDwell$EN1
    SLICE_X93Y30.B       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_fabMeta<41>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<151>11
    SLICE_X95Y36.B5      net (fanout=13)       0.891   ftop/ctop/inf/dp1/tlp_outF$D_IN<151>1
    SLICE_X95Y36.B       Tilo                  0.068   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<3>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<126>21
    SLICE_X92Y36.A6      net (fanout=17)       0.536   ftop/ctop/inf/dp1/tlp_outF$D_IN<126>2
    SLICE_X92Y36.A       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outDwRemain$D_IN<6>2
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X104Y53.B2     net (fanout=78)       1.760   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X104Y53.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<128>3
    SLICE_X104Y53.A2     net (fanout=3)        0.488   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
    SLICE_X104Y53.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<129>1
    SLICE_X104Y52.DX     net (fanout=2)        0.390   ftop/ctop/inf/dp1/tlp_outF$D_IN<131>
    SLICE_X104Y52.CLK    Tds                   0.380   ftop/ctop/inf/dp1$server_response_get<131>
                                                       ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0
    -------------------------------------------------  ---------------------------
    Total                                      7.623ns (1.261ns logic, 6.362ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_18 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (2.458 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X110Y101.CE    net (fanout=37)       1.400   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X110Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_18
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.757ns logic, 2.820ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_16 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (2.458 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X110Y101.CE    net (fanout=37)       1.400   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X110Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_16
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.757ns logic, 2.820ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (2.458 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X110Y101.CE    net (fanout=37)       1.400   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X110Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_19
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.757ns logic, 2.820ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_17 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.577ns (Levels of Logic = 2)
  Clock Path Skew:      -0.142ns (2.458 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X110Y101.CE    net (fanout=37)       1.400   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X110Y101.CLK   Tceck                 0.284   ftop/ctop$server_response_get<19>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_17
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.757ns logic, 2.820ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.111ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/dp1/tlp_tlpXmtBusy (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.589ns (Levels of Logic = 8)
  Clock Path Skew:      -0.231ns (1.508 - 1.739)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/dp1/tlp_tlpXmtBusy to ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y26.AQ      Tcko                  0.337   ftop/ctop/inf/dp1/tlp_tlpXmtBusy
                                                       ftop/ctop/inf/dp1/tlp_tlpXmtBusy
    SLICE_X95Y28.B1      net (fanout=19)       0.731   ftop/ctop/inf/dp1/tlp_tlpXmtBusy
    SLICE_X95Y28.B       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_xmtMetaInFlight
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead1
    SLICE_X93Y27.C2      net (fanout=1)        0.701   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead2
    SLICE_X93Y27.C       Tilo                  0.068   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead3
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead2
    SLICE_X93Y30.A3      net (fanout=21)       0.597   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dmaXmtMetaHead3
    SLICE_X93Y30.A       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_fabMeta<41>
                                                       ftop/ctop/inf/dp1/tlp_postSeqDwell$EN11
    SLICE_X93Y30.B6      net (fanout=7)        0.234   ftop/ctop/inf/dp1/tlp_postSeqDwell$EN1
    SLICE_X93Y30.B       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_fabMeta<41>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<151>11
    SLICE_X95Y36.B5      net (fanout=13)       0.891   ftop/ctop/inf/dp1/tlp_outF$D_IN<151>1
    SLICE_X95Y36.B       Tilo                  0.068   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<3>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<126>21
    SLICE_X92Y36.A6      net (fanout=17)       0.536   ftop/ctop/inf/dp1/tlp_outF$D_IN<126>2
    SLICE_X92Y36.A       Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outDwRemain$D_IN<6>2
                                                       ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X104Y53.B2     net (fanout=78)       1.760   ftop/ctop/inf/dp1/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X104Y53.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<128>3
    SLICE_X104Y53.A2     net (fanout=3)        0.488   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
    SLICE_X104Y53.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_outF$D_IN<130>
                                                       ftop/ctop/inf/dp1/tlp_outF$D_IN<129>1
    SLICE_X104Y52.DX     net (fanout=2)        0.390   ftop/ctop/inf/dp1/tlp_outF$D_IN<131>
    SLICE_X104Y52.CLK    Tds                   0.380   ftop/ctop/inf/dp1$server_response_get<131>
                                                       ftop/ctop/inf/dp1/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_131_0
    -------------------------------------------------  ---------------------------
    Total                                      7.589ns (1.261ns logic, 6.328ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.113ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/ctop/inf/cp/cpReq_15 (FF)
  Destination:          ftop/ctop/inf/cp/wrkAct_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.752ns (Levels of Logic = 11)
  Clock Path Skew:      -0.066ns (1.054 - 1.120)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/ctop/inf/cp/cpReq_15 to ftop/ctop/inf/cp/wrkAct_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y82.BQ      Tcko                  0.337   ftop/ctop/inf/cp/cpReq<48>
                                                       ftop/ctop/inf/cp/cpReq_15
    SLICE_X70Y83.B3      net (fanout=22)       0.478   ftop/ctop/inf/cp/cpReq<15>
    SLICE_X70Y83.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_10
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>11
    SLICE_X70Y83.A5      net (fanout=6)        0.443   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>1
    SLICE_X70Y83.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_wReset_n_10
                                                       ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o<19>1
    SLICE_X60Y86.C6      net (fanout=10)       0.733   ftop/ctop/inf/cp/cpReq[19]_GND_32_o_equal_912_o
    SLICE_X60Y86.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_T
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F11
    SLICE_X59Y84.B3      net (fanout=33)       0.888   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_F_T_F_T_F1
    SLICE_X59Y84.B       Tilo                  0.068   ftop/ctop/inf/cp/_n13780<3>1
                                                       ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X62Y90.B1      net (fanout=36)       0.884   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X62Y90.B       Tilo                  0.068   ftop/ctop/inf/cp/wci_respF_9/RST_inv
                                                       ftop/ctop/inf/cp/dispatched$EN212_SW0_SW0
    SLICE_X62Y90.A2      net (fanout=1)        0.474   ftop/ctop/inf/cp/N762
    SLICE_X62Y90.A       Tilo                  0.068   ftop/ctop/inf/cp/wci_respF_9/RST_inv
                                                       ftop/ctop/inf/cp/dispatched$EN212_SW0
    SLICE_X66Y88.A6      net (fanout=1)        0.595   ftop/ctop/inf/cp/N754
    SLICE_X66Y88.A       Tilo                  0.068   ftop/ctop/inf/cp/dispatched$EN1110
                                                       ftop/ctop/inf/cp/dispatched$EN212
    SLICE_X66Y88.B3      net (fanout=1)        0.346   ftop/ctop/inf/cp/dispatched$EN2116
    SLICE_X66Y88.B       Tilo                  0.068   ftop/ctop/inf/cp/dispatched$EN1110
                                                       ftop/ctop/inf/cp/dispatched$EN213
    SLICE_X66Y86.D2      net (fanout=3)        0.612   ftop/ctop/inf/cp/dispatched$EN21
    SLICE_X66Y86.D       Tilo                  0.068   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_2
                                                       ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_21
    SLICE_X65Y86.C1      net (fanout=3)        0.604   ftop/ctop/inf/cp/MUX_wrkAct$write_1__SEL_2
    SLICE_X65Y86.C       Tilo                  0.068   ftop/ctop/inf/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_T_T_F
                                                       ftop/ctop/inf/cp/wrkAct$D_IN<2>3
    SLICE_X67Y86.B2      net (fanout=4)        0.608   ftop/ctop/inf/cp/wrkAct$D_IN<2>3
    SLICE_X67Y86.CLK     Tas                   0.070   ftop/ctop/inf/cp/wrkAct<2>
                                                       ftop/ctop/inf/cp/wrkAct$D_IN<0>1
                                                       ftop/ctop/inf/cp/wrkAct_0
    -------------------------------------------------  ---------------------------
    Total                                      7.752ns (1.087ns logic, 6.665ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciDevice_13 (FF)
  Destination:          ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.792ns (Levels of Logic = 10)
  Clock Path Skew:      -0.020ns (0.977 - 0.997)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.069ns

  Clock Uncertainty:          0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciDevice_13 to ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y125.BQ    Tcko                  0.337   ftop/pciDevice<15>
                                                       ftop/pciDevice_13
    SLICE_X130Y126.A1    net (fanout=5)        0.733   ftop/pciDevice<13>
    SLICE_X130Y126.A     Tilo                  0.068   ftop/pciDevice<11>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X130Y127.D5    net (fanout=1)        0.319   ftop/ctop/inf/dp0/tlp_lastMetaV$EN53
    SLICE_X130Y127.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X130Y127.C6    net (fanout=1)        0.123   ftop/ctop/inf/dp0/tlp_lastMetaV$EN54
    SLICE_X130Y127.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_postSeqDwell<1>
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN59
    SLICE_X129Y131.C6    net (fanout=2)        0.386   ftop/ctop/inf/dp0/tlp_lastMetaV$EN5
    SLICE_X129Y131.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV$EN1
    SLICE_X129Y131.D5    net (fanout=61)       0.342   ftop/ctop/inf/dp0/tlp_lastMetaV$EN
    SLICE_X129Y131.D     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
                                                       ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN1
    SLICE_X122Y132.C4    net (fanout=188)      0.553   ftop/ctop/inf/dp0/tlp_lastMetaV_1$EN
    SLICE_X122Y132.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_dmaDoneMark
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg5
    SLICE_X115Y132.D2    net (fanout=178)      0.976   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dmaPullRequestFarMesg
    SLICE_X115Y132.D     Tilo                  0.068   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
                                                       ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header1
    SLICE_X112Y134.C1    net (fanout=132)      0.776   ftop/ctop/inf/dp0/WILL_FIRE_RL_tlp_dataXmt_Header
    SLICE_X112Y134.C     Tilo                  0.068   ftop/ctop/inf/dp0/tlp_outF$D_IN<151>4
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<147>1
    SLICE_X119Y128.D1    net (fanout=55)       1.234   ftop/ctop/inf/dp0/tlp_outF$D_IN<149>
    SLICE_X119Y128.D     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3_SW0
    SLICE_X119Y128.C2    net (fanout=1)        0.463   ftop/ctop/inf/dp0/N532
    SLICE_X119Y128.C     Tilo                  0.068   ftop/ctop/inf/dp0/N532
                                                       ftop/ctop/inf/dp0/tlp_outF$D_IN<5>3
    SLICE_X114Y129.BX    net (fanout=1)        0.466   ftop/ctop/inf/dp0/tlp_outF$D_IN<5>
    SLICE_X114Y129.CLK   Tds                   0.404   ftop/ctop/inf/dp0$server_response_get<7>
                                                       ftop/ctop/inf/dp0/tlp_outF/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_5_0
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (1.421ns logic, 6.371ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_head_wrapped (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_55 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.502ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (2.412 - 2.600)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_head_wrapped to ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y111.AQ    Tcko                  0.337   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A6    net (fanout=8)        0.887   ftop/pciw_i2pAF_head_wrapped
    SLICE_X142Y106.A     Tilo                  0.068   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_i2pAF_enq_update_tail11
    SLICE_X134Y106.A5    net (fanout=39)       0.533   ftop/ctop$EN_server_response_get
    SLICE_X134Y106.A     Tilo                  0.068   ftop/pciw_i2pS<31>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx11
    SLICE_X126Y91.CE     net (fanout=37)       1.325   ftop/ctop/inf/noc_sm0/pktMerge/fo/sdx
    SLICE_X126Y91.CLK    Tceck                 0.284   ftop/ctop$server_response_get<55>
                                                       ftop/ctop/inf/noc_sm0/pktMerge/fo/dreg_55
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.757ns logic, 2.745ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack (hold path):      -0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iAF_tail_wrapped (FF)
  Destination:          ftop/pciw_p2iAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.076ns (1.171 - 1.095)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iAF_tail_wrapped to ftop/pciw_p2iAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y115.CQ    Tcko                  0.098   ftop/pciw_p2iAF_tail_wrapped
                                                       ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.C6    net (fanout=7)        0.107   ftop/pciw_p2iAF_tail_wrapped
    SLICE_X153Y115.CLK   Tah         (-Th)     0.056   ftop/pciw_p2iAF_head_wrapped
                                                       ftop/WILL_FIRE_RL_pciw_p2iAF_deq_update_head11
                                                       ftop/pciw_p2iAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.042ns logic, 0.107ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_1 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.264ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (1.163 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_1 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y104.BQ    Tcko                  0.098   ftop/pciw_p2iS<3>
                                                       ftop/pciw_p2iS_1
    SLICE_X158Y104.BX    net (fanout=1)        0.193   ftop/pciw_p2iS<1>
    SLICE_X158Y104.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<3>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.264ns (0.071ns logic, 0.193ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_29 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.262ns (Levels of Logic = 0)
  Clock Path Skew:      0.071ns (1.162 - 1.091)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_29 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X161Y105.BQ    Tcko                  0.098   ftop/pciw_p2iS<31>
                                                       ftop/pciw_p2iS_29
    SLICE_X158Y103.BX    net (fanout=1)        0.191   ftop/pciw_p2iS<29>
    SLICE_X158Y103.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<31>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.262ns (0.071ns logic, 0.191ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_45 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.075ns (1.167 - 1.092)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_45 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y107.BQ    Tcko                  0.098   ftop/pciw_p2iS<47>
                                                       ftop/pciw_p2iS_45
    SLICE_X158Y107.BX    net (fanout=1)        0.195   ftop/pciw_p2iS<45>
    SLICE_X158Y107.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<47>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_45_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.071ns logic, 0.195ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_89 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.266ns (Levels of Logic = 0)
  Clock Path Skew:      0.074ns (1.165 - 1.091)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_89 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y106.BQ    Tcko                  0.098   ftop/pciw_p2iS<91>
                                                       ftop/pciw_p2iS_89
    SLICE_X158Y106.BX    net (fanout=1)        0.195   ftop/pciw_p2iS<89>
    SLICE_X158Y106.CLK   Tdh         (-Th)     0.027   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<91>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_89_0
    -------------------------------------------------  ---------------------------
    Total                                      0.266ns (0.071ns logic, 0.195ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_9 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.263ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.160 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_9 to ftop/pciw_pciDevice/dD_OUT_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y128.BQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_9
    SLICE_X140Y126.C3    net (fanout=1)        0.241   ftop/pciw_pciDevice/sDataSyncIn<9>
    SLICE_X140Y126.CLK   Tah         (-Th)     0.076   ftop/pciw_pciDevice$dD_OUT<8>
                                                       ftop/pciw_pciDevice/sDataSyncIn<9>_rt
                                                       ftop/pciw_pciDevice/dD_OUT_9
    -------------------------------------------------  ---------------------------
    Total                                      0.263ns (0.022ns logic, 0.241ns route)
                                                       (8.4% logic, 91.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pciDevice/sDataSyncIn_11 (FF)
  Destination:          ftop/pciw_pciDevice/dD_OUT_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.269ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (1.160 - 1.089)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pciDevice/sDataSyncIn_11 to ftop/pciw_pciDevice/dD_OUT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y128.DQ    Tcko                  0.098   ftop/pciw_pciDevice/sDataSyncIn<11>
                                                       ftop/pciw_pciDevice/sDataSyncIn_11
    SLICE_X140Y126.A3    net (fanout=1)        0.246   ftop/pciw_pciDevice/sDataSyncIn<11>
    SLICE_X140Y126.CLK   Tah         (-Th)     0.075   ftop/pciw_pciDevice$dD_OUT<8>
                                                       ftop/pciw_pciDevice/sDataSyncIn<11>_rt
                                                       ftop/pciw_pciDevice/dD_OUT_11
    -------------------------------------------------  ---------------------------
    Total                                      0.269ns (0.023ns logic, 0.246ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_19 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.267ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.160 - 1.092)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_19 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y106.DQ    Tcko                  0.098   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_19
    SLICE_X158Y102.DX    net (fanout=1)        0.207   ftop/pciw_p2iS<19>
    SLICE_X158Y102.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_19_0
    -------------------------------------------------  ---------------------------
    Total                                      0.267ns (0.060ns logic, 0.207ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.011ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_21 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_21 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y40.CQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<20>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_21
    SLICE_X90Y39.CX      net (fanout=2)        0.097   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<21>
    SLICE_X90Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_20
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_21
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.013ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_60 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_60_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.280ns (Levels of Logic = 0)
  Clock Path Skew:      0.078ns (1.171 - 1.093)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_60 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_60_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X152Y109.AQ    Tcko                  0.115   ftop/pciw_p2iS<63>
                                                       ftop/pciw_p2iS_60
    SLICE_X158Y112.AX    net (fanout=1)        0.201   ftop/pciw_p2iS<60>
    SLICE_X158Y112.CLK   Tdh         (-Th)     0.036   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<63>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_60_0
    -------------------------------------------------  ---------------------------
    Total                                      0.280ns (0.079ns logic, 0.201ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMetaBaseMS_20 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMetaBaseMS_20 to ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X90Y40.DQ      Tcko                  0.098   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<20>
                                                       ftop/ctop/inf/dp1/bml_fabMetaBaseMS_20
    SLICE_X90Y39.DX      net (fanout=2)        0.100   ftop/ctop/inf/dp1/bml_fabMetaBaseMS<20>
    SLICE_X90Y39.CLK     Tckdi       (-Th)     0.076   ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_20
                                                       ftop/ctop/inf/dp1/tlp_fabMetaAddrMS_20
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.022ns logic, 0.100ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_18 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.778 - 0.670)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_18 to ftop/gbe0/rxDCPMesg_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y40.CQ     Tcko                  0.098   ftop/gbe0/rxDCPMesg<19>
                                                       ftop/gbe0/rxDCPMesg_18
    SLICE_X155Y39.CX     net (fanout=5)        0.102   ftop/gbe0/rxDCPMesg<18>
    SLICE_X155Y39.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/rxDCPMesg<27>
                                                       ftop/gbe0/rxDCPMesg_26
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.022ns logic, 0.102ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_18 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.274ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (1.160 - 1.092)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_18 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X160Y106.CQ    Tcko                  0.098   ftop/pciw_p2iS<19>
                                                       ftop/pciw_p2iS_18
    SLICE_X158Y102.CX    net (fanout=1)        0.206   ftop/pciw_p2iS<18>
    SLICE_X158Y102.CLK   Tdh         (-Th)     0.030   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<19>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_18_0
    -------------------------------------------------  ---------------------------
    Total                                      0.274ns (0.068ns logic, 0.206ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/rxDCPMesg_16 (FF)
  Destination:          ftop/gbe0/rxDCPMesg_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.778 - 0.670)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/rxDCPMesg_16 to ftop/gbe0/rxDCPMesg_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X154Y40.AQ     Tcko                  0.098   ftop/gbe0/rxDCPMesg<19>
                                                       ftop/gbe0/rxDCPMesg_16
    SLICE_X155Y39.AX     net (fanout=5)        0.103   ftop/gbe0/rxDCPMesg<16>
    SLICE_X155Y39.CLK    Tckdi       (-Th)     0.076   ftop/gbe0/rxDCPMesg<27>
                                                       ftop/gbe0/rxDCPMesg_24
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_p2iS_55 (FF)
  Destination:          ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.276ns (Levels of Logic = 0)
  Clock Path Skew:      0.069ns (1.159 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_p2iS_55 to ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X159Y105.DQ    Tcko                  0.098   ftop/pciw_p2iS<55>
                                                       ftop/pciw_p2iS_55
    SLICE_X158Y101.DX    net (fanout=1)        0.216   ftop/pciw_p2iS<55>
    SLICE_X158Y101.CLK   Tdh         (-Th)     0.038   ftop/ctop/inf/noc_sm0/pktFork/fi$D_OUT<55>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fi/Mshreg_GND_52_o_dat[15][152]_wide_mux_5_OUT_55_0
    -------------------------------------------------  ---------------------------
    Total                                      0.276ns (0.060ns logic, 0.216ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_118 (FF)
  Destination:          ftop/ctop/inf/cpTlp_inF/data1_reg_118 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.768 - 0.661)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_118 to ftop/ctop/inf/cpTlp_inF/data1_reg_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y81.CQ     Tcko                  0.115   ftop/ctop/inf/noc_sm0$c0_request_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_118
    SLICE_X142Y79.CX     net (fanout=2)        0.100   ftop/ctop/inf/noc_sm0$c0_request_get<118>
    SLICE_X142Y79.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cpTlp_inF/data1_reg<119>
                                                       ftop/ctop/inf/cpTlp_inF/data1_reg_118
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_117 (FF)
  Destination:          ftop/ctop/inf/cpTlp_inF/data1_reg_117 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.768 - 0.661)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_117 to ftop/ctop/inf/cpTlp_inF/data1_reg_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y81.BQ     Tcko                  0.115   ftop/ctop/inf/noc_sm0$c0_request_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_117
    SLICE_X142Y79.BX     net (fanout=2)        0.100   ftop/ctop/inf/noc_sm0$c0_request_get<117>
    SLICE_X142Y79.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cpTlp_inF/data1_reg<119>
                                                       ftop/ctop/inf/cpTlp_inF/data1_reg_117
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_116 (FF)
  Destination:          ftop/ctop/inf/cpTlp_inF/data1_reg_116 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 0)
  Clock Path Skew:      0.107ns (0.768 - 0.661)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_116 to ftop/ctop/inf/cpTlp_inF/data1_reg_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y81.AQ     Tcko                  0.115   ftop/ctop/inf/noc_sm0$c0_request_get<119>
                                                       ftop/ctop/inf/noc_sm0/pktFork/fo0/dreg_116
    SLICE_X142Y79.AX     net (fanout=2)        0.100   ftop/ctop/inf/noc_sm0$c0_request_get<116>
    SLICE_X142Y79.CLK    Tckdi       (-Th)     0.089   ftop/ctop/inf/cpTlp_inF/data1_reg<119>
                                                       ftop/ctop/inf/cpTlp_inF/data1_reg_116
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.026ns logic, 0.100ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_18 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_18 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y40.CQ      Tcko                  0.115   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<19>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_18
    SLICE_X88Y38.CX      net (fanout=2)        0.102   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<18>
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<19>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_18
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.020ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/ctop/inf/dp1/bml_fabMesgBaseMS_17 (FF)
  Destination:          ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 0)
  Clock Path Skew:      0.108ns (0.807 - 0.699)
  Source Clock:         ftop/p125clk rising at 8.000ns
  Destination Clock:    ftop/p125clk rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/ctop/inf/dp1/bml_fabMesgBaseMS_17 to ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y40.BQ      Tcko                  0.115   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<19>
                                                       ftop/ctop/inf/dp1/bml_fabMesgBaseMS_17
    SLICE_X88Y38.BX      net (fanout=2)        0.102   ftop/ctop/inf/dp1/bml_fabMesgBaseMS<17>
    SLICE_X88Y38.CLK     Tckdi       (-Th)     0.089   ftop/ctop/inf/dp1/tlp_fabMesgAddrMS<19>
                                                       ftop/ctop/inf/dp1/tlp_fabMesgAddrMS_17
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.026ns logic, 0.102ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_PCICLK / 2 HIGH 50% PRIORITY 100;
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/DCLK
  Location pin: GTXE1_X0Y15.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/DCLK
  Location pin: GTXE1_X0Y14.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/DCLK
  Location pin: GTXE1_X0Y13.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 0.308ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 7.692ns (130.005MHz) (Tgtxper_DCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/DCLK
  Location pin: GTXE1_X0Y12.DCLK
  Clock network: ftop/p125clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% 
PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20750 paths analyzed, 6001 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.963 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y108.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X143Y111.A3    net (fanout=6)        0.883   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.825ns logic, 3.009ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.963 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y108.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X143Y111.A3    net (fanout=6)        0.883   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.825ns logic, 3.009ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.963 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y108.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X143Y111.A3    net (fanout=6)        0.883   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.825ns logic, 3.009ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.834ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.963 - 1.023)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y108.AQ    Tcko                  0.337   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_81
    SLICE_X143Y111.A3    net (fanout=6)        0.883   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<81>
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      3.834ns (0.825ns logic, 3.009ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.963 - 1.040)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y113.BQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X143Y111.A2    net (fanout=8)        0.864   ftop/pciw_preEdge$CLK_VAL
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.825ns logic, 2.990ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.963 - 1.040)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y113.BQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X143Y111.A2    net (fanout=8)        0.864   ftop/pciw_preEdge$CLK_VAL
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.825ns logic, 2.990ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.963 - 1.040)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y113.BQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X143Y111.A2    net (fanout=8)        0.864   ftop/pciw_preEdge$CLK_VAL
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.825ns logic, 2.990ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_preEdge/FRDSE_inst (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.077ns (0.963 - 1.040)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_preEdge/FRDSE_inst to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y113.BQ    Tcko                  0.337   ftop/pciw_preEdge$CLK_VAL
                                                       ftop/pciw_preEdge/FRDSE_inst
    SLICE_X143Y111.A2    net (fanout=8)        0.864   ftop/pciw_preEdge$CLK_VAL
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (0.825ns logic, 2.990ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA13 Tpcicko_MGT2          0.509   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA13    net (fanout=1)        3.183   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<13>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         4.016ns (0.833ns logic, 3.183ns route)
                                                          (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.994ns (Levels of Logic = 0)
  Clock Path Skew:      0.261ns (1.351 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX2DATA15 Tpcicko_MGT2          0.497   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.TXDATA15    net (fanout=1)        3.173   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX2DATA<15>
    GTXE1_X0Y13.TXUSRCLK2   Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ----------------------------------------------------  ---------------------------
    Total                                         3.994ns (0.821ns logic, 3.173ns route)
                                                          (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 0)
  Clock Path Skew:      0.265ns (1.355 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    PCIE_X0Y1.PIPERX2POLARITY Tpcicko_MGT2          0.463   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y13.RXPOLARITY    net (fanout=1)        3.193   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX2POLARITY
    GTXE1_X0Y13.RXUSRCLK2     Tgtxcck_POLARITY      0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
                                                            ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX
    ------------------------------------------------------  ---------------------------
    Total                                           3.980ns (0.787ns logic, 3.193ns route)
                                                            (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (2.441 - 2.594)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y106.AQ    Tcko                  0.381   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A5    net (fanout=8)        0.563   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_63
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.869ns logic, 2.689ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (2.441 - 2.594)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y106.AQ    Tcko                  0.381   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A5    net (fanout=8)        0.563   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_62
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.869ns logic, 2.689ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (2.441 - 2.594)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y106.AQ    Tcko                  0.381   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A5    net (fanout=8)        0.563   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_64
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.869ns logic, 2.689ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.558ns (Levels of Logic = 3)
  Clock Path Skew:      -0.153ns (2.441 - 2.594)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y106.AQ    Tcko                  0.381   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A5    net (fanout=8)        0.563   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A     Tilo                  0.068   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
    SLICE_X139Y108.A1    net (fanout=79)       0.901   ftop/WILL_FIRE_RL_pciw_i2pAF_deq_update_head
    SLICE_X139Y108.A     Tilo                  0.068   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A5    net (fanout=70)       0.480   ftop/MUX_pciw_Prelude_inst_changeSpecialWires_2_rg$write_1__SEL_1
    SLICE_X139Y106.A     Tilo                  0.068   ftop/pciw_i2pS<15>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN1
    SLICE_X140Y109.CE    net (fanout=19)       0.745   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg$EN
    SLICE_X140Y109.CLK   Tceck                 0.284   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<64>
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_61
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.869ns logic, 2.689ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA7 Tpcicko_MGT3          0.580   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA7    net (fanout=1)        3.072   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<7>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.976ns (0.904ns logic, 3.072ns route)
                                                         (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.973ns (Levels of Logic = 0)
  Clock Path Skew:      0.270ns (1.360 - 1.090)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    PCIE_X0Y1.PIPETX3DATA1 Tpcicko_MGT3          0.511   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    GTXE1_X0Y12.TXDATA1    net (fanout=1)        3.138   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPETX3DATA<1>
    GTXE1_X0Y12.TXUSRCLK2  Tgtxcck_TXDATA        0.324   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX
    ---------------------------------------------------  ---------------------------
    Total                                        3.973ns (0.835ns logic, 3.138ns route)
                                                         (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr11_RAMD (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.488 - 1.583)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr11_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y111.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D1    net (fanout=11)       1.017   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X152Y115.C6    net (fanout=142)      0.145   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X152Y115.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X155Y123.A6    net (fanout=84)       0.651   ftop/pciw_fP2I$DEQ
    SLICE_X155Y123.A     Tilo                  0.068   ftop/pciw_fP2I/_n0181_inv
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y135.CE    net (fanout=13)       0.949   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y135.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<63>
                                                       ftop/pciw_fP2I/Mram_arr11_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.949ns logic, 2.762ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr11_RAMC (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.488 - 1.583)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr11_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y111.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D1    net (fanout=11)       1.017   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X152Y115.C6    net (fanout=142)      0.145   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X152Y115.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X155Y123.A6    net (fanout=84)       0.651   ftop/pciw_fP2I$DEQ
    SLICE_X155Y123.A     Tilo                  0.068   ftop/pciw_fP2I/_n0181_inv
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y135.CE    net (fanout=13)       0.949   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y135.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<63>
                                                       ftop/pciw_fP2I/Mram_arr11_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.949ns logic, 2.762ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/pciw_p2iAF_sInReset_isInReset (FF)
  Destination:          ftop/pciw_fP2I/Mram_arr11_RAMD_D1 (RAM)
  Requirement:          4.000ns
  Data Path Delay:      3.711ns (Levels of Logic = 3)
  Clock Path Skew:      -0.095ns (1.488 - 1.583)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/pciw_p2iAF_sInReset_isInReset to ftop/pciw_fP2I/Mram_arr11_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X147Y111.AQ    Tcko                  0.337   ftop/pciw_p2iAF_sInReset_isInReset
                                                       ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D1    net (fanout=11)       1.017   ftop/pciw_p2iAF_sInReset_isInReset
    SLICE_X152Y115.D     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/MUX_pciw_p2iS$write_1__SEL_111
    SLICE_X152Y115.C6    net (fanout=142)      0.145   ftop/MUX_pciw_p2iS$write_1__SEL_11
    SLICE_X152Y115.C     Tilo                  0.068   ftop/MUX_pciw_p2iS$write_1__SEL_11
                                                       ftop/pciw_fP2I$DEQ1
    SLICE_X155Y123.A6    net (fanout=84)       0.651   ftop/pciw_fP2I$DEQ
    SLICE_X155Y123.A     Tilo                  0.068   ftop/pciw_fP2I/_n0181_inv
                                                       ftop/pciw_fP2I/Mmux_BUS_000311
    SLICE_X152Y135.CE    net (fanout=13)       0.949   ftop/pciw_fP2I/BUS_0003
    SLICE_X152Y135.CLK   Tceck                 0.408   ftop/pciw_fP2I/_n0117<63>
                                                       ftop/pciw_fP2I/Mram_arr11_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      3.711ns (0.949ns logic, 2.762ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_54 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.151 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_54 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y100.CQ    Tcko                  0.098   ftop/pciw_i2pS<55>
                                                       ftop/pciw_i2pS_54
    SLICE_X139Y105.B5    net (fanout=1)        0.234   ftop/pciw_i2pS<54>
    SLICE_X139Y105.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<56>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN501
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_54
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.041ns logic, 0.234ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_4 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.278ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.150 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_4 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y101.AQ    Tcko                  0.115   ftop/pciw_i2pS<7>
                                                       ftop/pciw_i2pS_4
    SLICE_X136Y106.D5    net (fanout=1)        0.240   ftop/pciw_i2pS<4>
    SLICE_X136Y106.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<4>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN451
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.278ns (0.038ns logic, 0.240ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_41 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.275ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.153 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_41 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y108.BQ    Tcko                  0.115   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_41
    SLICE_X137Y108.A5    net (fanout=1)        0.215   ftop/pciw_i2pS<41>
    SLICE_X137Y108.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<44>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN361
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_41
    -------------------------------------------------  ---------------------------
    Total                                      0.275ns (0.060ns logic, 0.215ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_43 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (1.153 - 1.072)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_43 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y108.DQ    Tcko                  0.115   ftop/pciw_i2pS<43>
                                                       ftop/pciw_i2pS_43
    SLICE_X137Y108.C5    net (fanout=1)        0.220   ftop/pciw_i2pS<43>
    SLICE_X137Y108.CLK   Tah         (-Th)     0.056   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<44>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN381
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_43
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.059ns logic, 0.220ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_2 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.104ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.762 - 0.668)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_2 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y115.BQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<3>
                                                       ftop/pciw_fI2P/D_OUT_2
    SLICE_X151Y117.B4    net (fanout=1)        0.143   ftop/pciw_fI2P$D_OUT<2>
    SLICE_X151Y117.B     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<11>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td231
    PCIE_X0Y1.TRNTD2     net (fanout=1)        0.308   ftop/pciw_pci0_pcie_ep$trn_td<2>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.479   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.104ns (-0.347ns logic, 0.451ns route)
                                                       (-333.7% logic, 433.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.010ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pAF_tail_wrapped (FF)
  Destination:          ftop/pciw_i2pAF_head_wrapped (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.279ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.161 - 1.081)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pAF_tail_wrapped to ftop/pciw_i2pAF_head_wrapped
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y106.AQ    Tcko                  0.115   ftop/pciw_i2pAF_tail_wrapped
                                                       ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.A5    net (fanout=8)        0.219   ftop/pciw_i2pAF_tail_wrapped
    SLICE_X143Y111.CLK   Tah         (-Th)     0.055   ftop/pciw_i2pAF_head_wrapped
                                                       ftop/mux76131
                                                       ftop/pciw_i2pAF_head_wrapped
    -------------------------------------------------  ---------------------------
    Total                                      0.279ns (0.060ns logic, 0.219ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_59 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.288ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.154 - 1.069)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_59 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y99.DQ     Tcko                  0.098   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_59
    SLICE_X138Y107.C6    net (fanout=1)        0.266   ftop/pciw_i2pS<59>
    SLICE_X138Y107.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<60>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN551
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_59
    -------------------------------------------------  ---------------------------
    Total                                      0.288ns (0.022ns logic, 0.266ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_3 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.762 - 0.668)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_3 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y115.DQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<3>
                                                       ftop/pciw_fI2P/D_OUT_3
    SLICE_X150Y117.D4    net (fanout=1)        0.149   ftop/pciw_fI2P$D_OUT<3>
    SLICE_X150Y117.D     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<3>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td341
    PCIE_X0Y1.TRNTD3     net (fanout=1)        0.310   ftop/pciw_pci0_pcie_ep$trn_td<3>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.482   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (-0.350ns logic, 0.459ns route)
                                                       (-321.1% logic, 421.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_106 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr8_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.282ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (1.157 - 1.079)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_106 to ftop/pciw_fI2P/Mram_arr8_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y109.CQ    Tcko                  0.098   ftop/pciw_i2pS<107>
                                                       ftop/pciw_i2pS_106
    SLICE_X137Y110.A6    net (fanout=1)        0.081   ftop/pciw_i2pS<106>
    SLICE_X137Y110.A     Tilo                  0.034   ftop/pciw_fI2P$D_OUT<43>
                                                       ftop/mux3611
    SLICE_X138Y110.AI    net (fanout=2)        0.156   ftop/pciw_fI2P$D_IN<42>
    SLICE_X138Y110.CLK   Tdh         (-Th)     0.087   ftop/pciw_fI2P/_n0117<47>
                                                       ftop/pciw_fI2P/Mram_arr8_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.282ns (0.045ns logic, 0.237ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_57 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.085ns (1.154 - 1.069)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_57 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y99.BQ     Tcko                  0.098   ftop/pciw_i2pS<59>
                                                       ftop/pciw_i2pS_57
    SLICE_X138Y107.A6    net (fanout=1)        0.269   ftop/pciw_i2pS<57>
    SLICE_X138Y107.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<60>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN531
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_57
    -------------------------------------------------  ---------------------------
    Total                                      0.291ns (0.022ns logic, 0.269ns route)
                                                       (7.6% logic, 92.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_0 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.290ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (1.155 - 1.071)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_0 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y104.AQ    Tcko                  0.115   ftop/pciw_i2pS<3>
                                                       ftop/pciw_i2pS_0
    SLICE_X139Y108.B5    net (fanout=1)        0.232   ftop/pciw_i2pS<0>
    SLICE_X139Y108.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<0>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN110
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.290ns (0.058ns logic, 0.232ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_104 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr7_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.287ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.159 - 1.079)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_104 to ftop/pciw_fI2P/Mram_arr7_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y109.AQ    Tcko                  0.098   ftop/pciw_i2pS<107>
                                                       ftop/pciw_i2pS_104
    SLICE_X143Y109.A6    net (fanout=1)        0.140   ftop/pciw_i2pS<104>
    SLICE_X143Y109.A     Tilo                  0.034   ftop/pciw_fI2P$D_OUT<41>
                                                       ftop/mux3411
    SLICE_X142Y109.CI    net (fanout=2)        0.100   ftop/pciw_fI2P$D_IN<40>
    SLICE_X142Y109.CLK   Tdh         (-Th)     0.085   ftop/pciw_fI2P/_n0117<41>
                                                       ftop/pciw_fI2P/Mram_arr7_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.287ns (0.047ns logic, 0.240ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_21 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.293ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.147 - 1.061)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_21 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y103.BQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_21
    SLICE_X136Y103.A6    net (fanout=1)        0.271   ftop/pciw_i2pS<21>
    SLICE_X136Y103.CLK   Tah         (-Th)     0.076   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN141
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.293ns (0.022ns logic, 0.271ns route)
                                                       (7.5% logic, 92.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_0 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.100ns (Levels of Logic = 1)
  Clock Path Skew:      0.082ns (0.533 - 0.451)
  Source Clock:         ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep/ep/pipe_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_0 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X149Y125.AQ      Tcko                  0.098   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<3>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q_0
    SLICE_X148Y123.A5      net (fanout=2)        0.120   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/gt_rxdata_q<0>
    SLICE_X148Y123.A       Tilo                  0.034   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<0>
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX_RX_VALID_FILTER/Mmux_USER_RXDATA<7:0>11
    PCIE_X0Y1.PIPERX3DATA0 net (fanout=1)        0.253   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/PIPERX3DATA<0>
    PCIE_X0Y1.PIPECLK      Tpcickc_MGT3(-Th)     0.405   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                         ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.100ns (-0.273ns logic, 0.373ns route)
                                                         (-273.0% logic, 373.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.021ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_22 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.086ns (1.147 - 1.061)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_22 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X131Y103.CQ    Tcko                  0.098   ftop/pciw_i2pS<23>
                                                       ftop/pciw_i2pS_22
    SLICE_X136Y103.B4    net (fanout=1)        0.275   ftop/pciw_i2pS<22>
    SLICE_X136Y103.CLK   Tah         (-Th)     0.077   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<24>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN151
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_22
    -------------------------------------------------  ---------------------------
    Total                                      0.296ns (0.021ns logic, 0.275ns route)
                                                       (7.1% logic, 92.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_fI2P/D_OUT_8 (FF)
  Destination:          ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.094ns (0.762 - 0.668)
  Source Clock:         ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_fI2P/D_OUT_8 to ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X150Y114.BQ    Tcko                  0.098   ftop/pciw_fI2P$D_OUT<9>
                                                       ftop/pciw_fI2P/D_OUT_8
    SLICE_X150Y118.A5    net (fanout=1)        0.173   ftop/pciw_fI2P$D_OUT<8>
    SLICE_X150Y118.A     Tilo                  0.034   ftop/pciw_pci0_pcie_ep$trn_td<8>
                                                       ftop/Mmux_pciw_pci0_pcie_ep$trn_td631
    PCIE_X0Y1.TRNTD8     net (fanout=1)        0.314   ftop/pciw_pci0_pcie_ep$trn_td<8>
    PCIE_X0Y1.USERCLK    Tpcickd_TRN (-Th)     0.502   ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
                                                       ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (-0.370ns logic, 0.487ns route)
                                                       (-316.2% logic, 416.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_134 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_70 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.083ns (1.156 - 1.073)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_134 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X135Y107.CQ    Tcko                  0.098   ftop/pciw_i2pS<135>
                                                       ftop/pciw_i2pS_134
    SLICE_X139Y109.B4    net (fanout=3)        0.254   ftop/pciw_i2pS<134>
    SLICE_X139Y109.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<79>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN681
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_70
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.041ns logic, 0.254ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_5 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.301ns (Levels of Logic = 1)
  Clock Path Skew:      0.087ns (1.152 - 1.065)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_5 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X132Y101.BQ    Tcko                  0.115   ftop/pciw_i2pS<7>
                                                       ftop/pciw_i2pS_5
    SLICE_X137Y107.A5    net (fanout=1)        0.241   ftop/pciw_i2pS<5>
    SLICE_X137Y107.CLK   Tah         (-Th)     0.055   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<8>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN561
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_5
    -------------------------------------------------  ---------------------------
    Total                                      0.301ns (0.060ns logic, 0.241ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_50 (FF)
  Destination:          ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.303ns (Levels of Logic = 1)
  Clock Path Skew:      0.088ns (1.147 - 1.059)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_50 to ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X128Y103.CQ    Tcko                  0.115   ftop/pciw_i2pS<51>
                                                       ftop/pciw_i2pS_50
    SLICE_X137Y103.B5    net (fanout=1)        0.245   ftop/pciw_i2pS<50>
    SLICE_X137Y103.CLK   Tah         (-Th)     0.057   ftop/pciw_Prelude_inst_changeSpecialWires_2_rg<52>
                                                       ftop/Mmux_pciw_Prelude_inst_changeSpecialWires_2_rg$D_IN461
                                                       ftop/pciw_Prelude_inst_changeSpecialWires_2_rg_50
    -------------------------------------------------  ---------------------------
    Total                                      0.303ns (0.058ns logic, 0.245ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.026ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/pciw_i2pS_105 (FF)
  Destination:          ftop/pciw_fI2P/Mram_arr7_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.295ns (Levels of Logic = 1)
  Clock Path Skew:      0.080ns (1.159 - 1.079)
  Source Clock:         ftop/p125clk rising at 0.000ns
  Destination Clock:    ftop/pciw_pci0_pcie_ep$trn_clk rising at 0.000ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: ftop/pciw_i2pS_105 to ftop/pciw_fI2P/Mram_arr7_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X137Y109.BQ    Tcko                  0.098   ftop/pciw_i2pS<107>
                                                       ftop/pciw_i2pS_105
    SLICE_X143Y109.C5    net (fanout=1)        0.161   ftop/pciw_i2pS<105>
    SLICE_X143Y109.C     Tilo                  0.034   ftop/pciw_fI2P$D_OUT<41>
                                                       ftop/mux3511
    SLICE_X142Y109.CX    net (fanout=2)        0.055   ftop/pciw_fI2P$D_IN<41>
    SLICE_X142Y109.CLK   Tdh         (-Th)     0.053   ftop/pciw_fI2P/_n0117<41>
                                                       ftop/pciw_fI2P/Mram_arr7_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.295ns (0.079ns logic, 0.216ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_PCICLK HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y15.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y15.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y15.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[0].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y15.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y14.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y14.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y14.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[1].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y14.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y13.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y13.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y13.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[2].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y13.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK
  Location pin: GTXE1_X0Y12.RXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/RXUSRCLK2
  Location pin: GTXE1_X0Y12.RXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK
  Location pin: GTXE1_X0Y12.TXUSRCLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tgtxper_USRCLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_gt_i/gtx_v6_i/GTXD[3].GTX/TXUSRCLK2
  Location pin: GTXE1_X0Y12.TXUSRCLK2
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y1.PIPECLK
  Clock network: ftop/pciw_pci0_pcie_ep/ep/pipe_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X8Y28.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKB)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_tx/brams[3].ram/use_ramb36.ramb36/CLKBWRCLKL
  Location pin: RAMB36_X8Y28.CLKBWRCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------
Slack: 1.778ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Logical resource: ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_bram_i/pcie_brams_rx/brams[3].ram/use_ramb36.ramb36/CLKARDCLKL
  Location pin: RAMB36_X6Y26.CLKARDCLKL
  Clock network: ftop/pciw_pci0_pcie_ep$trn_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2549 paths analyzed, 537 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.431ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.569ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.409ns (Levels of Logic = 3)
  Clock Path Skew:      0.013ns (0.768 - 0.755)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y35.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A4     net (fanout=4)        1.873   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X114Y21.B1     net (fanout=2)        0.600   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.409ns (0.903ns logic, 4.506ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.419ns (Levels of Logic = 3)
  Clock Path Skew:      0.044ns (0.987 - 0.943)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A5     net (fanout=14)       1.927   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X114Y21.B1     net (fanout=2)        0.600   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      5.419ns (0.859ns logic, 4.560ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.030ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.870ns (Levels of Logic = 4)
  Clock Path Skew:      -0.065ns (0.768 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D1      net (fanout=2)        0.973   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X114Y21.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.870ns (0.971ns logic, 3.899ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.747 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D1      net (fanout=2)        0.973   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.937ns logic, 3.798ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.747 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D1      net (fanout=2)        0.973   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.937ns logic, 3.798ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.747 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D1      net (fanout=2)        0.973   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.937ns logic, 3.798ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDVD (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.735ns (Levels of Logic = 4)
  Clock Path Skew:      -0.086ns (0.747 - 0.833)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDVD to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDVD
                                                       ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D1      net (fanout=2)        0.973   ftop/gbe0/gmac/rxRS_rxDVD
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.735ns (0.937ns logic, 3.798ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.684ns (Levels of Logic = 3)
  Clock Path Skew:      -0.108ns (0.768 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y3.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X127Y8.C5      net (fanout=5)        0.970   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X114Y21.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.684ns (0.903ns logic, 3.781ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.747 - 0.755)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y35.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A4     net (fanout=4)        1.873   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.869ns logic, 3.853ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.747 - 0.755)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y35.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A4     net (fanout=4)        1.873   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.869ns logic, 3.853ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.747 - 0.755)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y35.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A4     net (fanout=4)        1.873   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.869ns logic, 3.853ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.235ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.722ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.747 - 0.755)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxDV to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y35.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A4     net (fanout=4)        1.873   ftop/gbe0/gmac/rxRS_rxDV
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (0.869ns logic, 3.853ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.711ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.088 - 0.099)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y18.CQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X127Y8.D6      net (fanout=19)       0.858   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X114Y21.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.711ns (0.927ns logic, 3.784ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.966 - 0.943)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A5     net (fanout=14)       1.927   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.825ns logic, 3.907ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.966 - 0.943)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A5     net (fanout=14)       1.927   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.825ns logic, 3.907ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.966 - 0.943)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A5     net (fanout=14)       1.927   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.825ns logic, 3.907ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.023ns (0.966 - 0.943)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxER to ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y46.DQ     Tcko                  0.337   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A5     net (fanout=14)       1.927   ftop/gbe0/gmac/rxRS_rxER
    SLICE_X118Y15.A      Tilo                  0.068   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance1
    SLICE_X115Y22.A1     net (fanout=11)       1.132   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X115Y22.A      Tilo                  0.068   ftop/gbe0/gmac/N0
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A5     net (fanout=2)        0.297   ftop/gbe0/gmac/rxRS_rxActive$EN1
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.732ns (0.825ns logic, 3.907ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_crcEnd (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.650ns (Levels of Logic = 4)
  Clock Path Skew:      -0.049ns (0.768 - 0.817)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_crcEnd to ftop/gbe0/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y13.AQ     Tcko                  0.381   ftop/gbe0/gmac/rxRS_crcEnd
                                                       ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X127Y8.D4      net (fanout=12)       0.753   ftop/gbe0/gmac/rxRS_crcEnd
    SLICE_X127Y8.D       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance_SW0
    SLICE_X127Y8.C6      net (fanout=2)        0.115   ftop/gbe0/gmac/N2
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X114Y21.B3     net (fanout=2)        0.340   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X114Y21.B      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/rxRS_rxActive$EN2
    SLICE_X123Y13.CE     net (fanout=1)        0.901   ftop/gbe0/gmac/rxRS_rxActive$EN
    SLICE_X123Y13.CLK    Tceck                 0.318   ftop/gbe0/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      4.650ns (0.971ns logic, 3.679ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.747 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y3.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X127Y8.C5      net (fanout=5)        0.970   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.869ns logic, 3.680ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.549ns (Levels of Logic = 3)
  Clock Path Skew:      -0.129ns (0.747 - 0.876)
  Source Clock:         ftop/rxclkBnd rising at 0.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y3.CQ      Tcko                  0.381   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
                                                       ftop/gbe0/gmac/rxRS_rxF/sNotFullReg
    SLICE_X127Y8.C5      net (fanout=5)        0.970   ftop/gbe0/gmac/rxRS_rxF$sFULL_N
    SLICE_X127Y8.C       Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxAPipe<5>
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A2     net (fanout=44)       1.570   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_ingress_noadvance
    SLICE_X114Y21.A      Tilo                  0.068   ftop/ctop/inf/dp1/tlp_inF/sdx_REPLICA_19
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame1
    SLICE_X115Y21.A1     net (fanout=2)        0.589   ftop/gbe0/gmac/WILL_FIRE_RL_rxRS_end_frame
    SLICE_X115Y21.A      Tilo                  0.068   ftop/gbe0/gmac/_n0450_inv
                                                       ftop/gbe0/gmac/_n0450_inv1
    SLICE_X116Y19.CE     net (fanout=1)        0.551   ftop/gbe0/gmac/_n0450_inv
    SLICE_X116Y19.CLK    Tceck                 0.284   ftop/gbe0/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (0.869ns logic, 3.680ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.099ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.065 - 0.054)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X140Y6.D1      net (fanout=3)        0.280   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X140Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<6>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.099ns (-0.181ns logic, 0.280ns route)
                                                       (-182.8% logic, 282.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.102ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y6.BQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_9
    SLICE_X125Y5.BX      net (fanout=2)        0.092   ftop/gbe0/gmac/rxRS_rxPipe<9>
    SLICE_X125Y5.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (0.022ns logic, 0.092ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_22 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.117ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_22 to ftop/gbe0/gmac/rxRS_rxPipe_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y6.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_22
    SLICE_X123Y5.CX      net (fanout=2)        0.095   ftop/gbe0/gmac/rxRS_rxPipe<22>
    SLICE_X123Y5.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_30
    -------------------------------------------------  ---------------------------
    Total                                      0.117ns (0.022ns logic, 0.095ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.144ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.416 - 0.377)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y2.AQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X142Y6.D1      net (fanout=3)        0.325   ftop/gbe0/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X142Y6.CLK     Tah         (-Th)     0.279   ftop/gbe0/gmac/rxRS_rxF/_n0110<5>
                                                       ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.144ns (-0.181ns logic, 0.325ns route)
                                                       (-125.7% logic, 225.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_10 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_10 to ftop/gbe0/gmac/rxRS_rxPipe_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y6.CQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<11>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_10
    SLICE_X125Y5.CX      net (fanout=2)        0.096   ftop/gbe0/gmac/rxRS_rxPipe<10>
    SLICE_X125Y5.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_18
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.022ns logic, 0.096ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.119ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.066 - 0.053)
  Source Clock:         ftop/rxclkBnd rising at 8.000ns
  Destination Clock:    ftop/rxclkBnd rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y5.DQ      Tcko                  0.098   ftop/gbe0/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_19
    SLICE_X125Y3.DX      net (fanout=2)        0.097   ftop/gbe0/gmac/rxRS_rxPipe<19>
    SLICE_X125Y3.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.119ns (0.022ns logic, 0.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_RX_CLK = PERIOD TIMEGRP "GMII_RX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.668ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.332ns (300.120MHz) (Tbrper_I)
  Physical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Logical resource: ftop/gbe0/gmac/rxClk_BUFR/I
  Location pin: BUFR_X2Y3.I
  Clock network: ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem24/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem23/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/DP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem22/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<6>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem21/SP/CLK
  Location pin: SLICE_X140Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA/CLK
  Location pin: SLICE_X142Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/gbe0/gmac/rxRS_rxF/_n0110<5>/CLK
  Logical resource: ftop/gbe0/gmac/rxRS_rxF/Mram_fifoMem1_RAMA_D1/CLK
  Location pin: SLICE_X142Y6.CLK
  Clock network: ftop/rxclkBnd
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7025 paths analyzed, 696 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.626ns.
--------------------------------------------------------------------------------
Slack (setup path):     3.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.501ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.610 - 1.700)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y31.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X114Y30.A4     net (fanout=4)        0.413   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X114Y30.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y69.SR      net (fanout=11)       2.990   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y69.CLK     Tosrck                0.693   gmii_txd_5_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_5
    -------------------------------------------------  ---------------------------
    Total                                      4.501ns (1.098ns logic, 3.403ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.970 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X142Y7.CE      net (fanout=3)        0.902   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X142Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.937ns logic, 3.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.970 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X142Y7.CE      net (fanout=3)        0.902   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X142Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.937ns logic, 3.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.970 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X142Y7.CE      net (fanout=3)        0.902   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X142Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.937ns logic, 3.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.970 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X142Y7.CE      net (fanout=3)        0.902   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X142Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (0.937ns logic, 3.627ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y11.CE     net (fanout=3)        0.379   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.825ns logic, 3.655ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y11.CE     net (fanout=3)        0.379   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.825ns logic, 3.655ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y11.CE     net (fanout=3)        0.379   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.825ns logic, 3.655ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.480ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.089 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y11.CE     net (fanout=3)        0.379   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y11.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      4.480ns (0.825ns logic, 3.655ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X139Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X139Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.971ns logic, 3.492ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X139Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X139Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.971ns logic, 3.492ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.463ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X139Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X139Y7.CLK     Tceck                 0.318   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.971ns logic, 3.492ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_11 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y13.CE     net (fanout=3)        0.368   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_11
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.825ns logic, 3.644ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_10 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y13.CE     net (fanout=3)        0.368   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_10
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.825ns logic, 3.644ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_9 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y13.CE     net (fanout=3)        0.368   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_9
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.825ns logic, 3.644ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_lenCnt_value_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.088 - 0.106)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_lenCnt_value_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X118Y25.B2     net (fanout=33)       1.712   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X118Y25.B      Tilo                  0.068   ftop/gbe0/gmac/txRS_txDV
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS1
    SLICE_X129Y12.C4     net (fanout=9)        1.176   ftop/gbe0/gmac/WILL_FIRE_RL_txRS_egress_FCS
    SLICE_X129Y12.C      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv11
                                                       ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D4     net (fanout=1)        0.388   ftop/gbe0/gmac/_n0435_inv2
    SLICE_X129Y11.D      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/_n0435_inv3
    SLICE_X128Y13.CE     net (fanout=3)        0.368   ftop/gbe0/gmac/_n0435_inv
    SLICE_X128Y13.CLK    Tceck                 0.284   ftop/gbe0/gmac/txRS_lenCnt_value<11>
                                                       ftop/gbe0/gmac/txRS_lenCnt_value_8
    -------------------------------------------------  ---------------------------
    Total                                      4.469ns (0.825ns logic, 3.644ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_txRst/reset_hold_1 (FF)
  Destination:          ftop/gbe0/gmac/txRS_iobTxData_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.383ns (Levels of Logic = 1)
  Clock Path Skew:      -0.090ns (1.610 - 1.700)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_txRst/reset_hold_1 to ftop/gbe0/gmac/txRS_iobTxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X115Y31.BQ     Tcko                  0.337   ftop/gbe0/gmac/txRS_txRst/reset_hold<0>
                                                       ftop/gbe0/gmac/txRS_txRst/reset_hold_1
    SLICE_X114Y30.A4     net (fanout=4)        0.413   ftop/gbe0/gmac/txRS_txRst$OUT_RST
    SLICE_X114Y30.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
                                                       ftop/gbe0/gmac/txRS_iobTxClk_reset/RESET_OUT1_INV_0
    OLOGIC_X2Y68.SR      net (fanout=11)       2.872   ftop/gbe0/gmac/txRS_iobTxClk_reset$RESET_OUT
    OLOGIC_X2Y68.CLK     Tosrck                0.693   gmii_txd_4_OBUF
                                                       ftop/gbe0/gmac/txRS_iobTxData_4
    -------------------------------------------------  ---------------------------
    Total                                      4.383ns (1.098ns logic, 3.285ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X138Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X138Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_1
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.937ns logic, 3.492ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X138Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X138Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.937ns logic, 3.492ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.429ns (Levels of Logic = 4)
  Clock Path Skew:      -0.030ns (0.965 - 0.995)
  Source Clock:         ftop/sys1_clk$O rising at 0.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_3 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.DQ     Tcko                  0.381   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    SLICE_X127Y12.D2     net (fanout=2)        0.599   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
    SLICE_X127Y12.D      Tilo                  0.068   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o<4>1
    SLICE_X123Y18.B4     net (fanout=7)        0.808   ftop/gbe0/gmac/txRS_ifgCnt_value[4]_GND_217_o_equal_4_o
    SLICE_X123Y18.B      Tilo                  0.068   ftop/gbe0/gmac/rxRS_rxOperateS$dD_OUT
                                                       ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_11
    SLICE_X129Y11.B4     net (fanout=11)       0.844   ftop/gbe0/gmac/MUX_txRS_crc$add_1__SEL_1
    SLICE_X129Y11.B      Tilo                  0.068   ftop/gbe0/gmac/_n0435_inv
                                                       ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A3     net (fanout=3)        0.474   ftop/gbe0/gmac/txRS_txF$dDEQ
    SLICE_X130Y11.A      Tilo                  0.068   ftop/gbe0/gmac/txRS_txF$dEMPTY_N
                                                       ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o1
    SLICE_X138Y7.CE      net (fanout=3)        0.767   ftop/gbe0/gmac/txRS_txF/dNotEmptyReg_PWR_202_o_MUX_11458_o
    SLICE_X138Y7.CLK     Tceck                 0.284   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      4.429ns (0.937ns logic, 3.492ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.091ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.103ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dSyncReg1_4 to ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y4.DQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
                                                       ftop/gbe0/gmac/txRS_txF/dSyncReg1_4
    SLICE_X144Y4.AX      net (fanout=1)        0.094   ftop/gbe0/gmac/txRS_txF/dSyncReg1<4>
    SLICE_X144Y4.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dEnqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.103ns (0.009ns logic, 0.094ns route)
                                                       (8.7% logic, 91.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/phyRst/rstSync/reset_hold_0 (FF)
  Destination:          ftop/gbe0/phyRst/rstSync/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/phyRst/rstSync/reset_hold_0 to ftop/gbe0/phyRst/rstSync/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y41.AQ     Tcko                  0.098   ftop/gbe0/phyRst/rstSync/reset_hold<0>
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_0
    SLICE_X107Y42.AX     net (fanout=1)        0.093   ftop/gbe0/phyRst/rstSync/reset_hold<0>
    SLICE_X107Y42.CLK    Tckdi       (-Th)     0.076   gmii_rstn_OBUF
                                                       ftop/gbe0/phyRst/rstSync/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.022ns logic, 0.093ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.109ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X139Y7.A5      net (fanout=2)        0.066   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X139Y7.CLK     Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<3>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.043ns logic, 0.066ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.116ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_2 to ftop/gbe0/gmac/txRS_ifgCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.CQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    SLICE_X126Y12.C5     net (fanout=3)        0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<2>
    SLICE_X126Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<2>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.039ns logic, 0.077ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/txRS_isSOF (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.118ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_isSOF to ftop/gbe0/gmac/txRS_isSOF
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y12.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF
    SLICE_X125Y12.A5     net (fanout=10)       0.075   ftop/gbe0/gmac/txRS_isSOF
    SLICE_X125Y12.CLK    Tah         (-Th)     0.055   ftop/gbe0/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/txRS_isSOF$D_IN1
                                                       ftop/gbe0/gmac/txRS_isSOF
    -------------------------------------------------  ---------------------------
    Total                                      0.118ns (0.043ns logic, 0.075ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.119ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.158ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.480 - 0.441)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y7.AQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_4
    SLICE_X142Y7.DX      net (fanout=2)        0.149   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<4>
    SLICE_X142Y7.CLK     Tckdi       (-Th)     0.089   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<4>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.158ns (0.009ns logic, 0.149ns route)
                                                       (5.7% logic, 94.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.122ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_0 to ftop/gbe0/gmac/txRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y20.AQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_0
    SLICE_X121Y20.D5     net (fanout=7)        0.081   ftop/gbe0/gmac/txRS_preambleCnt_value<0>
    SLICE_X121Y20.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.122ns (0.041ns logic, 0.081ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.125ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.125ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X139Y7.CX      net (fanout=2)        0.103   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X139Y7.CLK     Tckdi       (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.125ns (0.022ns logic, 0.103ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y7.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    SLICE_X138Y7.C5      net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<2>
    SLICE_X138Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_1_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_2
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X126Y12.A5     net (fanout=5)        0.087   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X126Y12.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<0>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      0.126ns (0.039ns logic, 0.087ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_emitFCS_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_emitFCS_2 to ftop/gbe0/gmac/txRS_emitFCS_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y14.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    SLICE_X129Y14.C5     net (fanout=33)       0.086   ftop/gbe0/gmac/txRS_emitFCS<2>
    SLICE_X129Y14.CLK    Tah         (-Th)     0.056   ftop/gbe0/gmac/txRS_emitFCS<2>
                                                       ftop/gbe0/gmac/Mcount_txRS_emitFCS_xor<2>11
                                                       ftop/gbe0/gmac/txRS_emitFCS_2
    -------------------------------------------------  ---------------------------
    Total                                      0.128ns (0.042ns logic, 0.086ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_ifgCnt_value_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_ifgCnt_value_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.129ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_ifgCnt_value_0 to ftop/gbe0/gmac/txRS_ifgCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X126Y12.AQ     Tcko                  0.115   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_0
    SLICE_X126Y12.D5     net (fanout=5)        0.091   ftop/gbe0/gmac/txRS_ifgCnt_value<0>
    SLICE_X126Y12.CLK    Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_ifgCnt_value<3>
                                                       ftop/gbe0/gmac/Mcount_txRS_ifgCnt_value_xor<3>11
                                                       ftop/gbe0/gmac/txRS_ifgCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      0.129ns (0.038ns logic, 0.091ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_31 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_30 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.061 - 0.049)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_31 to ftop/gbe0/gmac/txRS_crc/rRemainder_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X127Y12.BQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_31
    SLICE_X127Y11.D6     net (fanout=16)       0.101   ftop/gbe0/gmac/txRS_crc/rRemainder<31>
    SLICE_X127Y11.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_crc/rRemainder<30>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<30>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_30
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.132ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X138Y7.A5      net (fanout=6)        0.093   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X138Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_INV_3954_o1_INV_0
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    -------------------------------------------------  ---------------------------
    Total                                      0.132ns (0.039ns logic, 0.093ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_preambleCnt_value_2 (FF)
  Destination:          ftop/gbe0/gmac/txRS_preambleCnt_value_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.169ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.457 - 0.420)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_preambleCnt_value_2 to ftop/gbe0/gmac/txRS_preambleCnt_value_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X121Y20.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_2
    SLICE_X119Y20.B5     net (fanout=5)        0.128   ftop/gbe0/gmac/txRS_preambleCnt_value<2>
    SLICE_X119Y20.CLK    Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_preambleCnt_value<4>
                                                       ftop/gbe0/gmac/Mcount_txRS_preambleCnt_value_xor<4>11
                                                       ftop/gbe0/gmac/txRS_preambleCnt_value_4
    -------------------------------------------------  ---------------------------
    Total                                      0.169ns (0.041ns logic, 0.128ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_unfD (FF)
  Destination:          ftop/gbe0/gmac/txRS_unfBit/sSyncReg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.170ns (Levels of Logic = 1)
  Clock Path Skew:      0.037ns (0.454 - 0.417)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_unfD to ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X129Y16.CQ     Tcko                  0.098   ftop/gbe0/gmac/txRS_unfD
                                                       ftop/gbe0/gmac/txRS_unfD
    SLICE_X126Y16.A4     net (fanout=1)        0.148   ftop/gbe0/gmac/txRS_unfD
    SLICE_X126Y16.CLK    Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_unfBit/sSyncReg
                                                       ftop/gbe0/gmac/txRS_unfBit$sD_IN11
                                                       ftop/gbe0/gmac/txRS_unfBit/sSyncReg
    -------------------------------------------------  ---------------------------
    Total                                      0.170ns (0.022ns logic, 0.148ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.135ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y7.AQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_0
    SLICE_X138Y7.D5      net (fanout=6)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<0>
    SLICE_X138Y7.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<3>
                                                       ftop/gbe0/gmac/txRS_txF/Mxor_dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT_2_xo<0>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.135ns (0.038ns logic, 0.097ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_26 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.137ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_26 to ftop/gbe0/gmac/txRS_crc/rRemainder_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y8.CQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_26
    SLICE_X124Y8.B5      net (fanout=16)       0.099   ftop/gbe0/gmac/txRS_crc/rRemainder<26>
    SLICE_X124Y8.CLK     Tah         (-Th)     0.077   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<25>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_25
    -------------------------------------------------  ---------------------------
    Total                                      0.137ns (0.038ns logic, 0.099ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Destination:          ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5 to ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X139Y7.BQ      Tcko                  0.098   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    SLICE_X139Y7.B4      net (fanout=2)        0.097   ftop/gbe0/gmac/txRS_txF/dGDeqPtr1<5>
    SLICE_X139Y7.CLK     Tah         (-Th)     0.057   ftop/gbe0/gmac/txRS_txF/dGDeqPtr<5>
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1[0]_dGDeqPtr1[5]_xor_27_OUT<4>1
                                                       ftop/gbe0/gmac/txRS_txF/dGDeqPtr1_5
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (0.041ns logic, 0.097ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txRS_crc/rRemainder_27 (FF)
  Destination:          ftop/gbe0/gmac/txRS_crc/rRemainder_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.064 - 0.053)
  Source Clock:         ftop/sys1_clk$O rising at 8.000ns
  Destination Clock:    ftop/sys1_clk$O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/gbe0/gmac/txRS_crc/rRemainder_27 to ftop/gbe0/gmac/txRS_crc/rRemainder_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y8.DQ      Tcko                  0.115   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_27
    SLICE_X124Y7.C6      net (fanout=15)       0.111   ftop/gbe0/gmac/txRS_crc/rRemainder<27>
    SLICE_X124Y7.CLK     Tah         (-Th)     0.076   ftop/gbe0/gmac/txRS_crc/rRemainder<19>
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder$D_IN<19>1
                                                       ftop/gbe0/gmac/txRS_crc/rRemainder_19
    -------------------------------------------------  ---------------------------
    Total                                      0.150ns (0.039ns logic, 0.111ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMII_GTX_CLK = PERIOD TIMEGRP "GMII_GTX_CLK" 125 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.571ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/sys1_clk/I0
  Logical resource: ftop/sys1_clk/I0
  Location pin: BUFGCTRL_X0Y24.I0
  Clock network: ftop/sys1_clki$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_en_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxEna/CK
  Location pin: OLOGIC_X2Y63.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_tx_er_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxErr/CK
  Location pin: OLOGIC_X2Y62.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_0_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData/CK
  Location pin: OLOGIC_X2Y64.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_1_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_1/CK
  Location pin: OLOGIC_X2Y65.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_2_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_2/CK
  Location pin: OLOGIC_X2Y66.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_3_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_3/CK
  Location pin: OLOGIC_X2Y67.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_4_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_4/CK
  Location pin: OLOGIC_X2Y68.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_5_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_5/CK
  Location pin: OLOGIC_X2Y69.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_6_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_6/CK
  Location pin: OLOGIC_X2Y70.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_txd_7_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxData_7/CK
  Location pin: OLOGIC_X2Y71.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 6.592ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.408ns (710.227MHz) (Tockper)
  Physical resource: gmii_gtx_clk_OBUF/CLK
  Logical resource: ftop/gbe0/gmac/txRS_iobTxClk/CK
  Location pin: OLOGIC_X2Y46.CLK
  Clock network: ftop/sys1_clk$O
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/phyRst/rstSync/reset_hold<0>/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_0/SR
  Location pin: SLICE_X107Y41.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: gmii_rstn_OBUF/SR
  Logical resource: ftop/gbe0/phyRst/rstSync/reset_hold_1/SR
  Location pin: SLICE_X107Y42.SR
  Clock network: ftop/gbe0/phyRst/rstSync/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_1/SR
  Location pin: SLICE_X115Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold<0>/SR
  Logical resource: ftop/gbe0/gmac/txRS_txRst/reset_hold_0/SR
  Location pin: SLICE_X115Y31.SR
  Clock network: ftop/gbe0/gmac/txRS_txRst/IN_RST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg1/SR
  Location pin: SLICE_X125Y20.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txOperateS$dD_OUT/SR
  Logical resource: ftop/gbe0/gmac/txRS_txOperateS/dSyncReg2/SR
  Location pin: SLICE_X125Y20.SR
  Clock network: ftop/gbe0/gmac/txRS_txOperateS/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/txRS_unfBit/sSyncReg/SR
  Location pin: SLICE_X126Y16.SR
  Clock network: ftop/gbe0/gmac/txRS_unfBit/sRST_inv
--------------------------------------------------------------------------------
Slack: 7.168ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 0.416ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txRS_txF$dEMPTY_N/SR
  Logical resource: ftop/gbe0/gmac/txRS_txF/dNotEmptyReg/SR
  Location pin: SLICE_X130Y11.SR
  Clock network: ftop/gbe0/gmac/txRS_txF/sRST_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD 
TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 60249 paths analyzed, 21350 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.991ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.723ns (Levels of Logic = 2)
  Clock Path Skew:      -0.210ns (1.523 - 1.733)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y198.CQ     Tcko                  0.337   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/mb_wrlvl_inst.u_phy_wrlvl/inv_dqs_wl_r_0_7
    SLICE_X65Y145.D6     net (fanout=80)       3.333   ftop/dram0/memc_memc/dbg_wl_dqs_inverted<7>
    SLICE_X65Y145.D      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o12
    SLICE_X65Y146.C4     net (fanout=1)        0.382   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o11
    SLICE_X65Y146.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dqs_oe_n<28>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_calib_dly[15]_wrdata_en_r3_Mux_69_o14
    SLICE_X65Y142.AX     net (fanout=1)        0.501   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/wr_calib_dly[15]_wrdata_en_r3_Mux_69_o
    SLICE_X65Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dq_oe_n<31>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/ocb_dq1_7
    -------------------------------------------------  ---------------------------
    Total                                      4.723ns (0.507ns logic, 4.216ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.761ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (1.537 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X68Y161.A2     net (fanout=144)      3.522   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X68Y161.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<181>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[30].RAM32M0_RAMA
    SLICE_X66Y154.A6     net (fanout=1)        0.633   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<184>
    SLICE_X66Y154.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1521
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.761ns (0.606ns logic, 4.155ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.734ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.538 - 1.727)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y192.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X63Y191.B6     net (fanout=47)       0.244   ftop/dram0/memc_memc/rst
    SLICE_X63Y191.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C6     net (fanout=10)       3.201   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_1
    SLICE_X89Y142.AX     net (fanout=9)        0.782   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyrst_cpt
    SLICE_X89Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_0
    -------------------------------------------------  ---------------------------
    Total                                      4.734ns (0.507ns logic, 4.227ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (1.521 - 1.588)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y166.A1     net (fanout=144)      3.172   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X68Y166.AMUX   Tilo                  0.196   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMA
    SLICE_X61Y161.B6     net (fanout=1)        0.746   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<46>
    SLICE_X61Y161.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0411
    SLICE_X61Y161.D6     net (fanout=1)        0.117   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<46>
    SLICE_X61Y161.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[46].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.850ns (0.815ns logic, 4.035ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.538 - 1.727)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y192.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X63Y191.B6     net (fanout=47)       0.244   ftop/dram0/memc_memc/rst
    SLICE_X63Y191.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C6     net (fanout=10)       3.201   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_1
    SLICE_X89Y142.DX     net (fanout=9)        0.776   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyrst_cpt
    SLICE_X89Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_3
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (0.507ns logic, 4.221ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.728ns (Levels of Logic = 2)
  Clock Path Skew:      -0.189ns (1.538 - 1.727)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y192.AQ     Tcko                  0.337   ftop/dram0/memc_memc/rst
                                                       ftop/dram0/memc_memc/u_infrastructure/rstdiv0_sync_r_7
    SLICE_X63Y191.B6     net (fanout=47)       0.244   ftop/dram0/memc_memc/rst
    SLICE_X63Y191.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C6     net (fanout=10)       3.201   ftop/dram0/memc_memc/u_memc_ui_top/rst_1
    SLICE_X66Y142.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<7>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/rst_1
    SLICE_X89Y142.BX     net (fanout=9)        0.776   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyrst_cpt
    SLICE_X89Y142.CLK    Tdick                 0.034   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/dlyrst_cpt_r_1
    -------------------------------------------------  ---------------------------
    Total                                      4.728ns (0.507ns logic, 4.221ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.069ns (1.519 - 1.588)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X68Y165.C4     net (fanout=144)      3.509   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X68Y165.CMUX   Tilo                  0.194   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMC
    SLICE_X59Y166.A6     net (fanout=1)        0.732   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<108>
    SLICE_X59Y166.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0391
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.604ns logic, 4.241ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.700ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (1.515 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X64Y160.A5     net (fanout=144)      3.289   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X64Y160.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<121>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA_D1
    SLICE_X63Y149.A5     net (fanout=1)        0.933   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<125>
    SLICE_X63Y149.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0581
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.700ns (0.478ns logic, 4.222ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/mask_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.063ns (1.525 - 1.588)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/mask_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X68Y179.A4     net (fanout=144)      3.080   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X68Y179.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<27>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[47].RAM32M0_RAMA_D1
    SLICE_X63Y161.A6     net (fanout=1)        1.285   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<31>
    SLICE_X63Y161.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/mask_data_rise0_r1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_n043981
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[7].u_phy_dm_iob/mask_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.843ns (0.478ns logic, 4.365ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.228ns (1.496 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X60Y159.C5     net (fanout=144)      3.587   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X60Y159.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<241>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[40].RAM32M0_RAMC
    SLICE_X52Y159.A5     net (fanout=1)        0.525   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<240>
    SLICE_X52Y159.CLK    Tas                   0.030   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1431
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[48].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.565ns logic, 4.112ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.737ns (Levels of Logic = 2)
  Clock Path Skew:      -0.168ns (1.535 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y162.B1     net (fanout=144)      3.447   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y162.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMB
    SLICE_X65Y155.B6     net (fanout=1)        0.678   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<248>
    SLICE_X65Y155.CLK    Tas                   0.070   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1521
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[56].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.737ns (0.612ns logic, 4.125ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.738ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (1.537 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.BQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_1
    SLICE_X64Y162.C2     net (fanout=144)      3.646   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<1>
    SLICE_X64Y162.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<247>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[41].RAM32M0_RAMC
    SLICE_X66Y159.A5     net (fanout=1)        0.484   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<246>
    SLICE_X66Y159.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall1501
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/wr_data_fall1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.738ns (0.608ns logic, 4.130ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (1.519 - 1.588)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X68Y166.B1     net (fanout=144)      3.158   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X68Y166.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[7].RAM32M0_RAMB
    SLICE_X58Y166.B6     net (fanout=1)        0.730   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<44>
    SLICE_X58Y166.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0391
    SLICE_X58Y166.D6     net (fanout=1)        0.123   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<44>
    SLICE_X58Y166.CLK    Tas                   0.214   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[44].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.835ns (0.824ns logic, 4.011ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.043ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.696ns (Levels of Logic = 2)
  Clock Path Skew:      -0.203ns (1.500 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y166.C1     net (fanout=144)      3.302   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y166.C      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMC_D1
    SLICE_X54Y159.A6     net (fanout=1)        0.959   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
    SLICE_X54Y159.CLK    Tas                   0.030   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/ocb_d2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0471
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[51].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (0.435ns logic, 4.261ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.710ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (1.515 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_2
    SLICE_X60Y163.A3     net (fanout=144)      3.592   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<2>
    SLICE_X60Y163.AMUX   Tilo                  0.189   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<175>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[29].RAM32M0_RAMA
    SLICE_X58Y157.A6     net (fanout=1)        0.519   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<178>
    SLICE_X58Y157.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise1461
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_rise1_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.710ns (0.599ns logic, 4.111ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.705ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (1.515 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.DQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_3
    SLICE_X64Y160.A4     net (fanout=144)      3.294   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
    SLICE_X64Y160.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<121>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[20].RAM32M0_RAMA_D1
    SLICE_X63Y149.A5     net (fanout=1)        0.933   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<125>
    SLICE_X63Y149.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0581
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[61].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.705ns (0.478ns logic, 4.227ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.703ns (Levels of Logic = 3)
  Clock Path Skew:      -0.189ns (1.535 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y160.C5     net (fanout=144)      3.311   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y160.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<55>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[9].RAM32M0_RAMC
    SLICE_X64Y157.B6     net (fanout=1)        0.488   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<54>
    SLICE_X64Y157.B      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_rise0501
    SLICE_X64Y157.D6     net (fanout=1)        0.129   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/wr_data_rise0<54>
    SLICE_X64Y157.CLK    Tas                   0.172   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_fall0_r2_Mux_5_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[54].u_iob_dq/ocb_d4
    -------------------------------------------------  ---------------------------
    Total                                      4.703ns (0.775ns logic, 3.928ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.050ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.708ns (Levels of Logic = 2)
  Clock Path Skew:      -0.184ns (1.519 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y166.C1     net (fanout=144)      3.302   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y166.CMUX   Tilo                  0.198   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMC
    SLICE_X63Y156.A6     net (fanout=1)        0.798   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<114>
    SLICE_X63Y156.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/ocb_d2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0461
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[50].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.708ns (0.608ns logic, 4.100ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.677ns (Levels of Logic = 2)
  Clock Path Skew:      -0.209ns (1.515 - 1.724)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y187.CQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_4
    SLICE_X68Y165.A5     net (fanout=144)      3.179   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<4>
    SLICE_X68Y165.A      Tilo                  0.068   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<109>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[18].RAM32M0_RAMA_D1
    SLICE_X58Y156.A6     net (fanout=1)        1.020   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<113>
    SLICE_X58Y156.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dm_inst.gen_dm[6].u_phy_dm_iob/mask_data_rise0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0441
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[49].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.677ns (0.478ns logic, 4.199ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall0_r1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.698ns (Levels of Logic = 2)
  Clock Path Skew:      -0.188ns (1.515 - 1.703)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 0.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.058ns

  Clock Uncertainty:          0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.092ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall0_r1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y183.AQ    Tcko                  0.337   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r_0
    SLICE_X64Y166.B1     net (fanout=144)      3.295   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.rd_addr_r<0>
    SLICE_X64Y166.BMUX   Tilo                  0.205   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<115>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[19].RAM32M0_RAMB
    SLICE_X61Y159.A6     net (fanout=1)        0.788   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<116>
    SLICE_X61Y159.CLK    Tas                   0.073   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/dlyval_rdlvl_dq<39>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_write/Mmux_wr_data_fall0481
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[52].u_iob_dq/wr_data_fall0_r1
    -------------------------------------------------  ---------------------------
    Total                                      4.698ns (0.615ns logic, 4.083ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.055 - 0.046)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y216.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<1>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_1
    SLICE_X54Y216.A6     net (fanout=5)        0.059   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<1>
    SLICE_X54Y216.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/Mcount_cnt_pipe_wait_r_xor<2>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cnt_pipe_wait_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.081ns (0.022ns logic, 0.059ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.065 - 0.053)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y155.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd4
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd4
    SLICE_X44Y155.C6     net (fanout=9)        0.062   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/reset_state_r_FSM_FFd4
    SLICE_X44Y155.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r<2>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/Mcount_wc_oserdes_cnt_r_xor<2>11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_read/u_phy_rdclk_gen/wc_oserdes_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.084ns (0.022ns logic, 0.062ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_134 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.108ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.510 - 0.474)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_134 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y165.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<135>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_134
    SLICE_X96Y165.BI     net (fanout=1)        0.096   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<134>
    SLICE_X96Y165.CLK    Tdh         (-Th)     0.086   ftop/dram0/memc_memc/u_memc_ui_top/wr_data<133>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[22].RAM32M0_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.108ns (0.012ns logic, 0.096ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_1 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.085ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.066 - 0.054)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_1 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y203.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<77>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_1
    SLICE_X84Y203.A6     net (fanout=5)        0.063   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<75>
    SLICE_X84Y203.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/dbg_phy_pd<105>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/Result<4>21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/gen_enable_pd.u_phy_pd_top/gen_pd[0].gen_pd_inst.u_phy_pd/calib_done_cntr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.085ns (0.022ns logic, 0.063ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.073ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.180ns (Levels of Logic = 1)
  Clock Path Skew:      0.107ns (0.801 - 0.694)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y199.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2
    SLICE_X73Y200.C6     net (fanout=4)        0.092   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/wr_data_fall0_r2
    SLICE_X73Y200.CLK    Tah         (-Th)     0.010   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/Mmux_wr_calib_dly[1]_wr_data_rise1_r3_Mux_2_o_2_f7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_data_io/gen_dq[32].u_iob_dq/ocb_d1
    -------------------------------------------------  ---------------------------
    Total                                      0.180ns (0.088ns logic, 0.092ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMA_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMA_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMA_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.109ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.524 - 0.491)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y172.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<21>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_18
    SLICE_X68Y173.AI     net (fanout=1)        0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<18>
    SLICE_X68Y173.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<15>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[45].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.109ns (0.011ns logic, 0.098ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMC_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMC_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMC_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMD_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMD_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMD_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMB_D1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMB_D1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMB_D1
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/lrespF/sGEnqPtr_0 (FF)
  Destination:          ftop/dram0/lrespF/Mram_fifoMem12_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.114ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.465 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/lrespF/sGEnqPtr_0 to ftop/dram0/lrespF/Mram_fifoMem12_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y170.AQ     Tcko                  0.098   ftop/dram0/lrespF/sGEnqPtr<2>
                                                       ftop/dram0/lrespF/sGEnqPtr_0
    SLICE_X34Y168.D1     net (fanout=23)       0.295   ftop/dram0/lrespF/sGEnqPtr<0>
    SLICE_X34Y168.CLK    Tah         (-Th)     0.279   ftop/dram0/lrespF/_n0091<71>
                                                       ftop/dram0/lrespF/Mram_fifoMem12_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.114ns (-0.181ns logic, 0.295ns route)
                                                       (-158.8% logic, 258.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_6 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.110ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.521 - 0.488)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_6 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y176.DQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<6>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1_6
    SLICE_X68Y176.AI     net (fanout=1)        0.099   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_mask_r1<6>
    SLICE_X68Y176.CLK    Tdh         (-Th)     0.087   ftop/dram0/memc_memc/u_memc_ui_top/wr_data_mask<3>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/write_buffer.wr_buffer_ram[43].RAM32M0_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.110ns (0.011ns logic, 0.099ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_16 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.115ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.502 - 0.464)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_16 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y195.AQ      Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_16
    SLICE_X4Y195.AX      net (fanout=5)        0.106   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_fall1_r_16
    SLICE_X4Y195.CLK     Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_17
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_fall1_r_16
    -------------------------------------------------  ---------------------------
    Total                                      0.115ns (0.009ns logic, 0.106ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.078ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_05 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.038ns (0.490 - 0.452)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_05 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y197.AQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_11
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_05
    SLICE_X16Y197.B6     net (fanout=1)        0.095   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/old_sr_rise1_r_05
    SLICE_X16Y197.CLK    Tah         (-Th)     0.077   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_7
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_rise1_r[5][1]_old_sr_rise1_r[5][1]_equal_303_o21
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/sr_match_rise1_r_5
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.021ns logic, 0.095ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_12 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.113ns (Levels of Logic = 0)
  Clock Path Skew:      0.033ns (0.476 - 0.443)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_12 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y189.BQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<13>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r_12
    SLICE_X40Y189.AX     net (fanout=3)        0.104   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_rd_bitslip_cnt_r<12>
    SLICE_X40Y189.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/dbg_rd_bitslip_cnt<22>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/dbg_rd_bitslip_cnt_18
    -------------------------------------------------  ---------------------------
    Total                                      0.113ns (0.009ns logic, 0.104ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_reqF/data0_reg_40 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 0)
  Clock Path Skew:      0.034ns (0.529 - 0.495)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_reqF/data0_reg_40 to ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y168.BQ     Tcko                  0.098   ftop/dram0/memc_reqF$D_OUT<42>
                                                       ftop/dram0/memc_reqF/data0_reg_40
    SLICE_X68Y169.AX     net (fanout=3)        0.107   ftop/dram0/memc_reqF$D_OUT<40>
    SLICE_X68Y169.CLK    Tckdi       (-Th)     0.089   ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1<43>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_ui_top/ui_wr_data0/app_wdf_data_r1_40
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.009ns logic, 0.107ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.082ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_4 (FF)
  Destination:          ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.034ns (0.461 - 0.427)
  Source Clock:         ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Destination Clock:    ftop/dram0/memc_memc$tb_clk rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_4 to ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y210.CQ     Tcko                  0.098   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1><4>
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1>_4
    SLICE_X32Y210.C6     net (fanout=1)        0.094   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r<1><4>
    SLICE_X32Y210.CLK    Tah         (-Th)     0.076   ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_3
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_dly_cnt_delta_r[1][4]_INV_3477_o1
                                                       ftop/dram0/memc_memc/u_memc_ui_top/u_mem_intfc/phy_top0/u_phy_rdlvl/cal2_clkdly_cnt_r_2
    -------------------------------------------------  ---------------------------
    Total                                      0.116ns (0.022ns logic, 0.094ns route)
                                                       (19.0% logic, 81.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_pll" TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMA/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMA/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMA_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMA_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMB/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMB/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMB_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMB_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMC/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMC/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMC_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMC_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMD/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMD/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMD_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<59>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem10_RAMD_D1/CLK
  Location pin: SLICE_X16Y169.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X16Y170.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA/CLK
  Location pin: SLICE_X16Y170.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.000ns
  Low pulse: 2.500ns
  Low pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X16Y170.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------
Slack: 3.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 1.000ns (Tmpw)
  Physical resource: ftop/dram0/lrespF/_n0091<113>/CLK
  Logical resource: ftop/dram0/lrespF/Mram_fifoMem19_RAMA_D1/CLK
  Location pin: SLICE_X16Y170.CLK
  Clock network: ftop/dram0/memc_memc$tb_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = 
PERIOD TIMEGRP         "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" 
TS_SYS0CLK * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.429ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll = PERIOD TIMEGRP
        "ftop_dram0_memc_memc_u_infrastructure_clk_mem_pll" TS_SYS0CLK * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.071ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 1.429ns (699.790MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------
Slack: 997.500ns (max period limit - period)
  Period: 2.500ns
  Max period limit: 1000.000ns (1.000MHz) (Tbcper_I)
  Physical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Logical resource: ftop/dram0/memc_memc/u_infrastructure/u_bufg_clk0/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: ftop/dram0/memc_memc/u_infrastructure/clk_mem_pll
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_dram0_memc_memc_clk_wr_i = PERIOD TIMEGRP         
"ftop_dram0_memc_memc_clk_wr_i" TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.048ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.369   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X102Y46.DX     net (fanout=1)        0.950   gmii_rxd_7_IBUF
    SLICE_X102Y46.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.364ns logic, 0.950ns route)
                                                       (27.7% logic, 72.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.825ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<7> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_7 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.904ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<7> to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC13.I               Tiopi                 0.669   gmii_rxd<7>
                                                       gmii_rxd<7>
                                                       gmii_rxd_7_IBUF
    SLICE_X102Y46.DX     net (fanout=1)        1.403   gmii_rxd_7_IBUF
    SLICE_X102Y46.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_7
    -------------------------------------------------  ---------------------------
    Total                                      1.904ns (0.501ns logic, 1.403ns route)
                                                       (26.3% logic, 73.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   0.012ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.488ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.278ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.374   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X102Y46.CX     net (fanout=1)        0.909   gmii_rxd_6_IBUF
    SLICE_X102Y46.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.278ns (0.369ns logic, 0.909ns route)
                                                       (28.9% logic, 71.1% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.779ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<6> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_6 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.858ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<6> to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AC12.I               Tiopi                 0.672   gmii_rxd<6>
                                                       gmii_rxd<6>
                                                       gmii_rxd_6_IBUF
    SLICE_X102Y46.CX     net (fanout=1)        1.354   gmii_rxd_6_IBUF
    SLICE_X102Y46.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_6
    -------------------------------------------------  ---------------------------
    Total                                      1.858ns (0.504ns logic, 1.354ns route)
                                                       (27.1% logic, 72.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.065ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.565ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.201ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.390   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X102Y46.BX     net (fanout=1)        0.816   gmii_rxd_5_IBUF
    SLICE_X102Y46.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.385ns logic, 0.816ns route)
                                                       (32.1% logic, 67.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.664ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<5> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_5 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.743ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<5> to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AD11.I               Tiopi                 0.686   gmii_rxd<5>
                                                       gmii_rxd<5>
                                                       gmii_rxd_5_IBUF
    SLICE_X102Y46.BX     net (fanout=1)        1.225   gmii_rxd_5_IBUF
    SLICE_X102Y46.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_5
    -------------------------------------------------  ---------------------------
    Total                                      1.743ns (0.518ns logic, 1.225ns route)
                                                       (29.7% logic, 70.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.131ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.631ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.433   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X102Y46.AX     net (fanout=1)        0.707   gmii_rxd_4_IBUF
    SLICE_X102Y46.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.428ns logic, 0.707ns route)
                                                       (37.7% logic, 62.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<4> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_4 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.591ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<4> to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM12.I               Tiopi                 0.723   gmii_rxd<4>
                                                       gmii_rxd<4>
                                                       gmii_rxd_4_IBUF
    SLICE_X102Y46.AX     net (fanout=1)        1.036   gmii_rxd_4_IBUF
    SLICE_X102Y46.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxData<7>
                                                       ftop/gbe0/gmac/rxRS_rxData_4
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.555ns logic, 1.036ns route)
                                                       (34.9% logic, 65.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y46.CLK    net (fanout=46)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.012ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.512ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.301ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.435   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X103Y36.DX     net (fanout=1)        0.862   gmii_rxd_3_IBUF
    SLICE_X103Y36.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.301ns (0.439ns logic, 0.862ns route)
                                                       (33.7% logic, 66.3% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.750ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<3> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_3 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.883ns (Levels of Logic = 1)
  Clock Path Delay:     2.608ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<3> to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN12.I               Tiopi                 0.725   gmii_rxd<3>
                                                       gmii_rxd<3>
                                                       gmii_rxd_3_IBUF
    SLICE_X103Y36.DX     net (fanout=1)        1.297   gmii_rxd_3_IBUF
    SLICE_X103Y36.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_3
    -------------------------------------------------  ---------------------------
    Total                                      1.883ns (0.586ns logic, 1.297ns route)
                                                       (31.1% logic, 68.9% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.997   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (1.227ns logic, 1.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.031ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.531ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.282ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.375   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X103Y36.CX     net (fanout=1)        0.903   gmii_rxd_2_IBUF
    SLICE_X103Y36.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.379ns logic, 0.903ns route)
                                                       (29.6% logic, 70.4% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.754ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<2> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_2 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.887ns (Levels of Logic = 1)
  Clock Path Delay:     2.608ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<2> to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AE14.I               Tiopi                 0.673   gmii_rxd<2>
                                                       gmii_rxd<2>
                                                       gmii_rxd_2_IBUF
    SLICE_X103Y36.CX     net (fanout=1)        1.353   gmii_rxd_2_IBUF
    SLICE_X103Y36.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_2
    -------------------------------------------------  ---------------------------
    Total                                      1.887ns (0.534ns logic, 1.353ns route)
                                                       (28.3% logic, 71.7% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.997   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (1.227ns logic, 1.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.078ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.578ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.235ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.381   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X103Y36.BX     net (fanout=1)        0.850   gmii_rxd_1_IBUF
    SLICE_X103Y36.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.385ns logic, 0.850ns route)
                                                       (31.2% logic, 68.8% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.669ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<1> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_1 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.802ns (Levels of Logic = 1)
  Clock Path Delay:     2.608ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<1> to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AF14.I               Tiopi                 0.678   gmii_rxd<1>
                                                       gmii_rxd<1>
                                                       gmii_rxd_1_IBUF
    SLICE_X103Y36.BX     net (fanout=1)        1.263   gmii_rxd_1_IBUF
    SLICE_X103Y36.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_1
    -------------------------------------------------  ---------------------------
    Total                                      1.802ns (0.539ns logic, 1.263ns route)
                                                       (29.9% logic, 70.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.997   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (1.227ns logic, 1.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.037ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.537ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.276ns (Levels of Logic = 1)
  Clock Path Delay:     1.338ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.435   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X103Y36.AX     net (fanout=1)        0.837   gmii_rxd_0_IBUF
    SLICE_X103Y36.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.276ns (0.439ns logic, 0.837ns route)
                                                       (34.4% logic, 65.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.423   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.774ns logic, 0.564ns route)
                                                       (57.8% logic, 42.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.703ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rxd<0> (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxData_0 (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.836ns (Levels of Logic = 1)
  Clock Path Delay:     2.608ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rxd<0> to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AN13.I               Tiopi                 0.725   gmii_rxd<0>
                                                       gmii_rxd<0>
                                                       gmii_rxd_0_IBUF
    SLICE_X103Y36.AX     net (fanout=1)        1.250   gmii_rxd_0_IBUF
    SLICE_X103Y36.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxData<3>
                                                       ftop/gbe0/gmac/rxRS_rxData_0
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.586ns logic, 1.250ns route)
                                                       (31.9% logic, 68.1% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxData_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y36.CLK    net (fanout=46)       0.997   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (1.227ns logic, 1.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.055ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.555ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      1.257ns (Levels of Logic = 1)
  Clock Path Delay:     1.337ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.425   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X102Y35.AX     net (fanout=1)        0.837   gmii_rx_dv_IBUF
    SLICE_X102Y35.CLK    Tdick                -0.005   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.420ns logic, 0.837ns route)
                                                       (33.4% logic, 66.6% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y35.CLK    net (fanout=46)       0.422   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.774ns logic, 0.563ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.665ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_dv (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxDV (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.798ns (Levels of Logic = 1)
  Clock Path Delay:     2.608ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_dv to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AM13.I               Tiopi                 0.716   gmii_rx_dv
                                                       gmii_rx_dv
                                                       gmii_rx_dv_IBUF
    SLICE_X102Y35.AX     net (fanout=1)        1.250   gmii_rx_dv_IBUF
    SLICE_X102Y35.CLK    Tckdi       (-Th)     0.168   ftop/gbe0/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/rxRS_rxDV
    -------------------------------------------------  ---------------------------
    Total                                      1.798ns (0.548ns logic, 1.250ns route)
                                                       (30.5% logic, 69.5% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxDV
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X102Y35.CLK    net (fanout=46)       0.997   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.608ns (1.227ns logic, 1.381ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP 
"gmii_rx_clk";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Offset is  -0.275ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.775ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          0.500ns
  Data Path Delay:      0.991ns (Levels of Logic = 1)
  Clock Path Delay:     1.291ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Fast Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.393   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X103Y46.DX     net (fanout=1)        0.594   gmii_rx_er_IBUF
    SLICE_X103Y46.CLK    Tdick                 0.004   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      0.991ns (0.397ns logic, 0.594ns route)
                                                       (40.1% logic, 59.9% route)

  Minimum Clock Path at Fast Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.385   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.269   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.141   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.120   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y46.CLK    net (fanout=46)       0.376   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      1.291ns (0.774ns logic, 0.517ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
--------------------------------------------------------------------------------
Slack (hold path):      1.342ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               gmii_rx_er (PAD)
  Destination:          ftop/gbe0/gmac/rxRS_rxER (FF)
  Destination Clock:    ftop/rxclkBnd rising at 0.000ns
  Requirement:          2.500ns
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Delay:     2.554ns (Levels of Logic = 3)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: gmii_rx_er to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AG12.I               Tiopi                 0.689   gmii_rx_er
                                                       gmii_rx_er
                                                       gmii_rx_er_IBUF
    SLICE_X103Y46.DX     net (fanout=1)        0.871   gmii_rx_er_IBUF
    SLICE_X103Y46.CLK    Tckdi       (-Th)     0.139   ftop/gbe0/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/rxRS_rxER
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (0.550ns logic, 0.871ns route)
                                                       (38.7% logic, 61.3% route)

  Maximum Clock Path at Slow Process Corner: gmii_rx_clk to ftop/gbe0/gmac/rxRS_rxER
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    AP11.I               Tiopi                 0.782   gmii_rx_clk
                                                       gmii_rx_clk
                                                       gmii_rx_clk_IBUF
    IODELAY_X2Y57.IDATAINnet (fanout=1)        0.000   gmii_rx_clk_IBUF
    IODELAY_X2Y57.DATAOUTTioddo_IDATAIN        0.088   ftop/gbe0/gmac/gmii_rxc_dly
                                                       ftop/gbe0/gmac/gmii_rxc_dly
    BUFR_X2Y3.I          net (fanout=1)        0.384   ftop/gbe0/gmac/gmii_rxc_dly$DATAOUT
    BUFR_X2Y3.O          Tbrcko_O              0.357   ftop/gbe0/gmac/rxClk_BUFR
                                                       ftop/gbe0/gmac/rxClk_BUFR
    SLICE_X103Y46.CLK    net (fanout=46)       0.943   ftop/rxclkBnd
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (1.227ns logic, 1.327ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<7>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<6>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<5>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<4>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<3>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<2>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<1>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_txd<0>" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_en" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "gmii_tx_er" OFFSET = OUT 6 ns AFTER COMP 
"gmii_gtx_clk";
For more information, see Offset Out Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 1 path analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.262ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.450ns
  Arrival 1:            2.658ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/PIPECLK
  Arrival 2:            2.505ns ftop/pciw_pci0_pcie_ep/ep/pcie_2_0_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.035ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |      5.000ns|      4.761ns|      4.991ns|            0|            0|        91979|        60249|
| TS_ftop_dram0_memc_memc_u_infr|      5.000ns|      4.991ns|          N/A|            0|            0|        60249|            0|
| astructure_clk_pll            |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_u_infr|      2.500ns|      1.429ns|          N/A|            0|            0|            0|            0|
| astructure_clk_mem_pll        |             |             |             |             |             |             |             |
| TS_ftop_dram0_memc_memc_clk_wr|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| _i                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_PCICLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_PCICLK                      |      4.000ns|      1.538ns|      4.000ns|            0|            1|            0|      5015155|
| TS_CLK_125                    |      8.000ns|      7.946ns|          N/A|            1|            0|      4994405|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|        20750|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
gmii_rx_dv  |   -0.055(R)|      FAST  |    0.835(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rx_er  |   -0.275(R)|      FAST  |    1.158(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<0> |   -0.037(R)|      FAST  |    0.797(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<1> |   -0.078(R)|      FAST  |    0.831(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<2> |   -0.031(R)|      FAST  |    0.746(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<3> |   -0.012(R)|      FAST  |    0.750(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<4> |   -0.131(R)|      FAST  |    0.988(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<5> |   -0.065(R)|      FAST  |    0.836(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<6> |    0.012(R)|      FAST  |    0.721(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
gmii_rxd<7> |    0.048(R)|      FAST  |    0.675(R)|      SLOW  |ftop/rxclkBnd     |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    5.431|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.991|         |         |         |
sys0_clkp      |    4.991|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |    4.991|         |         |         |
sys0_clkp      |    4.991|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.626|         |         |         |
sys1_clkp      |    4.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys1_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys1_clkn      |    4.626|         |         |         |
sys1_clkp      |    4.626|         |         |         |
---------------+---------+---------+---------+---------+

COMP "gmii_rxd<7>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.723; Ideal Clock Offset To Actual Clock 0.687; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<7>       |    0.048(R)|      FAST  |    0.675(R)|      SLOW  |    0.452|    1.825|       -0.687|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.048|         -  |       0.675|         -  |    0.452|    1.825|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<6>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.733; Ideal Clock Offset To Actual Clock 0.646; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<6>       |    0.012(R)|      FAST  |    0.721(R)|      SLOW  |    0.488|    1.779|       -0.646|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.012|         -  |       0.721|         -  |    0.488|    1.779|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<5>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.771; Ideal Clock Offset To Actual Clock 0.550; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<5>       |   -0.065(R)|      FAST  |    0.836(R)|      SLOW  |    0.565|    1.664|       -0.550|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.065|         -  |       0.836|         -  |    0.565|    1.664|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<4>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.857; Ideal Clock Offset To Actual Clock 0.441; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<4>       |   -0.131(R)|      FAST  |    0.988(R)|      SLOW  |    0.631|    1.512|       -0.441|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.131|         -  |       0.988|         -  |    0.631|    1.512|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<3>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.738; Ideal Clock Offset To Actual Clock 0.619; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<3>       |   -0.012(R)|      FAST  |    0.750(R)|      SLOW  |    0.512|    1.750|       -0.619|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.012|         -  |       0.750|         -  |    0.512|    1.750|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<2>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.715; Ideal Clock Offset To Actual Clock 0.611; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<2>       |   -0.031(R)|      FAST  |    0.746(R)|      SLOW  |    0.531|    1.754|       -0.611|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.031|         -  |       0.746|         -  |    0.531|    1.754|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<1>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.753; Ideal Clock Offset To Actual Clock 0.546; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<1>       |   -0.078(R)|      FAST  |    0.831(R)|      SLOW  |    0.578|    1.669|       -0.546|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.078|         -  |       0.831|         -  |    0.578|    1.669|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rxd<0>" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.760; Ideal Clock Offset To Actual Clock 0.583; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rxd<0>       |   -0.037(R)|      FAST  |    0.797(R)|      SLOW  |    0.537|    1.703|       -0.583|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.037|         -  |       0.797|         -  |    0.537|    1.703|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_dv" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.780; Ideal Clock Offset To Actual Clock 0.555; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_dv        |   -0.055(R)|      FAST  |    0.835(R)|      SLOW  |    0.555|    1.665|       -0.555|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.055|         -  |       0.835|         -  |    0.555|    1.665|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

COMP "gmii_rx_er" OFFSET = IN 0.5 ns VALID 3 ns BEFORE COMP "gmii_rx_clk";
Worst Case Data Window 0.883; Ideal Clock Offset To Actual Clock 0.284; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
gmii_rx_er        |   -0.275(R)|      FAST  |    1.158(R)|      SLOW  |    0.775|    1.342|       -0.284|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|      -0.275|         -  |       1.158|         -  |    0.775|    1.342|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1  Score: 116  (Setup/Max: 0, Hold: 116)

Constraints cover 5176967 paths, 0 nets, and 204492 connections

Design statistics:
   Minimum period:   7.946ns{1}   (Maximum frequency: 125.849MHz)
   Minimum input required time before clock:   0.048ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec  7 10:44:51 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1614 MB



