#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 24 15:50:50 2022
# Process ID: 2980
# Current directory: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA
# Command line: vivado
# Log file: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/vivado.log
# Journal file: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 6189.152 ; gain = 136.727 ; free physical = 12222 ; free virtual = 23077
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd] -no_script -reset -force -quiet
remove_files  /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 24 15:53:16 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 24 15:54:31 2022] Launched impl_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestBancRegistre' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestBancRegistre_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sources_1/new/banc_registre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity banc_registre
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/banc_registres/banc_registres.srcs/sim_1/new/TestBancRegistre.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestBancRegistre
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestBancRegistre_behav xil_defaultlib.TestBancRegistre -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.banc_registre [banc_registre_default]
Compiling architecture behavioral of entity xil_defaultlib.testbancregistre
Built simulation snapshot TestBancRegistre_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/xsim.dir/TestBancRegistre_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 24 16:02:15 2022...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 6368.496 ; gain = 0.000 ; free physical = 11626 ; free virtual = 22683
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestBancRegistre_behav -key {Behavioral:sim_1:Functional:TestBancRegistre} -tclbatch {TestBancRegistre.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TestBancRegistre.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestBancRegistre_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 6429.297 ; gain = 60.801 ; free physical = 11590 ; free virtual = 22656
set_property top TestUAL [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top UAL [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue May 24 16:04:02 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Tue May 24 16:05:24 2022] Launched impl_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6636.629 ; gain = 0.000 ; free physical = 11360 ; free virtual = 22438
Restored from archive | CPU: 0.040000 secs | Memory: 0.332245 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6636.629 ; gain = 0.000 ; free physical = 11360 ; free virtual = 22438
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 6782.105 ; gain = 312.777 ; free physical = 11296 ; free virtual = 22377
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestUAL
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:57]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testual in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 8 elements ; expected 16 [/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testual in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/UAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity UAL
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.testual
Built simulation snapshot TestUAL_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim/xsim.dir/TestUAL_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue May 24 16:12:50 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestUAL_behav -key {Behavioral:sim_1:Functional:TestUAL} -tclbatch {TestUAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TestUAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:14 . Memory (MB): peak = 7201.184 ; gain = 34.973 ; free physical = 1127 ; free virtual = 12215
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:01:16 . Memory (MB): peak = 7201.184 ; gain = 82.793 ; free physical = 1127 ; free virtual = 12215
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:01:21 . Memory (MB): peak = 7201.184 ; gain = 82.793 ; free physical = 1127 ; free virtual = 12215
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestUAL
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.testual
Built simulation snapshot TestUAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestUAL_behav -key {Behavioral:sim_1:Functional:TestUAL} -tclbatch {TestUAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TestUAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 2730 ; free virtual = 13818
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:03 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 2729 ; free virtual = 13818
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:01:07 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 2729 ; free virtual = 13818
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1

launch_runs synth_1 -jobs 2
[Tue May 24 16:18:47 2022] Launched synth_1...
Run output will be captured here: /home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestUAL
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.testual
Built simulation snapshot TestUAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestUAL_behav -key {Behavioral:sim_1:Functional:TestUAL} -tclbatch {TestUAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TestUAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Command failed: Simulator command interrupted.

Simulation engine not responding
The simulator has terminated in an unexpected manner.  Please review the simulation log (xsim.log) for details.
run: Time (s): cpu = 00:03:02 ; elapsed = 00:04:48 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 14674 ; free virtual = 22297
xsim: Time (s): cpu = 00:03:03 ; elapsed = 00:04:50 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 14588 ; free virtual = 22261
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TestUAL_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:03:05 ; elapsed = 00:04:53 . Memory (MB): peak = 7209.199 ; gain = 0.000 ; free physical = 14574 ; free virtual = 22254
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TestUAL' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj TestUAL_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.srcs/sources_1/new/TestUAL.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity TestUAL
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto eae39292379848909aaa7fbbf4d2389c --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot TestUAL_behav xil_defaultlib.TestUAL -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.UAL [ual_default]
Compiling architecture behavioral of entity xil_defaultlib.testual
Built simulation snapshot TestUAL_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/oberry/4IR/S2/SystemeInfo/CompilerINSA/project_reg/project_reg.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TestUAL_behav -key {Behavioral:sim_1:Functional:TestUAL} -tclbatch {TestUAL.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source TestUAL.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:09 . Memory (MB): peak = 7218.188 ; gain = 8.004 ; free physical = 12908 ; free virtual = 20797
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 7218.188 ; gain = 8.988 ; free physical = 12908 ; free virtual = 20797
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 7218.188 ; gain = 8.988 ; free physical = 12908 ; free virtual = 20797
INFO: [Common 17-344] 'launch_simulation' was cancelled
run all
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
