+-----------------------------------------------------------------------------------+
|                                                                                   |
| Generated by PowerPro-10.3c_2/849904   (Jan 10 2020)  linux64  P2001101230        |
| on Tue Jul 13 11:46:42 2021.                                                      |
|                                                                                   |
| This document may be used and distributed without restriction provided that       |
| this copyright statement is not removed from the file and that any derivative     |
| work contains this copyright notice.                                              |
|                                                                                   |
+-----------------------------------------------------------------------------------+

Calypto Memory Characteristics

Characteristic                        PowerPro 
-----------------------------------------------------------
# of memories                                0 
# of 1p memories                             0 
# of 2p memories                             0 
# of 1r1w memories                           0 


Basic Design Characteristics
----------------------------------+-------------+-------------+
                                  |Pre Proto    |Post Proto   |                                                                       
----------------------------------+-------------+-------------+
Characteristics                   | Ppro Bit Eq | Ppro Bit Eq |                                                                       
----------------------------------+-------------+-------------+
# of nodes                        | 4462   28314| 4408   25049|                                                                       
# of hierarchical modules         |   94      94|   88      88|                                                                       
# of primary inputs               |   13     542|   13     542|                                                                       
# of primary inouts               |    0       0|    0       0|                                                                       
# of Flops                        |  251    3447|  251    3447|                                                                       
# of Data Latches                 |    0       0|    0       0|                                                                       
# of 1D register array            |    0       0|    0       0|                                                                       
# of 2D register array            |    0       0|    0       0|                                                                       
# of blackboxes                   |    0       0|    0       0|                                                                       
# of grayboxes                    |    0       0|    0       0|                                                                       
# of bbox outputs                 |    0       0|    0       0|                                                                       
# of bbox inputs                  |    0       0|    0       0|                                                                       
# of 2 input Muxes                |  999    9717|  765    6286|                                                                       
# of 4 input Muxes                |    0       0|    0       0|                                                                       
# of N input Muxes                |    3      48|    3      48|                                                                       
# of constant nodes               |  605     605|  592     592|                                                                       
# of tech nodes                   |    0       0|    0       0|                                                                       
# of Designware component         |    0       0|    0       0|                                                                       
# of empty instances              |   23      23|   19      19|                                                                       
----------------------------------+-------------+-------------+


Design DataPath Characteristics
----------------------------------+-------------+-------------+
                                  |Pre Proto    |Post Proto   |                                                                       
----------------------------------+-------------+-------------+
Characteristics                   | Ppro Bit Eq | Ppro Bit Eq |                                                                       
----------------------------------+-------------+-------------+
# of multipliers                  |    6       6|    6       6|                                                                       
# of adders,subtractors           |   68      68|   68      68|                                                                       
# of shifters                     |    0       0|    0       0|                                                                       
----------------------------------+-------------+-------------+


Design STA (Timing) Characteristics
----------------------------------+-------------+-------------+
                                  |Pre Proto    |Post Proto   |                                                                       
----------------------------------+-------------+-------------+
Characteristics                   | Ppro Bit Eq | Ppro Bit Eq |                                                                       
----------------------------------+-------------+-------------+
# of Clock Roots                  |    1       1|    1       1|                                                                       
# of Primary Inputs (PIs)         |   13     542|   13     542|                                                                       
# of user CGIC cells              |    0       0|    0       0|                                                                       
----------------------------------+-------------+-------------+


Sequential Constraint Characteristics
----------------------------------+-------------+-------------+
                                  |Pre Proto    |Post Proto   |                                                                       
----------------------------------+-------------+-------------+
Characteristics                   | Ppro Bit Eq | Ppro Bit Eq |                                                                       
----------------------------------+-------------+-------------+
# of flops dont_optimize          |    0       0|    0       0|                                                                       
# of flops set_optimize           |    0       0|    0       0|                                                                       
# of flops set_override_stability |    0       0|    0       0|                                                                       
# of memory dont_optimize         |    0       0|    0       0|                                                                       
# of memory set_optimize          |    0       0|    0       0|                                                                       
# of nets set_ignore              |    0       0|    0       0|                                                                       
# of nets stb_dont_use            |    0       0|    0       0|                                                                       
# of nets obs_dont_use            |    0       0|    0       0|                                                                       
# of nets set_override_stability  |    0       0|    0       0|                                                                       
# of nets set_observable          |    0       0|    0       0|                                                                       
# of ports set_dont_care          |    0       0|    0       0|                                                                       
----------------------------------+-------------+-------------+
