-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\AN_Simulink_Model_v1\Subsystem.vhd
-- Created: 2020-04-16 11:39:36
-- 
-- Generated by MATLAB 9.7 and HDL Coder 3.15
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: Subsystem
-- Source Path: AN_Simulink_Model_v1/Auditory Nerve Model/Subsystem
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY Subsystem IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb                               :   IN    std_logic;
        C2filterout                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        C1filterout                       :   IN    std_logic_vector(31 DOWNTO 0);  -- single
        ihcout                            :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
        );
END Subsystem;


ARCHITECTURE rtl OF Subsystem IS

  -- Component Declarations
  COMPONENT IHC_C2_NL_Logarithmic_Function
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          stimulus                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT IHC_C1_NL_Logarithmic_Function
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          stimulus                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT nfp_add_single
    PORT( nfp_in1                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_in2                         :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          nfp_out                         :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  COMPONENT IHC_LP_Filter
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb                             :   IN    std_logic;
          stimulus                        :   IN    std_logic_vector(31 DOWNTO 0);  -- single
          output                          :   OUT   std_logic_vector(31 DOWNTO 0)  -- single
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : IHC_C2_NL_Logarithmic_Function
    USE ENTITY work.IHC_C2_NL_Logarithmic_Function(rtl);

  FOR ALL : IHC_C1_NL_Logarithmic_Function
    USE ENTITY work.IHC_C1_NL_Logarithmic_Function(rtl);

  FOR ALL : nfp_add_single
    USE ENTITY work.nfp_add_single(rtl);

  FOR ALL : IHC_LP_Filter
    USE ENTITY work.IHC_LP_Filter(rtl);

  -- Signals
  SIGNAL c2vihctmp                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL c1vihctmp                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL ihcnonlinout                     : std_logic_vector(31 DOWNTO 0);  -- ufix32

BEGIN
  -- Sum Nonlinear Function Outputs
  -- 
  -- IHC C2 Nonlinear Logarithmic Transduction Function
  -- 
  -- Input: C2 Filtered Signal (c2filterout)
  -- 
  -- Output: C2 Transduction Function Output (c2vihctmp)
  -- 
  -- IHC C1 Nonlinear Logarithmic Transduction Function
  -- 
  -- Input: C1 Filtered Signal (c1filterout)
  -- 
  -- Output: C1 Transduction Function Output (c1vihctmp)
  -- 
  -- IHC Lowpass Filter
  -- 
  -- Input: Sum of C1 and C2 Nonlinear Outputs (ihcnonlinout)
  -- 
  -- Output: IHC Output (ihcout)
  -- 
  -- - 7th Order IIR Lowpass Filter
  -- 
  -- - Implemented using Simulink biquad

  u_IHC_C2_NL_Logarithmic_Function : IHC_C2_NL_Logarithmic_Function
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              stimulus => C2filterout,  -- single
              output => c2vihctmp  -- single
              );

  u_IHC_C1_NL_Logarithmic_Function : IHC_C1_NL_Logarithmic_Function
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              stimulus => C1filterout,  -- single
              output => c1vihctmp  -- single
              );

  u_nfp_add_comp : nfp_add_single
    PORT MAP( nfp_in1 => c2vihctmp,  -- single
              nfp_in2 => c1vihctmp,  -- single
              nfp_out => ihcnonlinout  -- single
              );

  u_IHC_LP_Filter : IHC_LP_Filter
    PORT MAP( clk => clk,
              reset => reset,
              enb => enb,
              stimulus => ihcnonlinout,  -- single
              output => ihcout  -- single
              );

END rtl;

