// Seed: 1430287871
`timescale 1ps / 1ps `timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    output wire id_3,
    output logic id_4,
    output logic id_5,
    input id_6,
    input logic id_7,
    input id_8,
    input id_9,
    output id_10,
    output logic id_11
    , id_13,
    output logic id_12
);
  assign id_3[1] = 1'b0;
  type_23 id_14 (
      1,
      id_12,
      id_11
  );
endmodule
