#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* CE */
#define CE__0__DR CYREG_GPIO_PRT1_DR
#define CE__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CE__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CE__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CE__0__HSIOM_MASK 0x000F0000u
#define CE__0__HSIOM_SHIFT 16u
#define CE__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CE__0__INTR CYREG_GPIO_PRT1_INTR
#define CE__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CE__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define CE__0__MASK 0x10u
#define CE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CE__0__PC CYREG_GPIO_PRT1_PC
#define CE__0__PC2 CYREG_GPIO_PRT1_PC2
#define CE__0__PORT 1u
#define CE__0__PS CYREG_GPIO_PRT1_PS
#define CE__0__SHIFT 4u
#define CE__DR CYREG_GPIO_PRT1_DR
#define CE__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define CE__DR_INV CYREG_GPIO_PRT1_DR_INV
#define CE__DR_SET CYREG_GPIO_PRT1_DR_SET
#define CE__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define CE__INTR CYREG_GPIO_PRT1_INTR
#define CE__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define CE__INTSTAT CYREG_GPIO_PRT1_INTR
#define CE__MASK 0x10u
#define CE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CE__PC CYREG_GPIO_PRT1_PC
#define CE__PC2 CYREG_GPIO_PRT1_PC2
#define CE__PORT 1u
#define CE__PS CYREG_GPIO_PRT1_PS
#define CE__SHIFT 4u

/* DC */
#define DC__0__DR CYREG_GPIO_PRT1_DR
#define DC__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DC__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DC__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DC__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define DC__0__HSIOM_MASK 0x00F00000u
#define DC__0__HSIOM_SHIFT 20u
#define DC__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DC__0__INTR CYREG_GPIO_PRT1_INTR
#define DC__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DC__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define DC__0__MASK 0x20u
#define DC__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DC__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DC__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DC__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DC__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DC__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DC__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DC__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DC__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DC__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DC__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DC__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DC__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DC__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DC__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DC__0__PC CYREG_GPIO_PRT1_PC
#define DC__0__PC2 CYREG_GPIO_PRT1_PC2
#define DC__0__PORT 1u
#define DC__0__PS CYREG_GPIO_PRT1_PS
#define DC__0__SHIFT 5u
#define DC__DR CYREG_GPIO_PRT1_DR
#define DC__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define DC__DR_INV CYREG_GPIO_PRT1_DR_INV
#define DC__DR_SET CYREG_GPIO_PRT1_DR_SET
#define DC__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define DC__INTR CYREG_GPIO_PRT1_INTR
#define DC__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define DC__INTSTAT CYREG_GPIO_PRT1_INTR
#define DC__MASK 0x20u
#define DC__PA__CFG0 CYREG_UDB_PA1_CFG0
#define DC__PA__CFG1 CYREG_UDB_PA1_CFG1
#define DC__PA__CFG10 CYREG_UDB_PA1_CFG10
#define DC__PA__CFG11 CYREG_UDB_PA1_CFG11
#define DC__PA__CFG12 CYREG_UDB_PA1_CFG12
#define DC__PA__CFG13 CYREG_UDB_PA1_CFG13
#define DC__PA__CFG14 CYREG_UDB_PA1_CFG14
#define DC__PA__CFG2 CYREG_UDB_PA1_CFG2
#define DC__PA__CFG3 CYREG_UDB_PA1_CFG3
#define DC__PA__CFG4 CYREG_UDB_PA1_CFG4
#define DC__PA__CFG5 CYREG_UDB_PA1_CFG5
#define DC__PA__CFG6 CYREG_UDB_PA1_CFG6
#define DC__PA__CFG7 CYREG_UDB_PA1_CFG7
#define DC__PA__CFG8 CYREG_UDB_PA1_CFG8
#define DC__PA__CFG9 CYREG_UDB_PA1_CFG9
#define DC__PC CYREG_GPIO_PRT1_PC
#define DC__PC2 CYREG_GPIO_PRT1_PC2
#define DC__PORT 1u
#define DC__PS CYREG_GPIO_PRT1_PS
#define DC__SHIFT 5u

/* ADC_cy_psoc4_sar */
#define ADC_cy_psoc4_sar__SAR_ANA_TRIM CYREG_SAR_ANA_TRIM
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG00 CYREG_SAR_CHAN_CONFIG0
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG01 CYREG_SAR_CHAN_CONFIG1
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG02 CYREG_SAR_CHAN_CONFIG2
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG03 CYREG_SAR_CHAN_CONFIG3
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG04 CYREG_SAR_CHAN_CONFIG4
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG05 CYREG_SAR_CHAN_CONFIG5
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG06 CYREG_SAR_CHAN_CONFIG6
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG07 CYREG_SAR_CHAN_CONFIG7
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG08 CYREG_SAR_CHAN_CONFIG8
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG09 CYREG_SAR_CHAN_CONFIG9
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG10 CYREG_SAR_CHAN_CONFIG10
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG11 CYREG_SAR_CHAN_CONFIG11
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG12 CYREG_SAR_CHAN_CONFIG12
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG13 CYREG_SAR_CHAN_CONFIG13
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG14 CYREG_SAR_CHAN_CONFIG14
#define ADC_cy_psoc4_sar__SAR_CHAN_CONFIG15 CYREG_SAR_CHAN_CONFIG15
#define ADC_cy_psoc4_sar__SAR_CHAN_EN CYREG_SAR_CHAN_EN
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT_VALID CYREG_SAR_CHAN_RESULT_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT00 CYREG_SAR_CHAN_RESULT0
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT01 CYREG_SAR_CHAN_RESULT1
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT02 CYREG_SAR_CHAN_RESULT2
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT03 CYREG_SAR_CHAN_RESULT3
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT04 CYREG_SAR_CHAN_RESULT4
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT05 CYREG_SAR_CHAN_RESULT5
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT06 CYREG_SAR_CHAN_RESULT6
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT07 CYREG_SAR_CHAN_RESULT7
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT08 CYREG_SAR_CHAN_RESULT8
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT09 CYREG_SAR_CHAN_RESULT9
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT10 CYREG_SAR_CHAN_RESULT10
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT11 CYREG_SAR_CHAN_RESULT11
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT12 CYREG_SAR_CHAN_RESULT12
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT13 CYREG_SAR_CHAN_RESULT13
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT14 CYREG_SAR_CHAN_RESULT14
#define ADC_cy_psoc4_sar__SAR_CHAN_RESULT15 CYREG_SAR_CHAN_RESULT15
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK_VALID CYREG_SAR_CHAN_WORK_VALID
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK00 CYREG_SAR_CHAN_WORK0
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK01 CYREG_SAR_CHAN_WORK1
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK02 CYREG_SAR_CHAN_WORK2
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK03 CYREG_SAR_CHAN_WORK3
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK04 CYREG_SAR_CHAN_WORK4
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK05 CYREG_SAR_CHAN_WORK5
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK06 CYREG_SAR_CHAN_WORK6
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK07 CYREG_SAR_CHAN_WORK7
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK08 CYREG_SAR_CHAN_WORK8
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK09 CYREG_SAR_CHAN_WORK9
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK10 CYREG_SAR_CHAN_WORK10
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK11 CYREG_SAR_CHAN_WORK11
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK12 CYREG_SAR_CHAN_WORK12
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK13 CYREG_SAR_CHAN_WORK13
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK14 CYREG_SAR_CHAN_WORK14
#define ADC_cy_psoc4_sar__SAR_CHAN_WORK15 CYREG_SAR_CHAN_WORK15
#define ADC_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_cy_psoc4_sar__SAR_DFT_CTRL CYREG_SAR_DFT_CTRL
#define ADC_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL CYREG_SAR_MUX_SWITCH_HW_CTRL
#define ADC_cy_psoc4_sar__SAR_MUX_SWITCH0 CYREG_SAR_MUX_SWITCH0
#define ADC_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_cy_psoc4_sar__SAR_PUMP_CTRL CYREG_SAR_PUMP_CTRL
#define ADC_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR CYREG_SAR_RANGE_INTR
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR CYREG_SAR_SATURATE_INTR
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_cy_psoc4_sar__SAR_START_CTRL CYREG_SAR_START_CTRL
#define ADC_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS
#define ADC_cy_psoc4_sar__SAR_WOUNDING CYREG_SAR_WOUNDING

/* ADC_intClock */
#define ADC_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_intClock__DIV_ID 0x00000040u
#define ADC_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define ADC_intClock__PA_DIV_ID 0x000000FFu

/* ADC_IRQ */
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_IRQ__INTC_MASK 0x8000u
#define ADC_IRQ__INTC_NUMBER 15u
#define ADC_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_IRQ__INTC_PRIOR_NUM 3u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* RST */
#define RST__0__DR CYREG_GPIO_PRT1_DR
#define RST__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RST__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RST__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RST__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define RST__0__HSIOM_MASK 0x0F000000u
#define RST__0__HSIOM_SHIFT 24u
#define RST__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RST__0__INTR CYREG_GPIO_PRT1_INTR
#define RST__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RST__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define RST__0__MASK 0x40u
#define RST__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RST__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RST__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RST__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RST__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RST__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RST__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RST__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RST__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RST__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RST__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RST__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RST__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RST__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RST__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RST__0__PC CYREG_GPIO_PRT1_PC
#define RST__0__PC2 CYREG_GPIO_PRT1_PC2
#define RST__0__PORT 1u
#define RST__0__PS CYREG_GPIO_PRT1_PS
#define RST__0__SHIFT 6u
#define RST__DR CYREG_GPIO_PRT1_DR
#define RST__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define RST__DR_INV CYREG_GPIO_PRT1_DR_INV
#define RST__DR_SET CYREG_GPIO_PRT1_DR_SET
#define RST__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define RST__INTR CYREG_GPIO_PRT1_INTR
#define RST__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define RST__INTSTAT CYREG_GPIO_PRT1_INTR
#define RST__MASK 0x40u
#define RST__PA__CFG0 CYREG_UDB_PA1_CFG0
#define RST__PA__CFG1 CYREG_UDB_PA1_CFG1
#define RST__PA__CFG10 CYREG_UDB_PA1_CFG10
#define RST__PA__CFG11 CYREG_UDB_PA1_CFG11
#define RST__PA__CFG12 CYREG_UDB_PA1_CFG12
#define RST__PA__CFG13 CYREG_UDB_PA1_CFG13
#define RST__PA__CFG14 CYREG_UDB_PA1_CFG14
#define RST__PA__CFG2 CYREG_UDB_PA1_CFG2
#define RST__PA__CFG3 CYREG_UDB_PA1_CFG3
#define RST__PA__CFG4 CYREG_UDB_PA1_CFG4
#define RST__PA__CFG5 CYREG_UDB_PA1_CFG5
#define RST__PA__CFG6 CYREG_UDB_PA1_CFG6
#define RST__PA__CFG7 CYREG_UDB_PA1_CFG7
#define RST__PA__CFG8 CYREG_UDB_PA1_CFG8
#define RST__PA__CFG9 CYREG_UDB_PA1_CFG9
#define RST__PC CYREG_GPIO_PRT1_PC
#define RST__PC2 CYREG_GPIO_PRT1_PC2
#define RST__PORT 1u
#define RST__PS CYREG_GPIO_PRT1_PS
#define RST__SHIFT 6u

/* BtnUp */
#define BtnUp__0__DR CYREG_GPIO_PRT3_DR
#define BtnUp__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BtnUp__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BtnUp__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BtnUp__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BtnUp__0__HSIOM_MASK 0x000000F0u
#define BtnUp__0__HSIOM_SHIFT 4u
#define BtnUp__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnUp__0__INTR CYREG_GPIO_PRT3_INTR
#define BtnUp__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnUp__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BtnUp__0__MASK 0x02u
#define BtnUp__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BtnUp__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BtnUp__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BtnUp__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BtnUp__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BtnUp__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BtnUp__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BtnUp__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BtnUp__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BtnUp__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BtnUp__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BtnUp__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BtnUp__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BtnUp__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BtnUp__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BtnUp__0__PC CYREG_GPIO_PRT3_PC
#define BtnUp__0__PC2 CYREG_GPIO_PRT3_PC2
#define BtnUp__0__PORT 3u
#define BtnUp__0__PS CYREG_GPIO_PRT3_PS
#define BtnUp__0__SHIFT 1u
#define BtnUp__DR CYREG_GPIO_PRT3_DR
#define BtnUp__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BtnUp__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BtnUp__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BtnUp__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnUp__INTR CYREG_GPIO_PRT3_INTR
#define BtnUp__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnUp__INTSTAT CYREG_GPIO_PRT3_INTR
#define BtnUp__MASK 0x02u
#define BtnUp__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BtnUp__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BtnUp__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BtnUp__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BtnUp__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BtnUp__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BtnUp__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BtnUp__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BtnUp__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BtnUp__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BtnUp__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BtnUp__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BtnUp__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BtnUp__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BtnUp__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BtnUp__PC CYREG_GPIO_PRT3_PC
#define BtnUp__PC2 CYREG_GPIO_PRT3_PC2
#define BtnUp__PORT 3u
#define BtnUp__PS CYREG_GPIO_PRT3_PS
#define BtnUp__SHIFT 1u

/* debug */
#define debug__0__DR CYREG_GPIO_PRT1_DR
#define debug__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define debug__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define debug__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define debug__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define debug__0__HSIOM_MASK 0x0000000Fu
#define debug__0__HSIOM_SHIFT 0u
#define debug__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define debug__0__INTR CYREG_GPIO_PRT1_INTR
#define debug__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define debug__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define debug__0__MASK 0x01u
#define debug__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define debug__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define debug__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define debug__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define debug__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define debug__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define debug__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define debug__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define debug__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define debug__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define debug__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define debug__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define debug__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define debug__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define debug__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define debug__0__PC CYREG_GPIO_PRT1_PC
#define debug__0__PC2 CYREG_GPIO_PRT1_PC2
#define debug__0__PORT 1u
#define debug__0__PS CYREG_GPIO_PRT1_PS
#define debug__0__SHIFT 0u
#define debug__DR CYREG_GPIO_PRT1_DR
#define debug__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define debug__DR_INV CYREG_GPIO_PRT1_DR_INV
#define debug__DR_SET CYREG_GPIO_PRT1_DR_SET
#define debug__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define debug__INTR CYREG_GPIO_PRT1_INTR
#define debug__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define debug__INTSTAT CYREG_GPIO_PRT1_INTR
#define debug__MASK 0x01u
#define debug__PA__CFG0 CYREG_UDB_PA1_CFG0
#define debug__PA__CFG1 CYREG_UDB_PA1_CFG1
#define debug__PA__CFG10 CYREG_UDB_PA1_CFG10
#define debug__PA__CFG11 CYREG_UDB_PA1_CFG11
#define debug__PA__CFG12 CYREG_UDB_PA1_CFG12
#define debug__PA__CFG13 CYREG_UDB_PA1_CFG13
#define debug__PA__CFG14 CYREG_UDB_PA1_CFG14
#define debug__PA__CFG2 CYREG_UDB_PA1_CFG2
#define debug__PA__CFG3 CYREG_UDB_PA1_CFG3
#define debug__PA__CFG4 CYREG_UDB_PA1_CFG4
#define debug__PA__CFG5 CYREG_UDB_PA1_CFG5
#define debug__PA__CFG6 CYREG_UDB_PA1_CFG6
#define debug__PA__CFG7 CYREG_UDB_PA1_CFG7
#define debug__PA__CFG8 CYREG_UDB_PA1_CFG8
#define debug__PA__CFG9 CYREG_UDB_PA1_CFG9
#define debug__PC CYREG_GPIO_PRT1_PC
#define debug__PC2 CYREG_GPIO_PRT1_PC2
#define debug__PORT 1u
#define debug__PS CYREG_GPIO_PRT1_PS
#define debug__SHIFT 0u

/* LCD_BL */
#define LCD_BL__0__DR CYREG_GPIO_PRT3_DR
#define LCD_BL__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LCD_BL__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LCD_BL__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LCD_BL__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LCD_BL__0__HSIOM_MASK 0x00F00000u
#define LCD_BL__0__HSIOM_SHIFT 20u
#define LCD_BL__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LCD_BL__0__INTR CYREG_GPIO_PRT3_INTR
#define LCD_BL__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LCD_BL__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LCD_BL__0__MASK 0x20u
#define LCD_BL__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_BL__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_BL__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_BL__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_BL__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_BL__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_BL__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_BL__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_BL__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_BL__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_BL__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_BL__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_BL__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_BL__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_BL__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_BL__0__PC CYREG_GPIO_PRT3_PC
#define LCD_BL__0__PC2 CYREG_GPIO_PRT3_PC2
#define LCD_BL__0__PORT 3u
#define LCD_BL__0__PS CYREG_GPIO_PRT3_PS
#define LCD_BL__0__SHIFT 5u
#define LCD_BL__DR CYREG_GPIO_PRT3_DR
#define LCD_BL__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LCD_BL__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LCD_BL__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LCD_BL__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LCD_BL__INTR CYREG_GPIO_PRT3_INTR
#define LCD_BL__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LCD_BL__INTSTAT CYREG_GPIO_PRT3_INTR
#define LCD_BL__MASK 0x20u
#define LCD_BL__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LCD_BL__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LCD_BL__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LCD_BL__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LCD_BL__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LCD_BL__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LCD_BL__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LCD_BL__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LCD_BL__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LCD_BL__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LCD_BL__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LCD_BL__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LCD_BL__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LCD_BL__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LCD_BL__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LCD_BL__PC CYREG_GPIO_PRT3_PC
#define LCD_BL__PC2 CYREG_GPIO_PRT3_PC2
#define LCD_BL__PORT 3u
#define LCD_BL__PS CYREG_GPIO_PRT3_PS
#define LCD_BL__SHIFT 5u

/* BtnDown */
#define BtnDown__0__DR CYREG_GPIO_PRT3_DR
#define BtnDown__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BtnDown__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BtnDown__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BtnDown__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define BtnDown__0__HSIOM_MASK 0x00000F00u
#define BtnDown__0__HSIOM_SHIFT 8u
#define BtnDown__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnDown__0__INTR CYREG_GPIO_PRT3_INTR
#define BtnDown__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnDown__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define BtnDown__0__MASK 0x04u
#define BtnDown__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BtnDown__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BtnDown__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BtnDown__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BtnDown__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BtnDown__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BtnDown__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BtnDown__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BtnDown__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BtnDown__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BtnDown__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BtnDown__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BtnDown__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BtnDown__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BtnDown__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BtnDown__0__PC CYREG_GPIO_PRT3_PC
#define BtnDown__0__PC2 CYREG_GPIO_PRT3_PC2
#define BtnDown__0__PORT 3u
#define BtnDown__0__PS CYREG_GPIO_PRT3_PS
#define BtnDown__0__SHIFT 2u
#define BtnDown__DR CYREG_GPIO_PRT3_DR
#define BtnDown__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define BtnDown__DR_INV CYREG_GPIO_PRT3_DR_INV
#define BtnDown__DR_SET CYREG_GPIO_PRT3_DR_SET
#define BtnDown__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnDown__INTR CYREG_GPIO_PRT3_INTR
#define BtnDown__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define BtnDown__INTSTAT CYREG_GPIO_PRT3_INTR
#define BtnDown__MASK 0x04u
#define BtnDown__PA__CFG0 CYREG_UDB_PA3_CFG0
#define BtnDown__PA__CFG1 CYREG_UDB_PA3_CFG1
#define BtnDown__PA__CFG10 CYREG_UDB_PA3_CFG10
#define BtnDown__PA__CFG11 CYREG_UDB_PA3_CFG11
#define BtnDown__PA__CFG12 CYREG_UDB_PA3_CFG12
#define BtnDown__PA__CFG13 CYREG_UDB_PA3_CFG13
#define BtnDown__PA__CFG14 CYREG_UDB_PA3_CFG14
#define BtnDown__PA__CFG2 CYREG_UDB_PA3_CFG2
#define BtnDown__PA__CFG3 CYREG_UDB_PA3_CFG3
#define BtnDown__PA__CFG4 CYREG_UDB_PA3_CFG4
#define BtnDown__PA__CFG5 CYREG_UDB_PA3_CFG5
#define BtnDown__PA__CFG6 CYREG_UDB_PA3_CFG6
#define BtnDown__PA__CFG7 CYREG_UDB_PA3_CFG7
#define BtnDown__PA__CFG8 CYREG_UDB_PA3_CFG8
#define BtnDown__PA__CFG9 CYREG_UDB_PA3_CFG9
#define BtnDown__PC CYREG_GPIO_PRT3_PC
#define BtnDown__PC2 CYREG_GPIO_PRT3_PC2
#define BtnDown__PORT 3u
#define BtnDown__PS CYREG_GPIO_PRT3_PS
#define BtnDown__SHIFT 2u

/* Clock_3 */
#define Clock_3__CTRL_REGISTER CYREG_PERI_PCLK_CTL9
#define Clock_3__DIV_ID 0x00000041u
#define Clock_3__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define Clock_3__PA_DIV_ID 0x000000FFu

/* GatePin */
#define GatePin__0__DR CYREG_GPIO_PRT1_DR
#define GatePin__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GatePin__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GatePin__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GatePin__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define GatePin__0__HSIOM_MASK 0x0000F000u
#define GatePin__0__HSIOM_SHIFT 12u
#define GatePin__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GatePin__0__INTR CYREG_GPIO_PRT1_INTR
#define GatePin__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GatePin__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define GatePin__0__MASK 0x08u
#define GatePin__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define GatePin__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define GatePin__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define GatePin__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define GatePin__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define GatePin__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define GatePin__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define GatePin__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define GatePin__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define GatePin__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define GatePin__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define GatePin__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define GatePin__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define GatePin__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define GatePin__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define GatePin__0__PC CYREG_GPIO_PRT1_PC
#define GatePin__0__PC2 CYREG_GPIO_PRT1_PC2
#define GatePin__0__PORT 1u
#define GatePin__0__PS CYREG_GPIO_PRT1_PS
#define GatePin__0__SHIFT 3u
#define GatePin__DR CYREG_GPIO_PRT1_DR
#define GatePin__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define GatePin__DR_INV CYREG_GPIO_PRT1_DR_INV
#define GatePin__DR_SET CYREG_GPIO_PRT1_DR_SET
#define GatePin__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define GatePin__INTR CYREG_GPIO_PRT1_INTR
#define GatePin__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define GatePin__INTSTAT CYREG_GPIO_PRT1_INTR
#define GatePin__MASK 0x08u
#define GatePin__PA__CFG0 CYREG_UDB_PA1_CFG0
#define GatePin__PA__CFG1 CYREG_UDB_PA1_CFG1
#define GatePin__PA__CFG10 CYREG_UDB_PA1_CFG10
#define GatePin__PA__CFG11 CYREG_UDB_PA1_CFG11
#define GatePin__PA__CFG12 CYREG_UDB_PA1_CFG12
#define GatePin__PA__CFG13 CYREG_UDB_PA1_CFG13
#define GatePin__PA__CFG14 CYREG_UDB_PA1_CFG14
#define GatePin__PA__CFG2 CYREG_UDB_PA1_CFG2
#define GatePin__PA__CFG3 CYREG_UDB_PA1_CFG3
#define GatePin__PA__CFG4 CYREG_UDB_PA1_CFG4
#define GatePin__PA__CFG5 CYREG_UDB_PA1_CFG5
#define GatePin__PA__CFG6 CYREG_UDB_PA1_CFG6
#define GatePin__PA__CFG7 CYREG_UDB_PA1_CFG7
#define GatePin__PA__CFG8 CYREG_UDB_PA1_CFG8
#define GatePin__PA__CFG9 CYREG_UDB_PA1_CFG9
#define GatePin__PC CYREG_GPIO_PRT1_PC
#define GatePin__PC2 CYREG_GPIO_PRT1_PC2
#define GatePin__PORT 1u
#define GatePin__PS CYREG_GPIO_PRT1_PS
#define GatePin__SHIFT 3u

/* UART_XB_rx */
#define UART_XB_rx__0__DR CYREG_GPIO_PRT0_DR
#define UART_XB_rx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_XB_rx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_XB_rx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_XB_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_XB_rx__0__HSIOM_GPIO 0u
#define UART_XB_rx__0__HSIOM_I2C 14u
#define UART_XB_rx__0__HSIOM_I2C_SDA 14u
#define UART_XB_rx__0__HSIOM_MASK 0x000F0000u
#define UART_XB_rx__0__HSIOM_SHIFT 16u
#define UART_XB_rx__0__HSIOM_SPI 15u
#define UART_XB_rx__0__HSIOM_SPI_MOSI 15u
#define UART_XB_rx__0__HSIOM_UART 9u
#define UART_XB_rx__0__HSIOM_UART_RX 9u
#define UART_XB_rx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_rx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_XB_rx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_rx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_XB_rx__0__MASK 0x10u
#define UART_XB_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_XB_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_XB_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_XB_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_XB_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_XB_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_XB_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_XB_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_XB_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_XB_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_XB_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_XB_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_XB_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_XB_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_XB_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_XB_rx__0__PC CYREG_GPIO_PRT0_PC
#define UART_XB_rx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_XB_rx__0__PORT 0u
#define UART_XB_rx__0__PS CYREG_GPIO_PRT0_PS
#define UART_XB_rx__0__SHIFT 4u
#define UART_XB_rx__DR CYREG_GPIO_PRT0_DR
#define UART_XB_rx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_XB_rx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_XB_rx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_XB_rx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_rx__INTR CYREG_GPIO_PRT0_INTR
#define UART_XB_rx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_rx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_XB_rx__MASK 0x10u
#define UART_XB_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_XB_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_XB_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_XB_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_XB_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_XB_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_XB_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_XB_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_XB_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_XB_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_XB_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_XB_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_XB_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_XB_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_XB_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_XB_rx__PC CYREG_GPIO_PRT0_PC
#define UART_XB_rx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_XB_rx__PORT 0u
#define UART_XB_rx__PS CYREG_GPIO_PRT0_PS
#define UART_XB_rx__SHIFT 4u

/* UART_XB_SCB */
#define UART_XB_SCB__CTRL CYREG_SCB0_CTRL
#define UART_XB_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_XB_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_XB_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_XB_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_XB_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_XB_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_XB_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_XB_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_XB_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_XB_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_XB_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_XB_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_XB_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_XB_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_XB_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_XB_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_XB_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_XB_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_XB_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_XB_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_XB_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_XB_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_XB_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_XB_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_XB_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_XB_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_XB_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_XB_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_XB_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_XB_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_XB_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_XB_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_XB_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_XB_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_XB_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_XB_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_XB_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_XB_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_XB_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_XB_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_XB_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_XB_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_XB_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_XB_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_XB_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_XB_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_XB_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_XB_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_XB_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_XB_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_XB_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_XB_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_XB_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_XB_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_XB_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_XB_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_XB_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_XB_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_XB_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_XB_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_XB_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_XB_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_XB_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_XB_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_XB_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_XB_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_XB_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_XB_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_XB_SCB__SS0_POSISTION 0u
#define UART_XB_SCB__SS1_POSISTION 1u
#define UART_XB_SCB__SS2_POSISTION 2u
#define UART_XB_SCB__SS3_POSISTION 3u
#define UART_XB_SCB__STATUS CYREG_SCB0_STATUS
#define UART_XB_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_XB_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_XB_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_XB_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_XB_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_XB_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_XB_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_XB_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_XB_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_XB_SCB_IRQ */
#define UART_XB_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define UART_XB_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define UART_XB_SCB_IRQ__INTC_MASK 0x200u
#define UART_XB_SCB_IRQ__INTC_NUMBER 9u
#define UART_XB_SCB_IRQ__INTC_PRIOR_MASK 0xC000u
#define UART_XB_SCB_IRQ__INTC_PRIOR_NUM 0u
#define UART_XB_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define UART_XB_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define UART_XB_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* UART_XB_SCBCLK */
#define UART_XB_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_XB_SCBCLK__DIV_ID 0x00000042u
#define UART_XB_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define UART_XB_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_XB_tx */
#define UART_XB_tx__0__DR CYREG_GPIO_PRT0_DR
#define UART_XB_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_XB_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_XB_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_XB_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_XB_tx__0__HSIOM_GPIO 0u
#define UART_XB_tx__0__HSIOM_I2C 14u
#define UART_XB_tx__0__HSIOM_I2C_SCL 14u
#define UART_XB_tx__0__HSIOM_MASK 0x00F00000u
#define UART_XB_tx__0__HSIOM_SHIFT 20u
#define UART_XB_tx__0__HSIOM_SPI 15u
#define UART_XB_tx__0__HSIOM_SPI_MISO 15u
#define UART_XB_tx__0__HSIOM_UART 9u
#define UART_XB_tx__0__HSIOM_UART_TX 9u
#define UART_XB_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_XB_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_XB_tx__0__MASK 0x20u
#define UART_XB_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define UART_XB_tx__0__OUT_SEL_SHIFT 10u
#define UART_XB_tx__0__OUT_SEL_VAL -1u
#define UART_XB_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_XB_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_XB_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_XB_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_XB_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_XB_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_XB_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_XB_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_XB_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_XB_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_XB_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_XB_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_XB_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_XB_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_XB_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_XB_tx__0__PC CYREG_GPIO_PRT0_PC
#define UART_XB_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_XB_tx__0__PORT 0u
#define UART_XB_tx__0__PS CYREG_GPIO_PRT0_PS
#define UART_XB_tx__0__SHIFT 5u
#define UART_XB_tx__DR CYREG_GPIO_PRT0_DR
#define UART_XB_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_XB_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_XB_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_XB_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_tx__INTR CYREG_GPIO_PRT0_INTR
#define UART_XB_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_XB_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_XB_tx__MASK 0x20u
#define UART_XB_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_XB_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_XB_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_XB_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_XB_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_XB_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_XB_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_XB_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_XB_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_XB_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_XB_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_XB_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_XB_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_XB_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_XB_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_XB_tx__PC CYREG_GPIO_PRT0_PC
#define UART_XB_tx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_XB_tx__PORT 0u
#define UART_XB_tx__PS CYREG_GPIO_PRT0_PS
#define UART_XB_tx__SHIFT 5u

/* voltage */
#define voltage__0__DR CYREG_GPIO_PRT3_DR
#define voltage__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define voltage__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define voltage__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define voltage__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define voltage__0__HSIOM_MASK 0x0000000Fu
#define voltage__0__HSIOM_SHIFT 0u
#define voltage__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define voltage__0__INTR CYREG_GPIO_PRT3_INTR
#define voltage__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define voltage__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define voltage__0__MASK 0x01u
#define voltage__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define voltage__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define voltage__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define voltage__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define voltage__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define voltage__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define voltage__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define voltage__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define voltage__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define voltage__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define voltage__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define voltage__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define voltage__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define voltage__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define voltage__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define voltage__0__PC CYREG_GPIO_PRT3_PC
#define voltage__0__PC2 CYREG_GPIO_PRT3_PC2
#define voltage__0__PORT 3u
#define voltage__0__PS CYREG_GPIO_PRT3_PS
#define voltage__0__SHIFT 0u
#define voltage__DR CYREG_GPIO_PRT3_DR
#define voltage__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define voltage__DR_INV CYREG_GPIO_PRT3_DR_INV
#define voltage__DR_SET CYREG_GPIO_PRT3_DR_SET
#define voltage__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define voltage__INTR CYREG_GPIO_PRT3_INTR
#define voltage__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define voltage__INTSTAT CYREG_GPIO_PRT3_INTR
#define voltage__MASK 0x01u
#define voltage__PA__CFG0 CYREG_UDB_PA3_CFG0
#define voltage__PA__CFG1 CYREG_UDB_PA3_CFG1
#define voltage__PA__CFG10 CYREG_UDB_PA3_CFG10
#define voltage__PA__CFG11 CYREG_UDB_PA3_CFG11
#define voltage__PA__CFG12 CYREG_UDB_PA3_CFG12
#define voltage__PA__CFG13 CYREG_UDB_PA3_CFG13
#define voltage__PA__CFG14 CYREG_UDB_PA3_CFG14
#define voltage__PA__CFG2 CYREG_UDB_PA3_CFG2
#define voltage__PA__CFG3 CYREG_UDB_PA3_CFG3
#define voltage__PA__CFG4 CYREG_UDB_PA3_CFG4
#define voltage__PA__CFG5 CYREG_UDB_PA3_CFG5
#define voltage__PA__CFG6 CYREG_UDB_PA3_CFG6
#define voltage__PA__CFG7 CYREG_UDB_PA3_CFG7
#define voltage__PA__CFG8 CYREG_UDB_PA3_CFG8
#define voltage__PA__CFG9 CYREG_UDB_PA3_CFG9
#define voltage__PC CYREG_GPIO_PRT3_PC
#define voltage__PC2 CYREG_GPIO_PRT3_PC2
#define voltage__PORT 3u
#define voltage__PS CYREG_GPIO_PRT3_PS
#define voltage__SHIFT 0u

/* GATE_INT */
#define GATE_INT__INTC_CLR_EN_REG CYREG_CM0_ICER
#define GATE_INT__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define GATE_INT__INTC_MASK 0x08u
#define GATE_INT__INTC_NUMBER 3u
#define GATE_INT__INTC_PRIOR_MASK 0xC0000000u
#define GATE_INT__INTC_PRIOR_NUM 3u
#define GATE_INT__INTC_PRIOR_REG CYREG_CM0_IPR0
#define GATE_INT__INTC_SET_EN_REG CYREG_CM0_ISER
#define GATE_INT__INTC_SET_PD_REG CYREG_CM0_ISPR

/* debugntp */
#define debugntp__0__DR CYREG_GPIO_PRT0_DR
#define debugntp__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define debugntp__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define debugntp__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define debugntp__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define debugntp__0__HSIOM_MASK 0x00000F00u
#define debugntp__0__HSIOM_SHIFT 8u
#define debugntp__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define debugntp__0__INTR CYREG_GPIO_PRT0_INTR
#define debugntp__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define debugntp__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define debugntp__0__MASK 0x04u
#define debugntp__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define debugntp__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define debugntp__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define debugntp__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define debugntp__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define debugntp__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define debugntp__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define debugntp__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define debugntp__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define debugntp__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define debugntp__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define debugntp__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define debugntp__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define debugntp__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define debugntp__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define debugntp__0__PC CYREG_GPIO_PRT0_PC
#define debugntp__0__PC2 CYREG_GPIO_PRT0_PC2
#define debugntp__0__PORT 0u
#define debugntp__0__PS CYREG_GPIO_PRT0_PS
#define debugntp__0__SHIFT 2u
#define debugntp__DR CYREG_GPIO_PRT0_DR
#define debugntp__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define debugntp__DR_INV CYREG_GPIO_PRT0_DR_INV
#define debugntp__DR_SET CYREG_GPIO_PRT0_DR_SET
#define debugntp__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define debugntp__INTR CYREG_GPIO_PRT0_INTR
#define debugntp__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define debugntp__INTSTAT CYREG_GPIO_PRT0_INTR
#define debugntp__MASK 0x04u
#define debugntp__PA__CFG0 CYREG_UDB_PA0_CFG0
#define debugntp__PA__CFG1 CYREG_UDB_PA0_CFG1
#define debugntp__PA__CFG10 CYREG_UDB_PA0_CFG10
#define debugntp__PA__CFG11 CYREG_UDB_PA0_CFG11
#define debugntp__PA__CFG12 CYREG_UDB_PA0_CFG12
#define debugntp__PA__CFG13 CYREG_UDB_PA0_CFG13
#define debugntp__PA__CFG14 CYREG_UDB_PA0_CFG14
#define debugntp__PA__CFG2 CYREG_UDB_PA0_CFG2
#define debugntp__PA__CFG3 CYREG_UDB_PA0_CFG3
#define debugntp__PA__CFG4 CYREG_UDB_PA0_CFG4
#define debugntp__PA__CFG5 CYREG_UDB_PA0_CFG5
#define debugntp__PA__CFG6 CYREG_UDB_PA0_CFG6
#define debugntp__PA__CFG7 CYREG_UDB_PA0_CFG7
#define debugntp__PA__CFG8 CYREG_UDB_PA0_CFG8
#define debugntp__PA__CFG9 CYREG_UDB_PA0_CFG9
#define debugntp__PC CYREG_GPIO_PRT0_PC
#define debugntp__PC2 CYREG_GPIO_PRT0_PC2
#define debugntp__PORT 0u
#define debugntp__PS CYREG_GPIO_PRT0_PS
#define debugntp__SHIFT 2u

/* Timer_LED_cy_m0s8_tcpwm_1 */
#define Timer_LED_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT1_CC
#define Timer_LED_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT1_CC_BUFF
#define Timer_LED_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT1_COUNTER
#define Timer_LED_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT1_CTRL
#define Timer_LED_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT1_INTR
#define Timer_LED_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT1_INTR_MASK
#define Timer_LED_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT1_INTR_MASKED
#define Timer_LED_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT1_INTR_SET
#define Timer_LED_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT1_PERIOD
#define Timer_LED_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT1_PERIOD_BUFF
#define Timer_LED_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT1_STATUS
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x02u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 1u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x200u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 9u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x2000000u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 25u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x20000u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 17u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x02u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 1u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x02u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 1u
#define Timer_LED_cy_m0s8_tcpwm_1__TCPWM_NUMBER 1u
#define Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT1_TR_CTRL0
#define Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT1_TR_CTRL1
#define Timer_LED_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT1_TR_CTRL2

/* isr_timer */
#define isr_timer__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_timer__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_timer__INTC_MASK 0x20000u
#define isr_timer__INTC_NUMBER 17u
#define isr_timer__INTC_PRIOR_MASK 0xC000u
#define isr_timer__INTC_PRIOR_NUM 3u
#define isr_timer__INTC_PRIOR_REG CYREG_CM0_IPR4
#define isr_timer__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_timer__INTC_SET_PD_REG CYREG_CM0_ISPR

/* BUTT_UP_INT */
#define BUTT_UP_INT__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BUTT_UP_INT__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BUTT_UP_INT__INTC_MASK 0x04u
#define BUTT_UP_INT__INTC_NUMBER 2u
#define BUTT_UP_INT__INTC_PRIOR_MASK 0xC00000u
#define BUTT_UP_INT__INTC_PRIOR_NUM 3u
#define BUTT_UP_INT__INTC_PRIOR_REG CYREG_CM0_IPR0
#define BUTT_UP_INT__INTC_SET_EN_REG CYREG_CM0_ISER
#define BUTT_UP_INT__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LED_RED_PIN */
#define LED_RED_PIN__0__DR CYREG_GPIO_PRT3_DR
#define LED_RED_PIN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_RED_PIN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_RED_PIN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_RED_PIN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_RED_PIN__0__HSIOM_MASK 0x0000F000u
#define LED_RED_PIN__0__HSIOM_SHIFT 12u
#define LED_RED_PIN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_RED_PIN__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_RED_PIN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_RED_PIN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_RED_PIN__0__MASK 0x08u
#define LED_RED_PIN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_RED_PIN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_RED_PIN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_RED_PIN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_RED_PIN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_RED_PIN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_RED_PIN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_RED_PIN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_RED_PIN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_RED_PIN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_RED_PIN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_RED_PIN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_RED_PIN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_RED_PIN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_RED_PIN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_RED_PIN__0__PC CYREG_GPIO_PRT3_PC
#define LED_RED_PIN__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_RED_PIN__0__PORT 3u
#define LED_RED_PIN__0__PS CYREG_GPIO_PRT3_PS
#define LED_RED_PIN__0__SHIFT 3u
#define LED_RED_PIN__DR CYREG_GPIO_PRT3_DR
#define LED_RED_PIN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_RED_PIN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_RED_PIN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_RED_PIN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_RED_PIN__INTR CYREG_GPIO_PRT3_INTR
#define LED_RED_PIN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_RED_PIN__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_RED_PIN__MASK 0x08u
#define LED_RED_PIN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_RED_PIN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_RED_PIN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_RED_PIN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_RED_PIN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_RED_PIN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_RED_PIN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_RED_PIN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_RED_PIN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_RED_PIN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_RED_PIN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_RED_PIN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_RED_PIN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_RED_PIN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_RED_PIN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_RED_PIN__PC CYREG_GPIO_PRT3_PC
#define LED_RED_PIN__PC2 CYREG_GPIO_PRT3_PC2
#define LED_RED_PIN__PORT 3u
#define LED_RED_PIN__PS CYREG_GPIO_PRT3_PS
#define LED_RED_PIN__SHIFT 3u

/* timer_clock */
#define timer_clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL8
#define timer_clock__DIV_ID 0x00000044u
#define timer_clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define timer_clock__PA_DIV_ID 0x000000FFu

/* timer_clock_2 */
#define timer_clock_2__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define timer_clock_2__DIV_ID 0x00000043u
#define timer_clock_2__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define timer_clock_2__PA_DIV_ID 0x000000FFu

/* Pin_testMode */
#define Pin_testMode__0__DR CYREG_GPIO_PRT1_DR
#define Pin_testMode__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_testMode__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_testMode__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_testMode__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define Pin_testMode__0__HSIOM_MASK 0xF0000000u
#define Pin_testMode__0__HSIOM_SHIFT 28u
#define Pin_testMode__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_testMode__0__INTR CYREG_GPIO_PRT1_INTR
#define Pin_testMode__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_testMode__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_testMode__0__MASK 0x80u
#define Pin_testMode__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_testMode__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_testMode__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_testMode__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_testMode__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_testMode__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_testMode__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_testMode__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_testMode__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_testMode__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_testMode__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_testMode__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_testMode__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_testMode__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_testMode__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_testMode__0__PC CYREG_GPIO_PRT1_PC
#define Pin_testMode__0__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_testMode__0__PORT 1u
#define Pin_testMode__0__PS CYREG_GPIO_PRT1_PS
#define Pin_testMode__0__SHIFT 7u
#define Pin_testMode__DR CYREG_GPIO_PRT1_DR
#define Pin_testMode__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define Pin_testMode__DR_INV CYREG_GPIO_PRT1_DR_INV
#define Pin_testMode__DR_SET CYREG_GPIO_PRT1_DR_SET
#define Pin_testMode__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_testMode__INTR CYREG_GPIO_PRT1_INTR
#define Pin_testMode__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define Pin_testMode__INTSTAT CYREG_GPIO_PRT1_INTR
#define Pin_testMode__MASK 0x80u
#define Pin_testMode__PA__CFG0 CYREG_UDB_PA1_CFG0
#define Pin_testMode__PA__CFG1 CYREG_UDB_PA1_CFG1
#define Pin_testMode__PA__CFG10 CYREG_UDB_PA1_CFG10
#define Pin_testMode__PA__CFG11 CYREG_UDB_PA1_CFG11
#define Pin_testMode__PA__CFG12 CYREG_UDB_PA1_CFG12
#define Pin_testMode__PA__CFG13 CYREG_UDB_PA1_CFG13
#define Pin_testMode__PA__CFG14 CYREG_UDB_PA1_CFG14
#define Pin_testMode__PA__CFG2 CYREG_UDB_PA1_CFG2
#define Pin_testMode__PA__CFG3 CYREG_UDB_PA1_CFG3
#define Pin_testMode__PA__CFG4 CYREG_UDB_PA1_CFG4
#define Pin_testMode__PA__CFG5 CYREG_UDB_PA1_CFG5
#define Pin_testMode__PA__CFG6 CYREG_UDB_PA1_CFG6
#define Pin_testMode__PA__CFG7 CYREG_UDB_PA1_CFG7
#define Pin_testMode__PA__CFG8 CYREG_UDB_PA1_CFG8
#define Pin_testMode__PA__CFG9 CYREG_UDB_PA1_CFG9
#define Pin_testMode__PC CYREG_GPIO_PRT1_PC
#define Pin_testMode__PC2 CYREG_GPIO_PRT1_PC2
#define Pin_testMode__PORT 1u
#define Pin_testMode__PS CYREG_GPIO_PRT1_PS
#define Pin_testMode__SHIFT 7u

/* SwSPI_Master_SPI_CS */
#define SwSPI_Master_SPI_CS__0__DR CYREG_GPIO_PRT0_DR
#define SwSPI_Master_SPI_CS__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SwSPI_Master_SPI_CS__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SwSPI_Master_SPI_CS__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SwSPI_Master_SPI_CS__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SwSPI_Master_SPI_CS__0__HSIOM_MASK 0x0000F000u
#define SwSPI_Master_SPI_CS__0__HSIOM_SHIFT 12u
#define SwSPI_Master_SPI_CS__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SwSPI_Master_SPI_CS__0__INTR CYREG_GPIO_PRT0_INTR
#define SwSPI_Master_SPI_CS__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SwSPI_Master_SPI_CS__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SwSPI_Master_SPI_CS__0__MASK 0x08u
#define SwSPI_Master_SPI_CS__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SwSPI_Master_SPI_CS__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SwSPI_Master_SPI_CS__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SwSPI_Master_SPI_CS__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SwSPI_Master_SPI_CS__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SwSPI_Master_SPI_CS__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SwSPI_Master_SPI_CS__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SwSPI_Master_SPI_CS__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SwSPI_Master_SPI_CS__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SwSPI_Master_SPI_CS__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SwSPI_Master_SPI_CS__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SwSPI_Master_SPI_CS__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SwSPI_Master_SPI_CS__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SwSPI_Master_SPI_CS__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SwSPI_Master_SPI_CS__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SwSPI_Master_SPI_CS__0__PC CYREG_GPIO_PRT0_PC
#define SwSPI_Master_SPI_CS__0__PC2 CYREG_GPIO_PRT0_PC2
#define SwSPI_Master_SPI_CS__0__PORT 0u
#define SwSPI_Master_SPI_CS__0__PS CYREG_GPIO_PRT0_PS
#define SwSPI_Master_SPI_CS__0__SHIFT 3u
#define SwSPI_Master_SPI_CS__DR CYREG_GPIO_PRT0_DR
#define SwSPI_Master_SPI_CS__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SwSPI_Master_SPI_CS__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SwSPI_Master_SPI_CS__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SwSPI_Master_SPI_CS__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SwSPI_Master_SPI_CS__INTR CYREG_GPIO_PRT0_INTR
#define SwSPI_Master_SPI_CS__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SwSPI_Master_SPI_CS__INTSTAT CYREG_GPIO_PRT0_INTR
#define SwSPI_Master_SPI_CS__MASK 0x08u
#define SwSPI_Master_SPI_CS__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SwSPI_Master_SPI_CS__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SwSPI_Master_SPI_CS__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SwSPI_Master_SPI_CS__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SwSPI_Master_SPI_CS__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SwSPI_Master_SPI_CS__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SwSPI_Master_SPI_CS__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SwSPI_Master_SPI_CS__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SwSPI_Master_SPI_CS__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SwSPI_Master_SPI_CS__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SwSPI_Master_SPI_CS__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SwSPI_Master_SPI_CS__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SwSPI_Master_SPI_CS__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SwSPI_Master_SPI_CS__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SwSPI_Master_SPI_CS__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SwSPI_Master_SPI_CS__PC CYREG_GPIO_PRT0_PC
#define SwSPI_Master_SPI_CS__PC2 CYREG_GPIO_PRT0_PC2
#define SwSPI_Master_SPI_CS__PORT 0u
#define SwSPI_Master_SPI_CS__PS CYREG_GPIO_PRT0_PS
#define SwSPI_Master_SPI_CS__SHIFT 3u

/* SwSPI_Master_SPI_MISO */
#define SwSPI_Master_SPI_MISO__0__DR CYREG_GPIO_PRT1_DR
#define SwSPI_Master_SPI_MISO__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SwSPI_Master_SPI_MISO__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SwSPI_Master_SPI_MISO__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SwSPI_Master_SPI_MISO__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SwSPI_Master_SPI_MISO__0__HSIOM_MASK 0x00000F00u
#define SwSPI_Master_SPI_MISO__0__HSIOM_SHIFT 8u
#define SwSPI_Master_SPI_MISO__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SwSPI_Master_SPI_MISO__0__INTR CYREG_GPIO_PRT1_INTR
#define SwSPI_Master_SPI_MISO__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SwSPI_Master_SPI_MISO__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define SwSPI_Master_SPI_MISO__0__MASK 0x04u
#define SwSPI_Master_SPI_MISO__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SwSPI_Master_SPI_MISO__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SwSPI_Master_SPI_MISO__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SwSPI_Master_SPI_MISO__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SwSPI_Master_SPI_MISO__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SwSPI_Master_SPI_MISO__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SwSPI_Master_SPI_MISO__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SwSPI_Master_SPI_MISO__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SwSPI_Master_SPI_MISO__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SwSPI_Master_SPI_MISO__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SwSPI_Master_SPI_MISO__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SwSPI_Master_SPI_MISO__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SwSPI_Master_SPI_MISO__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SwSPI_Master_SPI_MISO__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SwSPI_Master_SPI_MISO__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SwSPI_Master_SPI_MISO__0__PC CYREG_GPIO_PRT1_PC
#define SwSPI_Master_SPI_MISO__0__PC2 CYREG_GPIO_PRT1_PC2
#define SwSPI_Master_SPI_MISO__0__PORT 1u
#define SwSPI_Master_SPI_MISO__0__PS CYREG_GPIO_PRT1_PS
#define SwSPI_Master_SPI_MISO__0__SHIFT 2u
#define SwSPI_Master_SPI_MISO__DR CYREG_GPIO_PRT1_DR
#define SwSPI_Master_SPI_MISO__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define SwSPI_Master_SPI_MISO__DR_INV CYREG_GPIO_PRT1_DR_INV
#define SwSPI_Master_SPI_MISO__DR_SET CYREG_GPIO_PRT1_DR_SET
#define SwSPI_Master_SPI_MISO__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define SwSPI_Master_SPI_MISO__INTR CYREG_GPIO_PRT1_INTR
#define SwSPI_Master_SPI_MISO__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define SwSPI_Master_SPI_MISO__INTSTAT CYREG_GPIO_PRT1_INTR
#define SwSPI_Master_SPI_MISO__MASK 0x04u
#define SwSPI_Master_SPI_MISO__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SwSPI_Master_SPI_MISO__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SwSPI_Master_SPI_MISO__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SwSPI_Master_SPI_MISO__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SwSPI_Master_SPI_MISO__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SwSPI_Master_SPI_MISO__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SwSPI_Master_SPI_MISO__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SwSPI_Master_SPI_MISO__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SwSPI_Master_SPI_MISO__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SwSPI_Master_SPI_MISO__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SwSPI_Master_SPI_MISO__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SwSPI_Master_SPI_MISO__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SwSPI_Master_SPI_MISO__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SwSPI_Master_SPI_MISO__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SwSPI_Master_SPI_MISO__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SwSPI_Master_SPI_MISO__PC CYREG_GPIO_PRT1_PC
#define SwSPI_Master_SPI_MISO__PC2 CYREG_GPIO_PRT1_PC2
#define SwSPI_Master_SPI_MISO__PORT 1u
#define SwSPI_Master_SPI_MISO__PS CYREG_GPIO_PRT1_PS
#define SwSPI_Master_SPI_MISO__SHIFT 2u

/* SwSPI_Master_SPI_MOSI */
#define SwSPI_Master_SPI_MOSI__0__DR CYREG_GPIO_PRT2_DR
#define SwSPI_Master_SPI_MOSI__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SwSPI_Master_SPI_MOSI__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SwSPI_Master_SPI_MOSI__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SwSPI_Master_SPI_MOSI__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SwSPI_Master_SPI_MOSI__0__HSIOM_MASK 0x000F0000u
#define SwSPI_Master_SPI_MOSI__0__HSIOM_SHIFT 16u
#define SwSPI_Master_SPI_MOSI__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_MOSI__0__INTR CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_MOSI__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_MOSI__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_MOSI__0__MASK 0x10u
#define SwSPI_Master_SPI_MOSI__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SwSPI_Master_SPI_MOSI__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SwSPI_Master_SPI_MOSI__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SwSPI_Master_SPI_MOSI__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SwSPI_Master_SPI_MOSI__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SwSPI_Master_SPI_MOSI__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SwSPI_Master_SPI_MOSI__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SwSPI_Master_SPI_MOSI__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SwSPI_Master_SPI_MOSI__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SwSPI_Master_SPI_MOSI__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SwSPI_Master_SPI_MOSI__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SwSPI_Master_SPI_MOSI__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SwSPI_Master_SPI_MOSI__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SwSPI_Master_SPI_MOSI__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SwSPI_Master_SPI_MOSI__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SwSPI_Master_SPI_MOSI__0__PC CYREG_GPIO_PRT2_PC
#define SwSPI_Master_SPI_MOSI__0__PC2 CYREG_GPIO_PRT2_PC2
#define SwSPI_Master_SPI_MOSI__0__PORT 2u
#define SwSPI_Master_SPI_MOSI__0__PS CYREG_GPIO_PRT2_PS
#define SwSPI_Master_SPI_MOSI__0__SHIFT 4u
#define SwSPI_Master_SPI_MOSI__DR CYREG_GPIO_PRT2_DR
#define SwSPI_Master_SPI_MOSI__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SwSPI_Master_SPI_MOSI__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SwSPI_Master_SPI_MOSI__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SwSPI_Master_SPI_MOSI__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_MOSI__INTR CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_MOSI__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_MOSI__INTSTAT CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_MOSI__MASK 0x10u
#define SwSPI_Master_SPI_MOSI__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SwSPI_Master_SPI_MOSI__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SwSPI_Master_SPI_MOSI__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SwSPI_Master_SPI_MOSI__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SwSPI_Master_SPI_MOSI__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SwSPI_Master_SPI_MOSI__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SwSPI_Master_SPI_MOSI__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SwSPI_Master_SPI_MOSI__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SwSPI_Master_SPI_MOSI__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SwSPI_Master_SPI_MOSI__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SwSPI_Master_SPI_MOSI__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SwSPI_Master_SPI_MOSI__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SwSPI_Master_SPI_MOSI__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SwSPI_Master_SPI_MOSI__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SwSPI_Master_SPI_MOSI__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SwSPI_Master_SPI_MOSI__PC CYREG_GPIO_PRT2_PC
#define SwSPI_Master_SPI_MOSI__PC2 CYREG_GPIO_PRT2_PC2
#define SwSPI_Master_SPI_MOSI__PORT 2u
#define SwSPI_Master_SPI_MOSI__PS CYREG_GPIO_PRT2_PS
#define SwSPI_Master_SPI_MOSI__SHIFT 4u

/* SwSPI_Master_SPI_SCK */
#define SwSPI_Master_SPI_SCK__0__DR CYREG_GPIO_PRT2_DR
#define SwSPI_Master_SPI_SCK__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SwSPI_Master_SPI_SCK__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SwSPI_Master_SPI_SCK__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SwSPI_Master_SPI_SCK__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define SwSPI_Master_SPI_SCK__0__HSIOM_MASK 0x00000F00u
#define SwSPI_Master_SPI_SCK__0__HSIOM_SHIFT 8u
#define SwSPI_Master_SPI_SCK__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_SCK__0__INTR CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_SCK__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_SCK__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_SCK__0__MASK 0x04u
#define SwSPI_Master_SPI_SCK__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SwSPI_Master_SPI_SCK__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SwSPI_Master_SPI_SCK__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SwSPI_Master_SPI_SCK__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SwSPI_Master_SPI_SCK__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SwSPI_Master_SPI_SCK__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SwSPI_Master_SPI_SCK__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SwSPI_Master_SPI_SCK__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SwSPI_Master_SPI_SCK__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SwSPI_Master_SPI_SCK__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SwSPI_Master_SPI_SCK__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SwSPI_Master_SPI_SCK__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SwSPI_Master_SPI_SCK__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SwSPI_Master_SPI_SCK__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SwSPI_Master_SPI_SCK__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SwSPI_Master_SPI_SCK__0__PC CYREG_GPIO_PRT2_PC
#define SwSPI_Master_SPI_SCK__0__PC2 CYREG_GPIO_PRT2_PC2
#define SwSPI_Master_SPI_SCK__0__PORT 2u
#define SwSPI_Master_SPI_SCK__0__PS CYREG_GPIO_PRT2_PS
#define SwSPI_Master_SPI_SCK__0__SHIFT 2u
#define SwSPI_Master_SPI_SCK__DR CYREG_GPIO_PRT2_DR
#define SwSPI_Master_SPI_SCK__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define SwSPI_Master_SPI_SCK__DR_INV CYREG_GPIO_PRT2_DR_INV
#define SwSPI_Master_SPI_SCK__DR_SET CYREG_GPIO_PRT2_DR_SET
#define SwSPI_Master_SPI_SCK__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_SCK__INTR CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_SCK__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define SwSPI_Master_SPI_SCK__INTSTAT CYREG_GPIO_PRT2_INTR
#define SwSPI_Master_SPI_SCK__MASK 0x04u
#define SwSPI_Master_SPI_SCK__PA__CFG0 CYREG_UDB_PA2_CFG0
#define SwSPI_Master_SPI_SCK__PA__CFG1 CYREG_UDB_PA2_CFG1
#define SwSPI_Master_SPI_SCK__PA__CFG10 CYREG_UDB_PA2_CFG10
#define SwSPI_Master_SPI_SCK__PA__CFG11 CYREG_UDB_PA2_CFG11
#define SwSPI_Master_SPI_SCK__PA__CFG12 CYREG_UDB_PA2_CFG12
#define SwSPI_Master_SPI_SCK__PA__CFG13 CYREG_UDB_PA2_CFG13
#define SwSPI_Master_SPI_SCK__PA__CFG14 CYREG_UDB_PA2_CFG14
#define SwSPI_Master_SPI_SCK__PA__CFG2 CYREG_UDB_PA2_CFG2
#define SwSPI_Master_SPI_SCK__PA__CFG3 CYREG_UDB_PA2_CFG3
#define SwSPI_Master_SPI_SCK__PA__CFG4 CYREG_UDB_PA2_CFG4
#define SwSPI_Master_SPI_SCK__PA__CFG5 CYREG_UDB_PA2_CFG5
#define SwSPI_Master_SPI_SCK__PA__CFG6 CYREG_UDB_PA2_CFG6
#define SwSPI_Master_SPI_SCK__PA__CFG7 CYREG_UDB_PA2_CFG7
#define SwSPI_Master_SPI_SCK__PA__CFG8 CYREG_UDB_PA2_CFG8
#define SwSPI_Master_SPI_SCK__PA__CFG9 CYREG_UDB_PA2_CFG9
#define SwSPI_Master_SPI_SCK__PC CYREG_GPIO_PRT2_PC
#define SwSPI_Master_SPI_SCK__PC2 CYREG_GPIO_PRT2_PC2
#define SwSPI_Master_SPI_SCK__PORT 2u
#define SwSPI_Master_SPI_SCK__PS CYREG_GPIO_PRT2_PS
#define SwSPI_Master_SPI_SCK__SHIFT 2u

/* BUTT_DOWN_INT */
#define BUTT_DOWN_INT__INTC_CLR_EN_REG CYREG_CM0_ICER
#define BUTT_DOWN_INT__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define BUTT_DOWN_INT__INTC_MASK 0x02u
#define BUTT_DOWN_INT__INTC_NUMBER 1u
#define BUTT_DOWN_INT__INTC_PRIOR_MASK 0xC000u
#define BUTT_DOWN_INT__INTC_PRIOR_NUM 3u
#define BUTT_DOWN_INT__INTC_PRIOR_REG CYREG_CM0_IPR0
#define BUTT_DOWN_INT__INTC_SET_EN_REG CYREG_CM0_ISER
#define BUTT_DOWN_INT__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Int_Timer_Led */
#define Int_Timer_Led__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Int_Timer_Led__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Int_Timer_Led__INTC_MASK 0x40000u
#define Int_Timer_Led__INTC_NUMBER 18u
#define Int_Timer_Led__INTC_PRIOR_MASK 0xC00000u
#define Int_Timer_Led__INTC_PRIOR_NUM 3u
#define Int_Timer_Led__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Int_Timer_Led__INTC_SET_EN_REG CYREG_CM0_ISER
#define Int_Timer_Led__INTC_SET_PD_REG CYREG_CM0_ISPR

/* LED_GREEN_PIN */
#define LED_GREEN_PIN__0__DR CYREG_GPIO_PRT3_DR
#define LED_GREEN_PIN__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_GREEN_PIN__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_GREEN_PIN__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_GREEN_PIN__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define LED_GREEN_PIN__0__HSIOM_MASK 0x000F0000u
#define LED_GREEN_PIN__0__HSIOM_SHIFT 16u
#define LED_GREEN_PIN__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_GREEN_PIN__0__INTR CYREG_GPIO_PRT3_INTR
#define LED_GREEN_PIN__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_GREEN_PIN__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_GREEN_PIN__0__MASK 0x10u
#define LED_GREEN_PIN__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_GREEN_PIN__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_GREEN_PIN__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_GREEN_PIN__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_GREEN_PIN__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_GREEN_PIN__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_GREEN_PIN__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_GREEN_PIN__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_GREEN_PIN__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_GREEN_PIN__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_GREEN_PIN__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_GREEN_PIN__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_GREEN_PIN__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_GREEN_PIN__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_GREEN_PIN__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_GREEN_PIN__0__PC CYREG_GPIO_PRT3_PC
#define LED_GREEN_PIN__0__PC2 CYREG_GPIO_PRT3_PC2
#define LED_GREEN_PIN__0__PORT 3u
#define LED_GREEN_PIN__0__PS CYREG_GPIO_PRT3_PS
#define LED_GREEN_PIN__0__SHIFT 4u
#define LED_GREEN_PIN__DR CYREG_GPIO_PRT3_DR
#define LED_GREEN_PIN__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define LED_GREEN_PIN__DR_INV CYREG_GPIO_PRT3_DR_INV
#define LED_GREEN_PIN__DR_SET CYREG_GPIO_PRT3_DR_SET
#define LED_GREEN_PIN__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_GREEN_PIN__INTR CYREG_GPIO_PRT3_INTR
#define LED_GREEN_PIN__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define LED_GREEN_PIN__INTSTAT CYREG_GPIO_PRT3_INTR
#define LED_GREEN_PIN__MASK 0x10u
#define LED_GREEN_PIN__PA__CFG0 CYREG_UDB_PA3_CFG0
#define LED_GREEN_PIN__PA__CFG1 CYREG_UDB_PA3_CFG1
#define LED_GREEN_PIN__PA__CFG10 CYREG_UDB_PA3_CFG10
#define LED_GREEN_PIN__PA__CFG11 CYREG_UDB_PA3_CFG11
#define LED_GREEN_PIN__PA__CFG12 CYREG_UDB_PA3_CFG12
#define LED_GREEN_PIN__PA__CFG13 CYREG_UDB_PA3_CFG13
#define LED_GREEN_PIN__PA__CFG14 CYREG_UDB_PA3_CFG14
#define LED_GREEN_PIN__PA__CFG2 CYREG_UDB_PA3_CFG2
#define LED_GREEN_PIN__PA__CFG3 CYREG_UDB_PA3_CFG3
#define LED_GREEN_PIN__PA__CFG4 CYREG_UDB_PA3_CFG4
#define LED_GREEN_PIN__PA__CFG5 CYREG_UDB_PA3_CFG5
#define LED_GREEN_PIN__PA__CFG6 CYREG_UDB_PA3_CFG6
#define LED_GREEN_PIN__PA__CFG7 CYREG_UDB_PA3_CFG7
#define LED_GREEN_PIN__PA__CFG8 CYREG_UDB_PA3_CFG8
#define LED_GREEN_PIN__PA__CFG9 CYREG_UDB_PA3_CFG9
#define LED_GREEN_PIN__PC CYREG_GPIO_PRT3_PC
#define LED_GREEN_PIN__PC2 CYREG_GPIO_PRT3_PC2
#define LED_GREEN_PIN__PORT 3u
#define LED_GREEN_PIN__PS CYREG_GPIO_PRT3_PS
#define LED_GREEN_PIN__SHIFT 4u

/* TimerTestMode_cy_m0s8_tcpwm_1 */
#define TimerTestMode_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT2_CC
#define TimerTestMode_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT2_CC_BUFF
#define TimerTestMode_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT2_COUNTER
#define TimerTestMode_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT2_CTRL
#define TimerTestMode_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT2_INTR
#define TimerTestMode_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT2_INTR_MASK
#define TimerTestMode_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT2_INTR_MASKED
#define TimerTestMode_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT2_INTR_SET
#define TimerTestMode_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT2_PERIOD
#define TimerTestMode_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT2_PERIOD_BUFF
#define TimerTestMode_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT2_STATUS
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x04u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 2u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x400u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 10u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x4000000u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 26u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x40000u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 18u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x04u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 2u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x04u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 2u
#define TimerTestMode_cy_m0s8_tcpwm_1__TCPWM_NUMBER 2u
#define TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT2_TR_CTRL0
#define TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT2_TR_CTRL1
#define TimerTestMode_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT2_TR_CTRL2

/* SW_RunTestMode */
#define SW_RunTestMode__0__DR CYREG_GPIO_PRT0_DR
#define SW_RunTestMode__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW_RunTestMode__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW_RunTestMode__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW_RunTestMode__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define SW_RunTestMode__0__HSIOM_MASK 0x000000F0u
#define SW_RunTestMode__0__HSIOM_SHIFT 4u
#define SW_RunTestMode__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW_RunTestMode__0__INTR CYREG_GPIO_PRT0_INTR
#define SW_RunTestMode__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW_RunTestMode__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW_RunTestMode__0__MASK 0x02u
#define SW_RunTestMode__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW_RunTestMode__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW_RunTestMode__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW_RunTestMode__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW_RunTestMode__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW_RunTestMode__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW_RunTestMode__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW_RunTestMode__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW_RunTestMode__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW_RunTestMode__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW_RunTestMode__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW_RunTestMode__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW_RunTestMode__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW_RunTestMode__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW_RunTestMode__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW_RunTestMode__0__PC CYREG_GPIO_PRT0_PC
#define SW_RunTestMode__0__PC2 CYREG_GPIO_PRT0_PC2
#define SW_RunTestMode__0__PORT 0u
#define SW_RunTestMode__0__PS CYREG_GPIO_PRT0_PS
#define SW_RunTestMode__0__SHIFT 1u
#define SW_RunTestMode__DR CYREG_GPIO_PRT0_DR
#define SW_RunTestMode__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define SW_RunTestMode__DR_INV CYREG_GPIO_PRT0_DR_INV
#define SW_RunTestMode__DR_SET CYREG_GPIO_PRT0_DR_SET
#define SW_RunTestMode__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define SW_RunTestMode__INTR CYREG_GPIO_PRT0_INTR
#define SW_RunTestMode__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define SW_RunTestMode__INTSTAT CYREG_GPIO_PRT0_INTR
#define SW_RunTestMode__MASK 0x02u
#define SW_RunTestMode__PA__CFG0 CYREG_UDB_PA0_CFG0
#define SW_RunTestMode__PA__CFG1 CYREG_UDB_PA0_CFG1
#define SW_RunTestMode__PA__CFG10 CYREG_UDB_PA0_CFG10
#define SW_RunTestMode__PA__CFG11 CYREG_UDB_PA0_CFG11
#define SW_RunTestMode__PA__CFG12 CYREG_UDB_PA0_CFG12
#define SW_RunTestMode__PA__CFG13 CYREG_UDB_PA0_CFG13
#define SW_RunTestMode__PA__CFG14 CYREG_UDB_PA0_CFG14
#define SW_RunTestMode__PA__CFG2 CYREG_UDB_PA0_CFG2
#define SW_RunTestMode__PA__CFG3 CYREG_UDB_PA0_CFG3
#define SW_RunTestMode__PA__CFG4 CYREG_UDB_PA0_CFG4
#define SW_RunTestMode__PA__CFG5 CYREG_UDB_PA0_CFG5
#define SW_RunTestMode__PA__CFG6 CYREG_UDB_PA0_CFG6
#define SW_RunTestMode__PA__CFG7 CYREG_UDB_PA0_CFG7
#define SW_RunTestMode__PA__CFG8 CYREG_UDB_PA0_CFG8
#define SW_RunTestMode__PA__CFG9 CYREG_UDB_PA0_CFG9
#define SW_RunTestMode__PC CYREG_GPIO_PRT0_PC
#define SW_RunTestMode__PC2 CYREG_GPIO_PRT0_PC2
#define SW_RunTestMode__PORT 0u
#define SW_RunTestMode__PS CYREG_GPIO_PRT0_PS
#define SW_RunTestMode__SHIFT 1u

/* Int_timerTestMode */
#define Int_timerTestMode__INTC_CLR_EN_REG CYREG_CM0_ICER
#define Int_timerTestMode__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define Int_timerTestMode__INTC_MASK 0x80000u
#define Int_timerTestMode__INTC_NUMBER 19u
#define Int_timerTestMode__INTC_PRIOR_MASK 0xC0000000u
#define Int_timerTestMode__INTC_PRIOR_NUM 3u
#define Int_timerTestMode__INTC_PRIOR_REG CYREG_CM0_IPR4
#define Int_timerTestMode__INTC_SET_EN_REG CYREG_CM0_ISER
#define Int_timerTestMode__INTC_SET_PD_REG CYREG_CM0_ISPR

/* Timer_cy_m0s8_tcpwm_1 */
#define Timer_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define Timer_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define Timer_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define Timer_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define Timer_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define Timer_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define Timer_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define Timer_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define Timer_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define Timer_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0u
#define Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define Timer_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
#define CY_PROJECT_NAME "start_v11"
#define CY_VERSION "PSoC Creator  4.0"
#define CYDEV_BANDGAP_VOLTAGE 1.024
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 12u
#define CYDEV_CHIP_DIE_PSOC5LP 19u
#define CYDEV_CHIP_DIE_PSOC5TM 20u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 4u
#define CYDEV_CHIP_FAMILY_FM3 5u
#define CYDEV_CHIP_FAMILY_FM4 6u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 12u
#define CYDEV_CHIP_MEMBER_4C 18u
#define CYDEV_CHIP_MEMBER_4D 8u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 13u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 11u
#define CYDEV_CHIP_MEMBER_4I 17u
#define CYDEV_CHIP_MEMBER_4J 9u
#define CYDEV_CHIP_MEMBER_4K 10u
#define CYDEV_CHIP_MEMBER_4L 16u
#define CYDEV_CHIP_MEMBER_4M 15u
#define CYDEV_CHIP_MEMBER_4N 6u
#define CYDEV_CHIP_MEMBER_4O 5u
#define CYDEV_CHIP_MEMBER_4P 14u
#define CYDEV_CHIP_MEMBER_4Q 7u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 20u
#define CYDEV_CHIP_MEMBER_5B 19u
#define CYDEV_CHIP_MEMBER_FM3 24u
#define CYDEV_CHIP_MEMBER_FM4 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 21u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 22u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 23u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x1000
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYDEV_WDT0_DIV 33
#define CYDEV_WDT1_DIV 65536
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
