[
	{
		"EventName": "LOCAL_REVISION_ID",
		"datatypeID": "t",
		"offset": 0,
		"BriefDescription": "Local Revision ID for this product (revision of the xml)",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FIXED_TELEMETRY_IDENTIFIER",
		"datatypeID": "t",
		"offset": 0,
		"BriefDescription": "1' for Fixed block telemetry ID, '0' for rest. Default is '0'",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "8",
		"msb": "8",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PRODUCT_ID",
		"datatypeID": "t",
		"offset": 0,
		"BriefDescription": "Product ID= 22 | TGLUY= 23 | TGLH= 24 | TGLS= 79 | ADL-P= 80 | ADL-S= 90 | RPL= 91 | RPL-P= 92 | RPL-S= 103 | MTL-M= 104 | MTL-P= 105 | MTL-S= 106 | ARL= 114 | LNL-M= 134 | PTL-P= 135 | PTL-H",
		"sampleType": "Snapshot",
		"size": "12",
		"lsb": "12",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RECORD_TYPE",
		"datatypeID": "t",
		"offset": 0,
		"BriefDescription": "source id for data provider",
		"sampleType": "Snapshot",
		"size": "6",
		"lsb": "24",
		"msb": "29",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "XTAL_FREQ",
		"datatypeID": "t",
		"offset": 0,
		"BriefDescription": "Represents the clock rate of the XTAL on this silicon.= 0 | 24MHz= 1 | 19.2MHz= 2 | 38.4MHz= 3 | 25MHz",
		"sampleType": "Snapshot",
		"size": "2",
		"lsb": "32",
		"msb": "33",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IS_ICCMAX_LEVEL",
		"datatypeID": "tipu_icc",
		"offset": 8,
		"BriefDescription": "ICCMAX level for the IPU's IS system",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_ICCMAX_LEVEL",
		"datatypeID": "tipu_icc",
		"offset": 8,
		"BriefDescription": "ICCMAX level for the IPU's PS system",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_FREQ",
		"datatypeID": "tratio_25",
		"offset": 8,
		"BriefDescription": "Processing system frequency. Frequency is ratio*25MHz. Zero means power down.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IS_FREQ",
		"datatypeID": "tratio_16",
		"offset": 8,
		"BriefDescription": "IS system frequency. Frequency is ratio*16MHz. Zero means power down.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IS_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 8,
		"BriefDescription": "IS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 8,
		"BriefDescription": "PS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEMSS_FREQ",
		"datatypeID": "tratio_33",
		"offset": 16,
		"BriefDescription": "Qclk frequency for Mem SS in units of 33MHz",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEMSS_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 16,
		"BriefDescription": "Mem SS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DISP_FREQ",
		"datatypeID": "tclk_freq",
		"offset": 16,
		"BriefDescription": "CDCLK frequency for display",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "16",
		"msb": "25",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DISP_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 16,
		"BriefDescription": "Display  voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "26",
		"msb": "33",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MAIN_NOC_FREQ",
		"datatypeID": "tratio_50",
		"offset": 16,
		"BriefDescription": "NCLK frequency",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "34",
		"msb": "41",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MAIN_NOC_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 16,
		"BriefDescription": "NCLK voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "42",
		"msb": "49",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "D2D_FREQ",
		"datatypeID": "tratio_50",
		"offset": 16,
		"BriefDescription": "D2D frequency in units of 50MHz",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "50",
		"msb": "57",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ",
		"datatypeID": "tratio_50",
		"offset": 24,
		"BriefDescription": "VPU frequency in units of 50MHz",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 24,
		"BriefDescription": "VPU voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "TILE_CONFIG",
		"datatypeID": "t",
		"offset": 24,
		"BriefDescription": "Indicates the tile configuration internal to VPU",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_1",
		"datatypeID": "tshort_volts",
		"offset": 24,
		"BriefDescription": "Media voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_1",
		"datatypeID": "tratio_50",
		"offset": 24,
		"BriefDescription": "Media ratio in units of 50MHz",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_2",
		"datatypeID": "twp_volts",
		"offset": 32,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "0",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT",
		"datatypeID": "ticc",
		"offset": 32,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "11",
		"msb": "20",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE",
		"datatypeID": "t",
		"offset": 32,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "21",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_2",
		"datatypeID": "tratio_100",
		"offset": 32,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_3",
		"datatypeID": "twp_volts",
		"offset": 32,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "32",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT_1",
		"datatypeID": "ticc",
		"offset": 32,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "43",
		"msb": "52",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_1",
		"datatypeID": "tgeneric_sample",
		"offset": 32,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "53",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_3",
		"datatypeID": "tratio_100",
		"offset": 32,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_4",
		"datatypeID": "twp_volts",
		"offset": 40,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "0",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT_2",
		"datatypeID": "ticc",
		"offset": 40,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "11",
		"msb": "20",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_2",
		"datatypeID": "tgeneric_sample",
		"offset": 40,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "21",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_4",
		"datatypeID": "tratio_100",
		"offset": 40,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_5",
		"datatypeID": "twp_volts",
		"offset": 40,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "32",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT_3",
		"datatypeID": "ticc",
		"offset": 40,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "43",
		"msb": "52",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_3",
		"datatypeID": "tgeneric_sample",
		"offset": 40,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "53",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_5",
		"datatypeID": "tratio_100",
		"offset": 40,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_6",
		"datatypeID": "twp_volts",
		"offset": 48,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "0",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT_4",
		"datatypeID": "ticc",
		"offset": 48,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "11",
		"msb": "20",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_4",
		"datatypeID": "tgeneric_sample",
		"offset": 48,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "21",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_6",
		"datatypeID": "tratio_100",
		"offset": 48,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_7",
		"datatypeID": "twp_volts",
		"offset": 48,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "32",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CURRENT_5",
		"datatypeID": "ticc",
		"offset": 48,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "43",
		"msb": "52",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_5",
		"datatypeID": "tgeneric_sample",
		"offset": 48,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "53",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_7",
		"datatypeID": "tratio_100",
		"offset": 48,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VOLTAGE_8",
		"datatypeID": "twp_volts",
		"offset": 56,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if GT modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "32",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_OVERRIDE_6",
		"datatypeID": "t",
		"offset": 56,
		"BriefDescription": "Internal VR power state (PS). valid only if GT modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "53",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FREQ_8",
		"datatypeID": "tratio_50",
		"offset": 56,
		"BriefDescription": "GT clock ratio, in units of 50MHz",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SYSTOLIC",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "Indicates systolic config",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "1",
		"msb": "1",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "EU_COUNT",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "EUs active",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "2",
		"msb": "9",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEDIA_ENGINE_COUNT",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "unused in LNL",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "10",
		"msb": "12",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SUBSLICE_COUNT",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "subslice count",
		"sampleType": "Snapshot",
		"size": "5",
		"lsb": "13",
		"msb": "17",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RENDER_SLICE_COUNT",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "active slices in GT",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "18",
		"msb": "21",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GSC",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "Graphics Security Controller (GSC). 0 - GSC is power-gated. 1 - GSC is not power-gated.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "32",
		"msb": "32",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEDIA_SLICE_COUNT",
		"datatypeID": "t",
		"offset": 64,
		"BriefDescription": "Total number of active media engines in Media. Inactive means power-gated, that is, no leakage. The range in LNL is 0-1, since LNL Media has only 1 slice.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "33",
		"msb": "35",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_IA",
		"datatypeID": "tvid",
		"offset": 72,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_IA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "8",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_IA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "11",
		"msb": "11",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_IA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "12",
		"msb": "12",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_GT",
		"datatypeID": "tvid",
		"offset": 72,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_GT",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "24",
		"msb": "26",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_GT",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "27",
		"msb": "27",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_GT",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "28",
		"msb": "28",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_SA",
		"datatypeID": "tvid",
		"offset": 72,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_SA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "40",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_SA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "43",
		"msb": "43",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_SA",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "44",
		"msb": "44",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_ATOM",
		"datatypeID": "tvid",
		"offset": 72,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_ATOM",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "56",
		"msb": "58",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_ATOM",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "59",
		"msb": "59",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_ATOM",
		"datatypeID": "t",
		"offset": 72,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "60",
		"msb": "60",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_L2",
		"datatypeID": "tvid",
		"offset": 80,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_L2",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "8",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_L2",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "11",
		"msb": "11",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_L2",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "12",
		"msb": "12",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VID_DDQ",
		"datatypeID": "tvid",
		"offset": 80,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PS_DDQ",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "VR Power state.0: PS0 - 01: PS1 - 12: PS2 - 23: PS3 - 34: PS4 - 4",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "24",
		"msb": "26",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "FAST_DDQ",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "27",
		"msb": "27",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DECAY_DDQ",
		"datatypeID": "t",
		"offset": 80,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "28",
		"msb": "28",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_IA",
		"datatypeID": "tvr_icc",
		"offset": 80,
		"BriefDescription": "last SVID0 VR current reading - translated IMON version for VCCIA, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_GT",
		"datatypeID": "tvr_icc",
		"offset": 80,
		"BriefDescription": "last SVID1 VR current reading - translated IMON version for VCCGT, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "48",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_SA",
		"datatypeID": "tvr_icc",
		"offset": 88,
		"BriefDescription": "last SVID2 VR current reading - translated IMON version for VCCSA, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_ATOM",
		"datatypeID": "tvr_icc",
		"offset": 88,
		"BriefDescription": "last SVID3 VR current reading - translated IMON version for VCCATOM, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_L2",
		"datatypeID": "tvr_icc",
		"offset": 88,
		"BriefDescription": "last SVID4 VR current reading - translated IMON version for VCCL2, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "ICC_DDQ",
		"datatypeID": "tvr_icc",
		"offset": 88,
		"BriefDescription": "last SVID5 VR current reading - translated IMON version for VCCL2, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "48",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE0",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "IA Core C-state of BigCore0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "0",
		"msb": "2",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE1",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "IA Core C-state of BigCore0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "3",
		"msb": "5",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE2",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "IA Core C-state of BigCore0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "6",
		"msb": "8",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE3",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "IA Core C-state of BigCore0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "9",
		"msb": "11",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "Atom_Module0",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "IA Core C-state of Atom core0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "12",
		"msb": "14",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "Cluster0",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "LLC/Ring C-state0: C0 - 01: C2 - 12: C3 - 23: C6 - 37: RST - 7",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "24",
		"msb": "26",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "Cluster1",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "Iceland cluster C-state0: C0 - 01: C2 - 12: C3 - 23: C6 - 37: RST - 7",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "27",
		"msb": "29",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT",
		"datatypeID": "tgeneric_sample",
		"offset": 96,
		"BriefDescription": "GT RC-state0: C01: C13: C67: CRST",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "30",
		"msb": "32",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE0_1",
		"datatypeID": "t",
		"offset": 104,
		"BriefDescription": "CDYN level granted that CORE0 can use.Grant short period protected CDYN index (factor index over the CDYN_INDEX) Short period is 64 core cycles in BigCore Following the Electrical request.Taken from PCU_CR_WP_RV_IA_CCP_WP3.SHORT_CDYN_INDEX",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "0",
		"msb": "3",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE1_1",
		"datatypeID": "t",
		"offset": 104,
		"BriefDescription": "CDYN level granted that CORE1 can use.Grant short period protected CDYN index (factor index over the CDYN_INDEX) Short period is 64 core cycles in BigCore Following the Electrical request.Taken from PCU_CR_WP_RV_IA_CCP_WP3.SHORT_CDYN_INDEX",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "4",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE2_1",
		"datatypeID": "t",
		"offset": 104,
		"BriefDescription": "CDYN level granted that CORE2 can use.Grant short period protected CDYN index (factor index over the CDYN_INDEX) Short period is 64 core cycles in BigCore Following the Electrical request.Taken from PCU_CR_WP_RV_IA_CCP_WP3.SHORT_CDYN_INDEX",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "8",
		"msb": "11",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE3_1",
		"datatypeID": "t",
		"offset": 104,
		"BriefDescription": "CDYN level granted that CORE3 can use.Grant short period protected CDYN index (factor index over the CDYN_INDEX) Short period is 64 core cycles in BigCore Following the Electrical request.Taken from PCU_CR_WP_RV_IA_CCP_WP3.SHORT_CDYN_INDEX",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "12",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MODULE0",
		"datatypeID": "t",
		"offset": 104,
		"BriefDescription": "CDYN level granted that Atom module0 can use.Grant long period protected CDYN index (factor index over the CDYN_INDEX) Long period is up to 100-200ns in Atom Following the Electrical request.Taken from PCU_CR_WP_RV_IA_CCP_WP3.LONG_CDYN_INDEX",
		"sampleType": "Snapshot",
		"size": "6",
		"lsb": "16",
		"msb": "21",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PCH_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current PCH temperature",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SA_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current reading from System Agent \"always on\" temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IPU_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current reading from IPU subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DE_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current reading from Display subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current reading from VPU subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "Media_TEMP",
		"datatypeID": "ttemperature",
		"offset": 112,
		"BriefDescription": "Current reading from Media subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP0_MIN",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Min temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP0_MAX",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Max temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP1_MIN",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Min temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP1_MAX",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Max temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP2_MIN",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Min temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP2_MAX",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Max temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP3_MIN",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Min temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP3_MAX",
		"datatypeID": "ttemperature",
		"offset": 120,
		"BriefDescription": "Max temp across the core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP4_MIN",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "Min temp across the atom module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CCP4_MAX",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "Max temp across the atom module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "LLC_MIN",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "LLC Min temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "LLC_MAX",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "LLC Max temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT_MIN",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "Graphics Min temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT_MAX",
		"datatypeID": "ttemperature",
		"offset": 128,
		"BriefDescription": "Graphics Max temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE0_2",
		"datatypeID": "tscalability",
		"offset": 136,
		"BriefDescription": "Current big core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE1_2",
		"datatypeID": "tscalability",
		"offset": 136,
		"BriefDescription": "Current big core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE2_2",
		"datatypeID": "tscalability",
		"offset": 136,
		"BriefDescription": "Current big core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE3_2",
		"datatypeID": "tscalability",
		"offset": 136,
		"BriefDescription": "Current big core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "48",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE4",
		"datatypeID": "tscalability",
		"offset": 144,
		"BriefDescription": "Current atom core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE5",
		"datatypeID": "tscalability",
		"offset": 144,
		"BriefDescription": "Current atom core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE6",
		"datatypeID": "tscalability",
		"offset": 144,
		"BriefDescription": "Current atom core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "CORE7",
		"datatypeID": "tscalability",
		"offset": 144,
		"BriefDescription": "Current atom core scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "48",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_0",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_1",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_2",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_3",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_4",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_5",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_6",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_7",
		"datatypeID": "tratio_100",
		"offset": 152,
		"BriefDescription": "P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_0_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_1_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_2_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_3_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_4_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_5_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_6_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "RATIO_7_1",
		"datatypeID": "tratio_100",
		"offset": 160,
		"BriefDescription": "Current autonomous frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_0",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_1",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_2",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_3",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_4",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_5",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_6",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IA_PE_7",
		"datatypeID": "tratio_100",
		"offset": 168,
		"BriefDescription": "Current efficient frequency target for that IA Core",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT_PE",
		"datatypeID": "tratio_100",
		"offset": 176,
		"BriefDescription": "Current GT Efficient P-state (used as the floor for autonomous control)",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SENSOR_0",
		"datatypeID": "tplatform_temperature",
		"offset": 184,
		"BriefDescription": "Temperature of sensor in 1/32 DegC",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SENSOR_1",
		"datatypeID": "tplatform_temperature",
		"offset": 184,
		"BriefDescription": "Temperature of sensor in 1/32 DegC",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SENSOR_2",
		"datatypeID": "tplatform_temperature",
		"offset": 184,
		"BriefDescription": "Temperature of sensor in 1/32 DegC",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "EC_SETTINGS_SENSOR_0",
		"datatypeID": "tgeneric_sample",
		"offset": 192,
		"BriefDescription": "Contains EC settings for sensor 0.",
		"sampleType": "Snapshot",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "EC_SETTINGS_SENSOR_1",
		"datatypeID": "tgeneric_sample",
		"offset": 192,
		"BriefDescription": "Contains EC settings for sensor 1.",
		"sampleType": "Snapshot",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "EC_SETTINGS_SENSOR_2",
		"datatypeID": "tgeneric_sample",
		"offset": 200,
		"BriefDescription": "Contains EC settings for sensor 2.",
		"sampleType": "Snapshot",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 224,
		"BriefDescription": "slow limit THERM has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_RESIDENCY_1",
		"datatypeID": "txtal_time",
		"offset": 232,
		"BriefDescription": "slow limit THERM has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_RESIDENCY_2",
		"datatypeID": "txtal_time",
		"offset": 240,
		"BriefDescription": "slow limit THERM has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_RESIDENCY_3",
		"datatypeID": "txtal_time",
		"offset": 248,
		"BriefDescription": "slow limit THERM has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_RESIDENCY_4",
		"datatypeID": "txtal_time",
		"offset": 256,
		"BriefDescription": "slow limit THERM has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CLR_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 264,
		"BriefDescription": "slow limit THERM has limited performance for CLR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 272,
		"BriefDescription": "slow limit THERM has limited performance for GT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_IPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 280,
		"BriefDescription": "slow limit THERM has limited performance for IPU.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 288,
		"BriefDescription": "slow limit THERM has limited performance for VPU.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 296,
		"BriefDescription": "slow limit THERM has limited performance for Media.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 304,
		"BriefDescription": "slow limit POWER has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_RESIDENCY_1",
		"datatypeID": "txtal_time",
		"offset": 312,
		"BriefDescription": "slow limit POWER has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_RESIDENCY_2",
		"datatypeID": "txtal_time",
		"offset": 320,
		"BriefDescription": "slow limit POWER has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_RESIDENCY_3",
		"datatypeID": "txtal_time",
		"offset": 328,
		"BriefDescription": "slow limit POWER has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_RESIDENCY_4",
		"datatypeID": "txtal_time",
		"offset": 336,
		"BriefDescription": "slow limit POWER has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CLR_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 344,
		"BriefDescription": "slow limit POWER has limited performance for CLR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 352,
		"BriefDescription": "slow limit POWER has limited performance for GT",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 360,
		"BriefDescription": "slow limit POWER has limited performance for Media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 368,
		"BriefDescription": "slow limit POWER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 376,
		"BriefDescription": "slow limit EDP has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_RESIDENCY_1",
		"datatypeID": "txtal_time",
		"offset": 384,
		"BriefDescription": "slow limit EDP has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_RESIDENCY_2",
		"datatypeID": "txtal_time",
		"offset": 392,
		"BriefDescription": "slow limit EDP has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_RESIDENCY_3",
		"datatypeID": "txtal_time",
		"offset": 400,
		"BriefDescription": "slow limit EDP has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_RESIDENCY_4",
		"datatypeID": "txtal_time",
		"offset": 408,
		"BriefDescription": "slow limit EDP has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CLR_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 416,
		"BriefDescription": "slow limit EDP has limited performance for CLR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 424,
		"BriefDescription": "slow limit EDP has limited performance for GT",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 432,
		"BriefDescription": "slow limit EDP has limited performance for Media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 440,
		"BriefDescription": "slow limit EDP has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 448,
		"BriefDescription": "slow limit OTHER has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_RESIDENCY_1",
		"datatypeID": "txtal_time",
		"offset": 456,
		"BriefDescription": "slow limit OTHER has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_RESIDENCY_2",
		"datatypeID": "txtal_time",
		"offset": 464,
		"BriefDescription": "slow limit OTHER has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_RESIDENCY_3",
		"datatypeID": "txtal_time",
		"offset": 472,
		"BriefDescription": "slow limit OTHER has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_RESIDENCY_4",
		"datatypeID": "txtal_time",
		"offset": 480,
		"BriefDescription": "slow limit OTHER has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CLR_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 488,
		"BriefDescription": "slow limit OTHER has limited performance for CLR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 496,
		"BriefDescription": "slow limit OTHER has limited performance for GT",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 504,
		"BriefDescription": "slow limit OTHER has limited performance for Media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 512,
		"BriefDescription": "slow limit OTHER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PROCHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 520,
		"BriefDescription": "prochot assertions.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCIA_VRHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 528,
		"BriefDescription": "VCCGT VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCGT_VRHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 536,
		"BriefDescription": "VCCGT VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCSA_VRHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 544,
		"BriefDescription": "VCCAUX VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL3_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 552,
		"BriefDescription": "SOC was PL3 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL2_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 560,
		"BriefDescription": "SOC was PL2 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL1_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 568,
		"BriefDescription": "SOC was PL1 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL3_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 576,
		"BriefDescription": "SOC was Psys PL3 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL2_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 584,
		"BriefDescription": "SOC was Psys PL2 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL1_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 592,
		"BriefDescription": "SOC was Psys PL1 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT_RC6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 600,
		"BriefDescription": "GT RC6",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEDIA_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 608,
		"BriefDescription": "Media C6 residency",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IPU_IS_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 616,
		"BriefDescription": "IPU IS C6// IPU Powerdown Telemetry (IS/PS Residency Counters)// --------------------------------------------------// - If the above WP issue caused a IS or PS powerdown, we want to detect that transition//   and trigger the IS/PS C6 Residency Counters to resume counting//// - Note that the above WP is the only one that can cause a powerdown since both IS and PS poweroff//   are represented by ratio (or divisor) equal to 0, which will get captured by the Min WP above.// -------------------------------------------------------------------------------------------------",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IPU_PS_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 624,
		"BriefDescription": "IPU PS C6// IPU Powerdown Telemetry (IS/PS Residency Counters)// --------------------------------------------------// - If the above WP issue caused a IS or PS powerdown, we want to detect that transition//   and trigger the IS/PS C6 Residency Counters to resume counting//// - Note that the above WP is the only one that can cause a powerdown since both IS and PS poweroff//   are represented by ratio (or divisor) equal to 0, which will get captured by the Min WP above.// -------------------------------------------------------------------------------------------------",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE0",
		"datatypeID": "txtal_time",
		"offset": 632,
		"BriefDescription": "C0 residency counter for Core0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE1",
		"datatypeID": "txtal_time",
		"offset": 640,
		"BriefDescription": "C0 residency counter for Core1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE2",
		"datatypeID": "txtal_time",
		"offset": 648,
		"BriefDescription": "C0 residency counter for Core2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE3",
		"datatypeID": "txtal_time",
		"offset": 656,
		"BriefDescription": "C0 residency counter for Core3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE4",
		"datatypeID": "txtal_time",
		"offset": 664,
		"BriefDescription": "C0 residency counter for Core4",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE5",
		"datatypeID": "txtal_time",
		"offset": 672,
		"BriefDescription": "C0 residency counter for Core5",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE6",
		"datatypeID": "txtal_time",
		"offset": 680,
		"BriefDescription": "C0 residency counter for Core6",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "C0_RESIDENCY_CORE7",
		"datatypeID": "txtal_time",
		"offset": 688,
		"BriefDescription": "C0 residency counter for Core7",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 696,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_COUNTER_1",
		"datatypeID": "tevent_counter",
		"offset": 696,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_COUNTER_2",
		"datatypeID": "tevent_counter",
		"offset": 704,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_COUNTER_3",
		"datatypeID": "tevent_counter",
		"offset": 704,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CCP_COUNTER_4",
		"datatypeID": "tevent_counter",
		"offset": 712,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_CLR_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 712,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for CLR",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 720,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for GT",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 720,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 728,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 728,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_COUNTER_1",
		"datatypeID": "tevent_counter",
		"offset": 736,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_COUNTER_2",
		"datatypeID": "tevent_counter",
		"offset": 736,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_COUNTER_3",
		"datatypeID": "tevent_counter",
		"offset": 744,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CCP_COUNTER_4",
		"datatypeID": "tevent_counter",
		"offset": 744,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_CLR_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 752,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for CLR",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 752,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for GT",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 760,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_POWER_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 760,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 768,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_COUNTER_1",
		"datatypeID": "tevent_counter",
		"offset": 768,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_COUNTER_2",
		"datatypeID": "tevent_counter",
		"offset": 776,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_COUNTER_3",
		"datatypeID": "tevent_counter",
		"offset": 776,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CCP_COUNTER_4",
		"datatypeID": "tevent_counter",
		"offset": 784,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_CLR_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 784,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for CLR",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 792,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 792,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_EDP_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 800,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 800,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CCP0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_COUNTER_1",
		"datatypeID": "tevent_counter",
		"offset": 808,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CCP1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_COUNTER_2",
		"datatypeID": "tevent_counter",
		"offset": 808,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CCP2",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_COUNTER_3",
		"datatypeID": "tevent_counter",
		"offset": 816,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CCP3",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CCP_COUNTER_4",
		"datatypeID": "tevent_counter",
		"offset": 816,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CCP4",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_CLR_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 824,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for CLR.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 824,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 832,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for Media.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 832,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for VPU.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_ENERGY",
		"datatypeID": "tenergy_J",
		"offset": 840,
		"BriefDescription": "Energy reported by the Psys VR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PACKAGE_ENERGY",
		"datatypeID": "tenergy_J",
		"offset": 848,
		"BriefDescription": "Total package energy including Compute+GT+PCH, (should be the same as MSR package_energy_status)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCIA_ENERGY",
		"datatypeID": "tvr_energy",
		"offset": 856,
		"BriefDescription": "IA VR energy (should be same as PRIMARY_PLANE_ENERGY_STATUS MSR)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCGT_ENERGY",
		"datatypeID": "tvr_energy",
		"offset": 864,
		"BriefDescription": "GT VR energy (should be same as SECONDARY_PLANE_ENERGY_STATUS)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_ENERGY",
		"datatypeID": "tenergy",
		"offset": 872,
		"BriefDescription": "Energy estimated by Pcode using utilization factor from the VPU. Format is U18.14. https://docs.intel.com/documents/pm_doc/src/lnl/IP%20Integration/VPU%20PM%20HAS/VPU%20PM%20HAS.html#scalability-activity-factor",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DISPLAY_IO_READ_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 880,
		"BriefDescription": "Total I/O read bandwidth for Display (VC1)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DISPLAY_IO_WRITE_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 888,
		"BriefDescription": "ReservedTotal I/O write bandwidth for display** NOT IMPLEMENTED **",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "DISPLAY_VC1_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 896,
		"BriefDescription": "ReservedTotal display VC1 (non-coherent read) bandwidth.** NOT IMPLEMENTED **~same as DISPLAY_IO_READ_BANDWIDTH",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_WRITE_BANDWIDTH_IP0_3",
		"datatypeID": "tbw_B",
		"offset": 904,
		"BriefDescription": "Reserved. Moved to SoC die",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_READ_BANDWIDTH_IP0_3",
		"datatypeID": "tbw_B",
		"offset": 912,
		"BriefDescription": "Reserved. Moved to SoC die",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MUFASA_HIT_BW",
		"datatypeID": "tbw_32B",
		"offset": 920,
		"BriefDescription": "Mufasa hit traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MUFASA_MISS_BW",
		"datatypeID": "tbw_32B",
		"offset": 928,
		"BriefDescription": "Mufasa miss traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "HBO0_BW",
		"datatypeID": "tbw_32B",
		"offset": 936,
		"BriefDescription": "HBO0 read and write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "HBO1_BW",
		"datatypeID": "tbw_32B",
		"offset": 944,
		"BriefDescription": "HBO1 read and write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SANTA_BW_READ",
		"datatypeID": "tbw_32B",
		"offset": 952,
		"BriefDescription": "SANTA (CCF) read traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "SANTA_BW_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 960,
		"BriefDescription": "SANTA (CCF) write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IDIBR_BW_READ",
		"datatypeID": "tbw_32B",
		"offset": 968,
		"BriefDescription": "IDI (Iceland) read traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IDIBR_BW_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 976,
		"BriefDescription": "IDI (Iceland) write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_MEMSWITCH_READ",
		"datatypeID": "tbw_32B",
		"offset": 984,
		"BriefDescription": "Total MemSWITCH (previously I/O) read bandwidth.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_MEMSWITCH_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 992,
		"BriefDescription": "Total MemSWITCH (previously I/O) write bandwidth.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_D2D_READ",
		"datatypeID": "tbw_32B",
		"offset": 1000,
		"BriefDescription": "Main NOC D2D read traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_D2D_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 1008,
		"BriefDescription": "Main NOC D2D write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_GT_READ",
		"datatypeID": "tbw_32B",
		"offset": 1016,
		"BriefDescription": "Main NOC GT read traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_GT_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 1024,
		"BriefDescription": "Main NOC GT write traffic",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_MEDIA_READ",
		"datatypeID": "tbw_32B",
		"offset": 1032,
		"BriefDescription": "HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_MEDIA_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 1040,
		"BriefDescription": "HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_IPU_READ",
		"datatypeID": "tbw_32B",
		"offset": 1048,
		"BriefDescription": "HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_IPU_WRITE",
		"datatypeID": "tbw_32B",
		"offset": 1056,
		"BriefDescription": "HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_CCE0",
		"datatypeID": "tbw_32B",
		"offset": 1064,
		"BriefDescription": "CCE0 read and write traffic. HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_CCE1",
		"datatypeID": "tbw_32B",
		"offset": 1072,
		"BriefDescription": "CCE1 read and write traffic. HW counter disabled by default. Can be enabled through tap",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_DISP0",
		"datatypeID": "tbw_32B",
		"offset": 1080,
		"BriefDescription": "ReservedDE has a joint counter for 2 linksValue is same as DISPLAY_IO_READ_BANDWIDTH",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_DISP1",
		"datatypeID": "tbw_32B",
		"offset": 1088,
		"BriefDescription": "ReservedDE has a joint counter for 2 linksValue is same as DISPLAY_IO_READ_BANDWIDTH",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_VPU0",
		"datatypeID": "tbw_32B",
		"offset": 1096,
		"BriefDescription": "Reserved. Covered in VPU_MEMORY_BW",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "NOC_BW_VPU1",
		"datatypeID": "tbw_32B",
		"offset": 1104,
		"BriefDescription": "Reserved. Covered in VPU_MEMORY_BW",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PROCHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1112,
		"BriefDescription": "prochot assertions.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCIA_VRHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1112,
		"BriefDescription": "counts VCCIA VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCGT_VRHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1120,
		"BriefDescription": "counts VCCGT VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VCCSA_VRHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1120,
		"BriefDescription": "counts VCCSA VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL3_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1128,
		"BriefDescription": "SOC was PL3 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL2_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1128,
		"BriefDescription": "SOC was PL2 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PL1_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1136,
		"BriefDescription": "SOC was PL1 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL3_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1136,
		"BriefDescription": "SOC was Psys PL3 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL2_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1144,
		"BriefDescription": "SOC was Psys PL2 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PSYS_PL1_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1144,
		"BriefDescription": "SOC was Psys PL1 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "GT_RC6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1152,
		"BriefDescription": "GT RC6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MEDIA_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1152,
		"BriefDescription": "Media C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IPU_IS_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1160,
		"BriefDescription": "IPU IS C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IPU_PS_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1160,
		"BriefDescription": "IPU PS C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC_IN_SR_COUNT_0",
		"datatypeID": "tsb_time",
		"offset": 1168,
		"BriefDescription": "This register increments every SBCLK cycle that MC0 is in self refresh",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC_IN_SR_COUNT_1",
		"datatypeID": "tsb_time",
		"offset": 1176,
		"BriefDescription": "This register increments every SBCLK cycle that MC1 is in self refresh",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC0_CKE_POWER_DOWN_COUNT",
		"datatypeID": "tsb_time",
		"offset": 1184,
		"BriefDescription": "MC0 sends count Enable indications: 4 signals:  two ChannelsSingle counter counts for both Channels, stands for channels 0-1Details:This register increments every SBCLK cycle that CKE of all ranks in a channel is low and all ranks are not yet in self-refresh or deep self-refresh. It will roll over to 0 when at the limit. Note: The counter will count CKE off cycles and increment even for an unpopulated channel. Software needs to detect if a channel is unpopulated (by seeing if MC_Init_State_0_0_0_MCHBAR.Rank_occupancy = 0x0) and not consume the value in this counter if channel is unpopulated.MC0_CKE_POWER_DOWN_COUNT = MC0_gv0+MC0_gv1+MC0_gv2+MC0_gv3 // stands for channels 0-1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC1_CKE_POWER_DOWN_COUNT",
		"datatypeID": "tsb_time",
		"offset": 1192,
		"BriefDescription": "MC1 sends count Enable indications: 4 signals:  two ChannelsSingle counter counts for both Channels, stands for channels 2-3Details:This register increments every SBCLK cycle that CKE of all ranks in a channel is low and all ranks are not yet in self-refresh or deep self-refresh. It will roll over to 0 when at the limit. Note: The counter will count CKE off cycles and increment even for an unpopulated channel. Software needs to detect if a channel is unpopulated (by seeing if MC_Init_State_0_0_0_MCHBAR.Rank_occupancy = 0x0) and not consume the value in this counter if channel is unpopulated.MC1_CKE_POWER_DOWN_COUNT = MC1_gv0+MC1_gv1+MC1_gv2+MC1_gv3 // stands for channels 2-3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC_ON_RATIO",
		"datatypeID": "tmc_cycles",
		"offset": 1208,
		"BriefDescription": "increments the counter every sideband clock when CMI PLL is locked.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "MC_ON_TIME",
		"datatypeID": "tsb_time",
		"offset": 1216,
		"BriefDescription": "increments the counter every sideband clock by '1' when CMI PLL is locked. Time_MC_ON = counter * SBclk_period",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "TOTAL_WRITE_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 1224,
		"BriefDescription": "Counts total MC writes. Virtual bandwidth counter based on PWM_WRDATA bulkcr sample.i.e TOTAL_WRITE_BANDWIDTH = total PWM_WRCAS_COUNT_0_0_0_MCHBAR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "TOTAL_READ_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 1232,
		"BriefDescription": "Counts total MC reads. Virtual bandwidth counter based on PWM_RDDATA bulkcr sample.i.e TOTAL_READ_BANDWIDTH = total PWM_RDCAS_COUNT_0_0_0_MCHBAR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_IA_C0_ANY_SUM",
		"datatypeID": "txtal_time",
		"offset": 1240,
		"BriefDescription": "The counter value is incremented as a function of the number of cores that reside in C0 and active. If N cores are simultaneously in C0, then the number of \"clock ticks\" that are incremented is N. Counts in XTAL units. Should be same as MSR ANY_CORE_C0 0x659.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_GT_C0_ANY",
		"datatypeID": "txtal_time",
		"offset": 1248,
		"BriefDescription": "This counter increments whenever GT slices or unslices are ON and in C0 state. Counter rate is the Xtal clock. Should be same as MSR ANY_GFXE_C0 0x65a",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_GT_AND_IA_OVERLAP",
		"datatypeID": "txtal_time",
		"offset": 1256,
		"BriefDescription": "This counter increments whenever GT slices or unslices are active and in C0 state and in overlap with one of the IA cores that is active and in C0. Counts in XTAL units. Should be same as MSR CORE_GFXE_OVERLAP_C0 0x65b",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_GT_C0_ANY_RATIO",
		"datatypeID": "txtal_time",
		"offset": 1264,
		"BriefDescription": "Follow exactly the IO_PKG_GT_C0_ANY_SLICE. The only change is that they do +N (GT ratio) instead of +1 on the relevant clock edge. Counter rate is in Xtal Clock.PKG_GT_C0_ANY_SLICE Counts clocks that any GT slice is active. Reference clock is XTAL.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY",
		"datatypeID": "txtal_time",
		"offset": 1272,
		"BriefDescription": "This counter increments whenever MEDIA slices or unslices are ON and in C0 state. Counter rate is the Xtal clock.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY_RATIO",
		"datatypeID": "txtal_time",
		"offset": 1280,
		"BriefDescription": "Follow exactly the PKG_MEDIA_C0_ANY_SLICE. The only change is that they do +N (media ratio) instead of +1 on the relevant clock edge.PKG_MEDIA_C0_ANY_SLICE Counts clocks that any Media slice is active.Counter rate is in Xtal Clock.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "IO_PKG_IA_C0_ANY_RATIO",
		"datatypeID": "txtal_time",
		"offset": 1288,
		"BriefDescription": "follow exactly the PKG_IA_C0_ANYThe only change is that they do +N (Max IA ratio) instead of +1 on the relevant clock edge and conditions (while any LP_AT_C0[i]=1):PCU_CR_PKG_IA_C0_ANY_RATIO_0_0_0_MCHBAR_PCU += PKG_IA_C0_CURRENT_RATIO.RATIOPKG_IA_C0_CURRENT_RATIO.RATIO = MAX(IO_WP_CV_P_STATE[IA_RATIO]).Reference clock is XTAL.More details [here](https://docs.intel.com/documents/pm_doc/src/LNL/MAS/CCP_PM/ccp_pm_mas.html#punit-counters)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_PLATFORM_TEMPERATURE_SENSOR_0",
		"datatypeID": "tslowloop",
		"offset": 1296,
		"BriefDescription": "Time in ms during which SoC was throttled because of platform temperature reported in sensor 0.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_PLATFORM_TEMPERATURE_SENSOR_1",
		"datatypeID": "tslowloop",
		"offset": 1304,
		"BriefDescription": "Time in ms during which SoC was throttled because of platform temperature reported in sensor 1.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "PERF_LIMIT_PLATFORM_TEMPERATURE_SENSOR_2",
		"datatypeID": "tslowloop",
		"offset": 1312,
		"BriefDescription": "Time in ms during which SoC was throttled because of platform temperature reported in sensor 2.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_MEMORY_BW",
		"datatypeID": "tbw_32B",
		"offset": 1336,
		"BriefDescription": "Average DDR BW over a time interval",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0_ACTIVE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1336,
		"BriefDescription": "Cycle count of amount of times VPU is in D0 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0_ACTIVE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 1344,
		"BriefDescription": "Number of times VPU enters into D0 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0i2_ACTIVE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1344,
		"BriefDescription": "Cycle count of amount of time VPU is in D0I2 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0i2_IDLE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1352,
		"BriefDescription": "Cycle count of amount of time VPU is in D0I2 Idle state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0i2_ACTIVE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 1352,
		"BriefDescription": "Number of times VPU enters into D0I2 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_D0i2_IDLE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 1360,
		"BriefDescription": "Number of times VPU enters into D0I2 Idle state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_REALTIME_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 1360,
		"BriefDescription": "Overall number of cycles for a context in RealTime priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_NORMAL_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 1368,
		"BriefDescription": "Overall number of cycles for a context in normal priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_FOCUS_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 1368,
		"BriefDescription": "Overall number of cycles for a context in focus priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_IDLE_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 1376,
		"BriefDescription": "Overall number of cycles for a context in background priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_FIXED_FREQ_FRC_VAL",
		"datatypeID": "tcycle_count",
		"offset": 1376,
		"BriefDescription": "Current value of the FRC (fixed frequency) when data is reported out - VPU fixed frequency FRC(free running counter) value",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_VAR_FREQ_FRC_VAL",
		"datatypeID": "tcycle_count",
		"offset": 1384,
		"BriefDescription": "Current value of the FRC (variable frequeny) when data is reported out. - VPU variable frequency (DVFS clock) FRC (free running counter) value",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_RSVD0",
		"datatypeID": "tgeneric_counter",
		"offset": 1392,
		"BriefDescription": "Reserved",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_RSVD1",
		"datatypeID": "tgeneric_counter",
		"offset": 1400,
		"BriefDescription": "Reserved",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_RSVD2",
		"datatypeID": "tgeneric_counter",
		"offset": 1408,
		"BriefDescription": "Reserved",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	},
	{
		"EventName": "VPU_RSVD3",
		"datatypeID": "tgeneric_counter",
		"offset": 1416,
		"BriefDescription": "Reserved",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x3072002"
	}
]
