* ******************************************************************************

* iCEcube Packer

* Version:            2017.08.27940

* Build Date:         Sep 11 2017 16:52:36

* File Generated:     May 20 2019 23:10:41

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Command Line: C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\packer.exe  C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40P01.dev  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\netlist\oadb-latticehx1k  --package  TQ144  --outdir  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer  --translator  C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl  --src_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\placer\latticehx1k_pl.sdc  --dst_sdc_file  D:/PhotonUser/Lab32/Lab3/Lab3_Implmnt\sbt\outputs\packer\latticehx1k_pk.sdc  --devicename  iCE40HX1K  

***** Device Info *****
Chip: iCE40HX1K
Package: TQ144
Size: 12 X 16

***** Design Utilization Info *****
Design: latticehx1k
Used Logic Cell: 761/1280
Used Logic Tile: 143/160
Used IO Cell:    10/112
Used Bram Cell For iCE40: 1/16
Used PLL For iCE40: 0/1
Ram Cascading Used: 0
Lut Cascading Used: 1

***** Clock Info *****
Clock Domain: clk_g
Clock Source: clk 
Clock Driver: latticehx1k_pll_inst.latticehx1k_pll_inst_RNIQV8B (ICE_GB)
Driver Position: (6, 17, 1)
Fanout to FF: 267
Fanout to Tile: 90


***** Placement Info *****
Logic cell utilization per tile
    . . . . + . . . . 1 . . . . 
   ----------------------------
17|                             
16|   0 0 0 0 0 4 4 2 1 0 0 0   
15|   0 1 0 5 6 4 4 8 4 0 1 0   
14|   0 1 0 7 6 6 6 8 8 0 1 0   
13|   5 8 0 8 8 8 5 5 6 0 3 0   
12|   7 6 0 8 7 6 5 6 4 0 4 0   
11|   6 5 0 6 5 5 7 7 4 0 5 0   
10|   5 8 0 7 4 4 8 7 4 0 5 0   
 9|   5 1 0 3 3 6 8 8 6 0 3 0   
 8|   1 0 0 2 2 1 6 5 5 0 8 1   
 7|   5 5 0 2 8 1 6 4 6 0 6 7   
 6|   3 8 0 8 2 5 4 4 8 0 3 1   
 5|   7 5 0 6 7 4 6 8 2 0 6 7   
 4|   8 8 0 8 5 5 5 3 5 0 5 1   
 3|   7 8 0 8 7 8 8 8 4 0 7 4   
 2|   2 7 0 8 6 8 5 8 6 0 5 7   
 1|   2 8 0 7 8 8 6 5 4 0 3 0   
 0|                             

Maximum number of Logic cells per logic tile: 8
Average number of Logic cells per logic tile: 5.32

***** Input Pin Density Info *****
Number of input nets per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0 12 12  7  4  0  0  0    
15|     0  1  0 14 14 12 13 13 14  0  4  0    
14|     0  4  0 13 13 13 13 14 13  0  4  0    
13|    12 11  0  5 14 14 14 14 14  0  6  0    
12|    14 12  0  5 13 14 14 13 13  0 11  0    
11|     9 14  0 12 13 14 14 14 10  0 13  0    
10|    13  6  0 14 13 13 12 11 10  0 12  0    
 9|    11  1  0  7 12 14 12 14 14  0  7  0    
 8|     4  0  0  4  7  1 14 11 13  0 10  2    
 7|     6  8  0  6 12  4 14 14 13  0 13 13    
 6|     4 13  0 10  5 13  4  4 14  0  3  4    
 5|    13 14  0  9 13 11  7 13  5  0 14 13    
 4|    13 14  0 11 14 11 11 10 14  0  8  4    
 3|    12 13  0 14 12 14 10 12 14  0 13 10    
 2|     5 13  0 11 12 13 13 10 14  0 13 14    
 1|     3  8  0 12 11 13 13 11 14  0  6  0    
 0|                                           

Maximum number of input nets per logic tile: 14
Average number of input nets per logic tile: 10.68

Number of input pins per logic tile
     .  .  .  .  +  .  .  .  .  1  .  .  .  . 
   ------------------------------------------
17|                                           
16|     0  0  0  0  0 15 13  7  4  0  0  0    
15|     0  1  0 20 22 14 15 22 15  0  4  0    
14|     0  4  0 22 18 16 24 25 32  0  4  0    
13|    13 21  0  8 27 32 19 19 20  0 12  0    
12|    24 20  0 12 24 21 20 23 15  0 12  0    
11|    18 19  0 23 19 20 25 25 14  0 16  0    
10|    19  8  0 24 16 14 32 28 12  0 18  0    
 9|    11  1  0 12 12 22 32 28 21  0  8  0    
 8|     4  0  0  4  7  1 18 14 17  0 26  2    
 7|    17 17  0  6 26  4 21 16 16  0 21 25    
 6|     7 18  0 27  5 20  4  4 29  0  3  4    
 5|    19 19  0 14 26 15 15 21  5  0 21 25    
 4|    30 30  0 27 18 17 19 10 19  0 20  4    
 3|    25 24  0 28 15 29 31 29 15  0 24 14    
 2|     5 19  0 19 20 30 15 25 20  0 15 20    
 1|     3  8  0 24 28 28 24 15 15  0 11  0    
 0|                                           

Maximum number of input pins per logic tile: 32
Average number of input pins per logic tile: 17.28

***** Run Time Info *****
Run Time:  1
