INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
ERROR: [VRFC 10-3518] mismatch on label ; expected 'tff_sm' [/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sources_1/new/top.vhd:70]
ERROR: [VRFC 10-3782] unit 'tff_sm' ignored due to previous errors [/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sources_1/new/top.vhd:41]
INFO: [VRFC 10-3070] VHDL file '/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sources_1/new/top.vhd' ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/alberto/Desktop/MAPD/MAPD_Projects/VHDL_Projects/state_machine/state_machine.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
