{
	"inputtext" : ["<NAME>", "<INPUT_BIT1>", "<INPUT_BIT2>", "<INPUT_BORROW_BIT>", "<DIFFERENCE_BIT>", "<BORROW_BIT>"],
	"moduleName" : "1-bit Full Subtractor",
	"moduleCode" : "-- NOVA-HDL-Assist\n-- N-Bit Full Subtractor \n\nlibrary IEEE;\nuse IEEE.STD_LOGIC_1164.ALL;  \n\nentity <NAME> is\nPort ( <INPUT_BIT1> : in STD_LOGIC_VECTOR (3 downto 0); \n\t\t<INPUT_BIT2> : in STD_LOGIC_VECTOR (3 downto 0);\n\t\t--\n\t\t<DIFFERENCE_BIT> : out STD_LOGIC_VECTOR (3 downto 0));\nend <NAME>;\n\narchitecture Behavioral of <NAME> is\n\tsignal c0,c1,c2,c3 : STD_LOGIC;\n\nbegin\n\n\tHalf_Subtractor: entity work.half_subtractor port map (<INPUT_BIT1> => <INPUT_BIT1>(0), <INPUT_BIT2> => <INPUT_BIT2>(0), <DIFFERENCE_BIT> => c0, <DIFFERENCE_BIT> => <DIFFERENCE_BIT>(0));\n\n\tFull_Subtractor0: entity work.full_subtractor port map (<INPUT_BIT1> => <INPUT_BIT1>(1), <INPUT_BIT2> => <INPUT_BIT2>(1), <INPUT_BORROW_BIT> => c0, <BORROW_BIT> => c1, <DIFFERENCE_BIT> => <DIFFERENCE_BIT>(1));\n\n\tFull_Subtractor1: entity work.full_subtractor port map (<INPUT_BIT1> => <INPUT_BIT1>(2), <INPUT_BIT2> => <INPUT_BIT2>(2), <INPUT_BORROW_BIT> => c1, <BORROW_BIT> => c2, <DIFFERENCE_BIT> => <DIFFERENCE_BIT>(2));\n\n\tFull_Subtractor2: entity work.full_subtractor port map (<INPUT_BIT1> => <INPUT_BIT1>(3), <INPUT_BIT2> => <INPUT_BIT2>(3), <INPUT_BORROW_BIT> => c2, <BORROW_BIT> => c3, <DIFFERENCE_BIT> => <DIFFERENCE_BIT>(3));\nend Behavioral;"
}
