// Seed: 2431424718
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3
);
  reg id_4;
  assign id_3[1==1] = 1;
  logic id_5;
  always @(id_2[1] or posedge id_4) begin
    id_4 <= 1;
  end
  logic id_6;
  logic id_7;
  type_13(
      id_6, id_5 - 1
  );
  assign id_4 = 1;
  logic id_8;
endmodule
