@W: MT529 :"c:\users\braya\downloads\06-proyectdiamond-1erparc\14-shiftrlr00\shiftrlr0\source\div00.vhdl":20:4:20:5|Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including S00.D01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
