

================================================================
== Vitis HLS Report for 'fir'
================================================================
* Date:           Tue Oct 25 00:33:13 2022

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:53:37 MDT 2022)
* Project:        FIR_128
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      385|      513|  3.850 us|  5.130 us|  386|  514|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Shift_Accum_Loop  |      384|      512|     3 ~ 4|          -|          -|   128|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     96|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|      82|    114|    -|
|Memory           |        1|    -|       5|     10|    0|
|Multiplexer      |        -|    -|       -|     92|    -|
|Register         |        -|    -|     123|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    1|     210|    312|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+----+-----+-----+
    |       Instance       |       Module      | BRAM_18K| DSP| FF | LUT | URAM|
    +----------------------+-------------------+---------+----+----+-----+-----+
    |control_s_axi_U       |control_s_axi      |        0|   0|  82|  108|    0|
    |mul_17s_5s_21_1_1_U1  |mul_17s_5s_21_1_1  |        0|   1|   0|    6|    0|
    +----------------------+-------------------+---------+----+----+-----+-----+
    |Total                 |                   |        0|   1|  82|  114|    0|
    +----------------------+-------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |           Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |c_U            |c_ROM_AUTO_1R              |        0|  5|  10|    0|   128|    5|     1|          640|
    |shift_reg_V_U  |shift_reg_V_RAM_AUTO_1R1W  |        1|  0|   0|    0|   128|   17|     1|         2176|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                           |        1|  5|  10|    0|   256|   22|     2|         2816|
    +---------------+---------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |acc_V_1_fu_245_p2    |         +|   0|  0|  28|          21|          21|
    |add_ln31_fu_235_p2   |         +|   0|  0|  15|           8|           2|
    |add_ln39_fu_207_p2   |         +|   0|  0|  14|           7|           2|
    |add_ln886_fu_165_p2  |         +|   0|  0|  28|          21|          21|
    |icmp_ln34_fu_197_p2  |      icmp|   0|  0|  11|           8|           1|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  96|          65|          47|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_V_fu_72            |   9|          2|   21|         42|
    |ap_NS_fsm              |  31|          6|    1|          6|
    |conv_i1503_pn_reg_129  |   9|          2|   21|         42|
    |i_fu_76                |   9|          2|    8|         16|
    |shift_reg_V_address0   |  20|          4|    7|         28|
    |shift_reg_V_d0         |  14|          3|   17|         51|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  92|         19|   75|        185|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc_V_fu_72               |  21|   0|   21|          0|
    |add_ln886_reg_275         |  20|   0|   21|          1|
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |c_load_reg_310            |   5|   0|    5|          0|
    |conv_i1503_pn_reg_129     |  21|   0|   21|          0|
    |i_fu_76                   |   8|   0|    8|          0|
    |icmp_ln34_reg_291         |   1|   0|    1|          0|
    |shift_reg_V_load_reg_305  |  17|   0|   17|          0|
    |x_read_reg_270            |  17|   0|   17|          0|
    |zext_ln31_reg_283         |   8|   0|   64|         56|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 123|   0|  180|         57|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|           fir|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|           fir|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|           fir|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

